Analysis & Synthesis report for bram
Tue Jul 09 22:05:05 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|state
 12. State Machine - |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|state
 13. State Machine - |badApple_top|DATA_FSM:DATA_FSM|state
 14. State Machine - |badApple_top|MODE_FSM:MODE_FSM|state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for DATA_FSM:DATA_FSM
 22. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX
 23. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|clock_mux:CLOCK_MUX
 24. Source assignments for sld_signaltap:auto_signaltap_0
 25. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated
 26. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated
 27. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated
 28. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated
 29. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated
 30. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated
 31. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated
 32. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated
 33. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated
 34. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated
 35. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated
 36. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated
 37. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated
 38. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated
 39. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated
 40. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated
 41. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated
 42. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated
 43. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated
 44. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated
 45. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated
 46. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated
 47. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated
 48. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated
 49. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated
 50. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated
 51. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated
 52. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated
 53. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated
 54. Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated
 55. Source assignments for DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated
 56. Parameter Settings for User Entity Instance: VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i
 57. Parameter Settings for User Entity Instance: clk_divider:DEBUG_CLK
 58. Parameter Settings for User Entity Instance: clk_divider:DATA_CLK_GEN
 59. Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER
 60. Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER
 61. Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER
 62. Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|delay_reset:delay_reset
 63. Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO
 64. Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER
 65. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER
 66. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1
 67. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX
 68. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM
 69. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM
 70. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1
 71. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2
 72. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3
 73. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4
 74. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5
 75. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6
 76. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7
 77. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8
 78. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9
 79. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10
 80. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11
 81. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12
 82. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13
 83. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14
 84. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15
 85. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2
 86. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|clock_mux:CLOCK_MUX
 87. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM
 88. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM
 89. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1
 90. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2
 91. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3
 92. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4
 93. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5
 94. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6
 95. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7
 96. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8
 97. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9
 98. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10
 99. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11
100. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12
101. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13
102. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14
103. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15
104. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos
105. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker
106. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller
107. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS
108. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN
109. Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN
110. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
111. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0
112. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0
113. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0
114. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0
115. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0
116. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0
117. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0
118. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0
119. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0
120. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0
121. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0
122. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0
123. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0
124. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0
125. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0
126. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0
127. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0
128. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0
129. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0
130. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0
131. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0
132. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0
133. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0
134. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0
135. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0
136. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0
137. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0
138. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0
139. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0
140. Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0
141. Parameter Settings for Inferred Entity Instance: DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0
142. altsyncram Parameter Settings by Entity Instance
143. Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN"
144. Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN"
145. Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS"
146. Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos"
147. Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM"
148. Port Connectivity Checks: "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO"
149. Port Connectivity Checks: "DATA_FSM:DATA_FSM"
150. Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER"
151. Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER"
152. Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER"
153. Port Connectivity Checks: "MODE_FSM:MODE_FSM"
154. Port Connectivity Checks: "clk_divider:DEBUG_CLK"
155. Port Connectivity Checks: "VGA_40MHz:clock_generation"
156. Signal Tap Logic Analyzer Settings
157. Post-Synthesis Netlist Statistics for Top Partition
158. Elapsed Time Per Partition
159. Connections to In-System Debugging Instance "auto_signaltap_0"
160. Analysis & Synthesis Messages
161. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jul 09 22:05:05 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; bram                                        ;
; Top-level Entity Name           ; badApple_top                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1989                                        ;
; Total pins                      ; 166                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,243,616                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; badApple_top       ; bram               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Analysis & Synthesis Message Level                                              ; High               ; Medium             ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/hex_display.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/hex_display.sv                                                         ;             ;
; ../rtl/edgeDetect.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/edgeDetect.sv                                                          ;             ;
; ../rtl/dff_sync2.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/dff_sync2.sv                                                           ;             ;
; ../rtl/counter.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv                                                             ;             ;
; ../rtl/CALIBRATION_FSM.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv                                                     ;             ;
; ../rtl/params.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/params.sv                                                              ;             ;
; ../rtl/MODE_FSM.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv                                                            ;             ;
; ../rtl/DATA_FSM.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv                                                            ;             ;
; ../rtl/video_bank.sv                                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv                                                          ;             ;
; ../rtl/badApple_top.sv                                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv                                                        ;             ;
; ../rtl/screenPositionTracker.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv                                               ;             ;
; ../rtl/clk_gen.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv                                                             ;             ;
; ../rtl/video_top.sv                                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv                                                           ;             ;
; ../rtl/video_mem_top.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_mem_top.sv                                                       ;             ;
; ../rtl/videoRam.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv                                                            ;             ;
; ../rtl/VGA_top.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv                                                             ;             ;
; VGA_40MHz.v                                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v                                                        ; VGA_40MHz   ;
; VGA_40MHz/VGA_40MHz_0002.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v                                         ; VGA_40MHz   ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_fl84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_fl84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_5la.tdf                                                  ;             ;
; db/mux_8hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_8hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_u9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_u9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sldc089d141/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; db/altsyncram_9au1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_9au1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif                       ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_8la.tdf                                                  ;             ;
; db/mux_hfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_hfb.tdf                                                     ;             ;
; db/altsyncram_aau1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_aau1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif                       ;             ;
; db/altsyncram_47u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_47u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90b1064.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90b1064.hdl.mif                       ;             ;
; db/altsyncram_d8u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_d8u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif                       ;             ;
; db/altsyncram_u8u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_u8u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif                       ;             ;
; db/altsyncram_tbu1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_tbu1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif                       ;             ;
; db/altsyncram_eau1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_eau1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif                       ;             ;
; db/altsyncram_09u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_09u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif                       ;             ;
; db/altsyncram_t5u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_t5u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d8572360.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d8572360.hdl.mif                       ;             ;
; db/altsyncram_u5u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_u5u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d8572343.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d8572343.hdl.mif                       ;             ;
; db/altsyncram_d6u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_d6u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d8572799.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d8572799.hdl.mif                       ;             ;
; db/altsyncram_j7u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_j7u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d857277a.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d857277a.hdl.mif                       ;             ;
; db/altsyncram_b7u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_b7u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d850910f.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d850910f.hdl.mif                       ;             ;
; db/altsyncram_p8u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_p8u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d85091ac.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d85091ac.hdl.mif                       ;             ;
; db/altsyncram_k7u1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_k7u1.tdf                                             ;             ;
; db/bram.ram0_single_clk_ram_d8509d56.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/bram.ram0_single_clk_ram_d8509d56.hdl.mif                       ;             ;
; db/altsyncram_20q1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_20q1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1209                             ;
;                                             ;                                  ;
; Combinational ALUT usage for logic          ; 1175                             ;
;     -- 7 input functions                    ; 81                               ;
;     -- 6 input functions                    ; 210                              ;
;     -- 5 input functions                    ; 230                              ;
;     -- 4 input functions                    ; 157                              ;
;     -- <=3 input functions                  ; 497                              ;
;                                             ;                                  ;
; Dedicated logic registers                   ; 1989                             ;
;                                             ;                                  ;
; I/O pins                                    ; 166                              ;
; Total MLAB memory bits                      ; 0                                ;
; Total block memory bits                     ; 2243616                          ;
;                                             ;                                  ;
; Total DSP Blocks                            ; 2                                ;
;                                             ;                                  ;
; Total PLLs                                  ; 1                                ;
;     -- PLLs                                 ; 1                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; clk_divider:DATA_CLK_GEN|clk_out ;
; Maximum fan-out                             ; 1060                             ;
; Total fan-out                               ; 17984                            ;
; Average fan-out                             ; 4.74                             ;
+---------------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |badApple_top                                                                                                                           ; 1175 (1)            ; 1989 (24)                 ; 2243616           ; 2          ; 166  ; 0            ; |badApple_top                                                                                                                                                                                                                                                                                                                                            ; badApple_top                      ; work         ;
;    |DATA_FSM:DATA_FSM|                                                                                                                  ; 97 (58)             ; 158 (56)                  ; 128               ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM                                                                                                                                                                                                                                                                                                                          ; DATA_FSM                          ; work         ;
;       |counter:FIFO_FILL_COUNTER|                                                                                                       ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER                                                                                                                                                                                                                                                                                                ; counter                           ; work         ;
;       |delay_reset:delay_reset|                                                                                                         ; 0 (0)               ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM|delay_reset:delay_reset                                                                                                                                                                                                                                                                                                  ; delay_reset                       ; work         ;
;       |sync_FIFO:SYNC_FIFO|                                                                                                             ; 29 (29)             ; 14 (14)                   ; 128               ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO                                                                                                                                                                                                                                                                                                      ; sync_FIFO                         ; work         ;
;          |altsyncram:FIFO_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_20q1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |badApple_top|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_20q1                   ; work         ;
;    |MODE_FSM:MODE_FSM|                                                                                                                  ; 81 (9)              ; 67 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|MODE_FSM:MODE_FSM                                                                                                                                                                                                                                                                                                                          ; MODE_FSM                          ; work         ;
;       |counter:SWITCH_MODE_COUNTER|                                                                                                     ; 34 (34)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER                                                                                                                                                                                                                                                                                              ; counter                           ; work         ;
;       |counter:VGA_SYNC_COUNTER|                                                                                                        ; 38 (38)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER                                                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;    |VGA_40MHz:clock_generation|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|VGA_40MHz:clock_generation                                                                                                                                                                                                                                                                                                                 ; VGA_40MHz                         ; VGA_40MHz    ;
;       |VGA_40MHz_0002:vga_40mhz_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst                                                                                                                                                                                                                                                                                   ; VGA_40MHz_0002                    ; VGA_40MHz    ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                           ; altera_pll                        ; work         ;
;    |clk_divider:DATA_CLK_GEN|                                                                                                           ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|clk_divider:DATA_CLK_GEN                                                                                                                                                                                                                                                                                                                   ; clk_divider                       ; work         ;
;    |dff_sync2:DATA|                                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|dff_sync2:DATA                                                                                                                                                                                                                                                                                                                             ; dff_sync2                         ; work         ;
;    |dff_sync2:SPI_CLK|                                                                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|dff_sync2:SPI_CLK                                                                                                                                                                                                                                                                                                                          ; dff_sync2                         ; work         ;
;    |edge_detect:SPI_edge|                                                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|edge_detect:SPI_edge                                                                                                                                                                                                                                                                                                                       ; edge_detect                       ; work         ;
;    |edge_detect:data_clk_edge|                                                                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|edge_detect:data_clk_edge                                                                                                                                                                                                                                                                                                                  ; edge_detect                       ; work         ;
;    |hex_to_7segment:u0|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u0                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u1|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u1                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u2|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u2                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u3|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u3                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u4|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u4                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |hex_to_7segment:u5|                                                                                                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|hex_to_7segment:u5                                                                                                                                                                                                                                                                                                                         ; hex_to_7segment                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (59)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 437 (2)             ; 1422 (164)                ; 1343488           ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 435 (0)             ; 1258 (0)                  ; 1343488           ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 435 (68)            ; 1258 (431)                ; 1343488           ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1343488           ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_fl84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1343488           ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated                                                                                                                                                 ; altsyncram_fl84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 101 (1)             ; 426 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 82 (0)              ; 410 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 246 (246)                 ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 82 (0)              ; 164 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 125 (9)             ; 167 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_u9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u9i:auto_generated                                                             ; cntr_u9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 82 (82)             ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |video_top:VIDEO_CONTROLLER|                                                                                                         ; 381 (0)             ; 186 (0)                   ; 900000            ; 2          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER                                                                                                                                                                                                                                                                                                                 ; video_top                         ; work         ;
;       |VGA_top:VGA_controller|                                                                                                          ; 42 (3)              ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller                                                                                                                                                                                                                                                                                          ; VGA_top                           ; work         ;
;          |hsync_gen:HSYNC_GEN|                                                                                                          ; 7 (7)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN                                                                                                                                                                                                                                                                      ; hsync_gen                         ; work         ;
;          |screenPositionTracker:SCREEN_POS|                                                                                             ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS                                                                                                                                                                                                                                                         ; screenPositionTracker             ; work         ;
;          |vsync_gen:VSYNC_GEN|                                                                                                          ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN                                                                                                                                                                                                                                                                      ; vsync_gen                         ; work         ;
;       |screenPositionTracker:VGA_screen_pos|                                                                                            ; 27 (27)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos                                                                                                                                                                                                                                                                            ; screenPositionTracker             ; work         ;
;       |screenPositionTracker:mem_pos_tracker|                                                                                           ; 22 (22)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker                                                                                                                                                                                                                                                                           ; screenPositionTracker             ; work         ;
;       |video_bank:VIDEO_BANK1|                                                                                                          ; 149 (17)            ; 62 (1)                    ; 450000            ; 1          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1                                                                                                                                                                                                                                                                                          ; video_bank                        ; work         ;
;          |clock_mux:CLOCK_MUX|                                                                                                          ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX                                                                                                                                                                                                                                                                      ; clock_mux                         ; work         ;
;          |video_bank_FSM:FSM|                                                                                                           ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM                                                                                                                                                                                                                                                                       ; video_bank_FSM                    ; work         ;
;          |video_mem_top:VIDEO_MEM|                                                                                                      ; 115 (15)            ; 46 (15)                   ; 450000            ; 1          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM                                                                                                                                                                                                                                                                  ; video_mem_top                     ; work         ;
;             |videoRam:VIDEO_RAM|                                                                                                        ; 100 (6)             ; 31 (1)                    ; 450000            ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM                                                                                                                                                                                                                                               ; videoRam                          ; work         ;
;                |single_clk_ram:MEM10|                                                                                                   ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_tbu1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated                                                                                                                                                                      ; altsyncram_tbu1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM11|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_u8u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated                                                                                                                                                                      ; altsyncram_u8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM12|                                                                                                   ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_d8u1:auto_generated|                                                                                   ; 6 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated                                                                                                                                                                      ; altsyncram_d8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM13|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_47u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated                                                                                                                                                                      ; altsyncram_47u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM14|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_aau1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated                                                                                                                                                                      ; altsyncram_aau1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM15|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_9au1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated                                                                                                                                                                      ; altsyncram_9au1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM1|                                                                                                    ; 10 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 10 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_k7u1:auto_generated|                                                                                   ; 10 (0)              ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated                                                                                                                                                                       ; altsyncram_k7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM2|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_p8u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated                                                                                                                                                                       ; altsyncram_p8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM3|                                                                                                    ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_b7u1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated                                                                                                                                                                       ; altsyncram_b7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM4|                                                                                                    ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_j7u1:auto_generated|                                                                                   ; 6 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated                                                                                                                                                                       ; altsyncram_j7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM5|                                                                                                    ; 11 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 11 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_d6u1:auto_generated|                                                                                   ; 11 (0)              ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated                                                                                                                                                                       ; altsyncram_d6u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM6|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_u5u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated                                                                                                                                                                       ; altsyncram_u5u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM7|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_t5u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated                                                                                                                                                                       ; altsyncram_t5u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM8|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_09u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated                                                                                                                                                                       ; altsyncram_09u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM9|                                                                                                    ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_eau1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated                                                                                                                                                                       ; altsyncram_eau1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;       |video_bank:VIDEO_BANK2|                                                                                                          ; 141 (9)             ; 62 (1)                    ; 450000            ; 1          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2                                                                                                                                                                                                                                                                                          ; video_bank                        ; work         ;
;          |clock_mux:CLOCK_MUX|                                                                                                          ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|clock_mux:CLOCK_MUX                                                                                                                                                                                                                                                                      ; clock_mux                         ; work         ;
;          |video_bank_FSM:FSM|                                                                                                           ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM                                                                                                                                                                                                                                                                       ; video_bank_FSM                    ; work         ;
;          |video_mem_top:VIDEO_MEM|                                                                                                      ; 115 (15)            ; 46 (15)                   ; 450000            ; 1          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM                                                                                                                                                                                                                                                                  ; video_mem_top                     ; work         ;
;             |videoRam:VIDEO_RAM|                                                                                                        ; 100 (6)             ; 31 (1)                    ; 450000            ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM                                                                                                                                                                                                                                               ; videoRam                          ; work         ;
;                |single_clk_ram:MEM10|                                                                                                   ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_tbu1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated                                                                                                                                                                      ; altsyncram_tbu1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM11|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_u8u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated                                                                                                                                                                      ; altsyncram_u8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM12|                                                                                                   ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_d8u1:auto_generated|                                                                                   ; 6 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated                                                                                                                                                                      ; altsyncram_d8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM13|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_47u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated                                                                                                                                                                      ; altsyncram_47u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM14|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_aau1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated                                                                                                                                                                      ; altsyncram_aau1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM15|                                                                                                   ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15                                                                                                                                                                                                                          ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                      |altsyncram_9au1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated                                                                                                                                                                      ; altsyncram_9au1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|decode_8la:decode2                                                                                                                                                   ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|mux_hfb:mux3                                                                                                                                                         ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM1|                                                                                                    ; 10 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 10 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_k7u1:auto_generated|                                                                                   ; 10 (0)              ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated                                                                                                                                                                       ; altsyncram_k7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM2|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_p8u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated                                                                                                                                                                       ; altsyncram_p8u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM3|                                                                                                    ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_b7u1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated                                                                                                                                                                       ; altsyncram_b7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM4|                                                                                                    ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 6 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_j7u1:auto_generated|                                                                                   ; 6 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated                                                                                                                                                                       ; altsyncram_j7u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM5|                                                                                                    ; 11 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 11 (0)              ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_d6u1:auto_generated|                                                                                   ; 11 (0)              ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated                                                                                                                                                                       ; altsyncram_d6u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM6|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_u5u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated                                                                                                                                                                       ; altsyncram_u5u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM7|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_t5u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated                                                                                                                                                                       ; altsyncram_t5u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM8|                                                                                                    ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 5 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_09u1:auto_generated|                                                                                   ; 5 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated                                                                                                                                                                       ; altsyncram_09u1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
;                |single_clk_ram:MEM9|                                                                                                    ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9                                                                                                                                                                                                                           ; single_clk_ram                    ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 7 (0)               ; 2 (0)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_eau1:auto_generated|                                                                                   ; 7 (0)               ; 2 (2)                     ; 30000             ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated                                                                                                                                                                       ; altsyncram_eau1                   ; work         ;
;                         |decode_8la:decode2|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|decode_8la:decode2                                                                                                                                                    ; decode_8la                        ; work         ;
;                         |mux_hfb:mux3|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|mux_hfb:mux3                                                                                                                                                          ; mux_hfb                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO       ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128     ; None                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fl84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16384        ; 82           ; 16384        ; 82           ; 1343488 ; None                                         ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b1064.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8509d56.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d85091ac.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d850910f.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d857277a.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572799.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572343.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572360.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90b1064.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated|ALTSYNCRAM                      ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8509d56.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d85091ac.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d850910f.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d857277a.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572799.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572343.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d8572360.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated|ALTSYNCRAM                       ; M10K block ; Simple Dual Port ; 30000        ; 1            ; 30000        ; 1            ; 30000   ; db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |badApple_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |badApple_top|VGA_40MHz:clock_generation                                                                                                                                                                                                                                          ; VGA_40MHz.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|state ;
+-------------+-------------+------------+----------+------------------------------------------------------+
; Name        ; state.WRITE ; state.IDLE ; state.XX ; state.READ                                           ;
+-------------+-------------+------------+----------+------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0        ; 0                                                    ;
; state.WRITE ; 1           ; 1          ; 0        ; 0                                                    ;
; state.READ  ; 0           ; 1          ; 0        ; 1                                                    ;
; state.XX    ; 0           ; 1          ; 1        ; 0                                                    ;
+-------------+-------------+------------+----------+------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|state ;
+-------------+-------------+------------+----------+------------------------------------------------------+
; Name        ; state.WRITE ; state.IDLE ; state.XX ; state.READ                                           ;
+-------------+-------------+------------+----------+------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0        ; 0                                                    ;
; state.WRITE ; 1           ; 1          ; 0        ; 0                                                    ;
; state.READ  ; 0           ; 1          ; 0        ; 1                                                    ;
; state.XX    ; 0           ; 1          ; 1        ; 0                                                    ;
+-------------+-------------+------------+----------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |badApple_top|DATA_FSM:DATA_FSM|state                                                                                            ;
+------------------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+----------+
; Name             ; state.EMPTY_FIFO ; state.RECEIVE_A ; state.RECEIVE_V ; state.PARSE ; state.FILL_FIFO ; state.WAIT_SPI ; state.IDLE ; state.XX ;
+------------------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+----------+
; state.IDLE       ; 0                ; 0               ; 0               ; 0           ; 0               ; 0              ; 0          ; 0        ;
; state.WAIT_SPI   ; 0                ; 0               ; 0               ; 0           ; 0               ; 1              ; 1          ; 0        ;
; state.FILL_FIFO  ; 0                ; 0               ; 0               ; 0           ; 1               ; 0              ; 1          ; 0        ;
; state.PARSE      ; 0                ; 0               ; 0               ; 1           ; 0               ; 0              ; 1          ; 0        ;
; state.RECEIVE_V  ; 0                ; 0               ; 1               ; 0           ; 0               ; 0              ; 1          ; 0        ;
; state.RECEIVE_A  ; 0                ; 1               ; 0               ; 0           ; 0               ; 0              ; 1          ; 0        ;
; state.EMPTY_FIFO ; 1                ; 0               ; 0               ; 0           ; 0               ; 0              ; 1          ; 0        ;
; state.XX         ; 0                ; 0               ; 0               ; 0           ; 0               ; 0              ; 1          ; 1        ;
+------------------+------------------+-----------------+-----------------+-------------+-----------------+----------------+------------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |badApple_top|MODE_FSM:MODE_FSM|state                                                                                                                                           ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+
; Name                     ; state.XX ; state.READ_B2_WRITE_B1 ; state.READ_B1_WRITE_B2 ; state.PAUSE_SCREEN_SYNC ; state.PAUSE_SCREEN_ASYNC ; state.BADAPPLE_OS ; state.VGA_STARTUP ; state.IDLE ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+
; state.IDLE               ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 0          ;
; state.VGA_STARTUP        ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 1                 ; 1          ;
; state.BADAPPLE_OS        ; 0        ; 0                      ; 0                      ; 0                       ; 0                        ; 1                 ; 0                 ; 1          ;
; state.PAUSE_SCREEN_ASYNC ; 0        ; 0                      ; 0                      ; 0                       ; 1                        ; 0                 ; 0                 ; 1          ;
; state.PAUSE_SCREEN_SYNC  ; 0        ; 0                      ; 0                      ; 1                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.READ_B1_WRITE_B2   ; 0        ; 0                      ; 1                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.READ_B2_WRITE_B1   ; 0        ; 1                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
; state.XX                 ; 1        ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                 ; 1          ;
+--------------------------+----------+------------------------+------------------------+-------------------------+--------------------------+-------------------+-------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                               ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DATA_FSM:DATA_FSM|video_sync_count_inc_en      ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[3]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[2]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[1]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[0]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[12] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[13] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[14] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[15] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[16] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[17] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[18] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[19] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[11] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[10] ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[9]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[8]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[7]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[6]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[5]  ; yes                                                              ; yes                                        ;
; DATA_FSM:DATA_FSM|video_write_sync_counter[4]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 21      ;                                                                  ;                                            ;
+------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+-------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                 ; Reason for Removal                     ;
+-------------------------------------------------------------------------------+----------------------------------------+
; DATA_FSM:DATA_FSM|num_match[0,1]                                              ; Lost fanout                            ;
; DATA_FSM:DATA_FSM|state.RECEIVE_A                                             ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state.BADAPPLE_OS                                           ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC                                    ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC                                     ; Lost fanout                            ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|state~2  ; Lost fanout                            ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|state~2  ; Lost fanout                            ;
; DATA_FSM:DATA_FSM|state~2                                                     ; Lost fanout                            ;
; DATA_FSM:DATA_FSM|state~3                                                     ; Lost fanout                            ;
; DATA_FSM:DATA_FSM|state~4                                                     ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state~2                                                     ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state~3                                                     ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state~4                                                     ; Lost fanout                            ;
; MODE_FSM:MODE_FSM|state~5                                                     ; Lost fanout                            ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|state.XX ; Stuck at GND due to stuck port data_in ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|state.XX ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 17                                        ;                                        ;
+-------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1989  ;
; Number of registers using Synchronous Clear  ; 357   ;
; Number of registers using Synchronous Load   ; 155   ;
; Number of registers using Asynchronous Clear ; 615   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 836   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|delayed_rst                                                                                                                                                                                                                                                                           ; 18      ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[79]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[78]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[77]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[76]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[75]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[74]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[73]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[72]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[71]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[70]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[69]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[68]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[67]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[66]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[65]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[64]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[63]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[62]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[61]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[60]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[59]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[58]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[57]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[56]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[55]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[54]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[53]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[52]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[51]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[50]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[49]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[48]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[47]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[46]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[45]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[44]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[43]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[42]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[41]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[40]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[39]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[38]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[37]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[36]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[35]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[34]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[33]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[32]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[31]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[30]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[29]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[28]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[27]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[26]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[25]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[24]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[23]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[22]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[21]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[20]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[19]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[18]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[17]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[16]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[15]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[14]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[13]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[12]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[11]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[10]                                                                                                                                                                                                                                                                         ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[9]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[8]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[7]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[6]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[5]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[4]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[3]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[2]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[1]                                                                                                                                                                                                                                                                          ; 1       ;
; DATA_FSM:DATA_FSM|delay_reset:delay_reset|shift_reg[0]                                                                                                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 98                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                       ; Megafunction                                                                                                                ; Type ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|q ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|mem_rtl_0 ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|mem_rtl_0  ; RAM  ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|q  ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|mem_rtl_0  ; RAM  ;
; DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|dout[0]                                                                       ; DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|FIFO_rtl_0                                                                            ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|write_ptr[6]                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|read_ptr[0]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|fill_FIFO                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |badApple_top|clk_divider:DATA_CLK_GEN|clk_counter[12]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|DATA_HEADER_XNOR_BUFF[5]                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|DATA_HEADER_BUFF[7]                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[3] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[2] ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[9]                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[4]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[1]                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[4]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|frame_counter[1]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |badApple_top|video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|frame_counter[0]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER|count[1]                                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |badApple_top|MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER|count[25]                                     ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |badApple_top|MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER|count[26]                                        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |badApple_top|DATA_FSM:DATA_FSM|video_write_sync_counter[3]                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for DATA_FSM:DATA_FSM                        ;
+-------------------+-------+------+------------------------------+
; Assignment        ; Value ; From ; To                           ;
+-------------------+-------+------+------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[11] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[10] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; video_sync_count_inc_en      ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[12] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[13] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[14] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[15] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[16] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[17] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[18] ;
; PRESERVE_REGISTER ; on    ; -    ; video_write_sync_counter[19] ;
+-------------------+-------+------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gated_clks[0]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gated_clks[0]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gated_clks[1]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gated_clks[1]                                  ;
+------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|clock_mux:CLOCK_MUX ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gated_clks[0]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gated_clks[0]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gated_clks[1]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gated_clks[1]                                  ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_9au1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_aau1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_47u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_d8u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_u8u1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_tbu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_eau1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_09u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_t5u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_u5u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_d6u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_j7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_b7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_p8u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_k7u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0|altsyncram_20q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                        ;
; fractional_vco_multiplier            ; true                   ; String                                                        ;
; pll_type                             ; General                ; String                                                        ;
; pll_subtype                          ; General                ; String                                                        ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                ;
; operation_mode                       ; direct                 ; String                                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                                ;
; data_rate                            ; 0                      ; Signed Integer                                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                ;
; output_clock_frequency0              ; 40.000000 MHz          ; String                                                        ;
; phase_shift0                         ; 0 ps                   ; String                                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                                        ;
; phase_shift1                         ; 0 ps                   ; String                                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                        ;
; phase_shift2                         ; 0 ps                   ; String                                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                        ;
; phase_shift3                         ; 0 ps                   ; String                                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                        ;
; phase_shift4                         ; 0 ps                   ; String                                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                        ;
; phase_shift5                         ; 0 ps                   ; String                                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                        ;
; phase_shift6                         ; 0 ps                   ; String                                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                        ;
; phase_shift7                         ; 0 ps                   ; String                                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                        ;
; phase_shift8                         ; 0 ps                   ; String                                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                        ;
; phase_shift9                         ; 0 ps                   ; String                                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                        ;
; phase_shift10                        ; 0 ps                   ; String                                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                        ;
; phase_shift11                        ; 0 ps                   ; String                                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                        ;
; phase_shift12                        ; 0 ps                   ; String                                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                        ;
; phase_shift13                        ; 0 ps                   ; String                                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                        ;
; phase_shift14                        ; 0 ps                   ; String                                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                        ;
; phase_shift15                        ; 0 ps                   ; String                                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                        ;
; phase_shift16                        ; 0 ps                   ; String                                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                        ;
; phase_shift17                        ; 0 ps                   ; String                                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                ;
; clock_name_0                         ;                        ; String                                                        ;
; clock_name_1                         ;                        ; String                                                        ;
; clock_name_2                         ;                        ; String                                                        ;
; clock_name_3                         ;                        ; String                                                        ;
; clock_name_4                         ;                        ; String                                                        ;
; clock_name_5                         ;                        ; String                                                        ;
; clock_name_6                         ;                        ; String                                                        ;
; clock_name_7                         ;                        ; String                                                        ;
; clock_name_8                         ;                        ; String                                                        ;
; clock_name_global_0                  ; false                  ; String                                                        ;
; clock_name_global_1                  ; false                  ; String                                                        ;
; clock_name_global_2                  ; false                  ; String                                                        ;
; clock_name_global_3                  ; false                  ; String                                                        ;
; clock_name_global_4                  ; false                  ; String                                                        ;
; clock_name_global_5                  ; false                  ; String                                                        ;
; clock_name_global_6                  ; false                  ; String                                                        ;
; clock_name_global_7                  ; false                  ; String                                                        ;
; clock_name_global_8                  ; false                  ; String                                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; m_cnt_bypass_en                      ; false                  ; String                                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                ;
; n_cnt_bypass_en                      ; false                  ; String                                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                ;
; pll_slf_rst                          ; false                  ; String                                                        ;
; pll_bw_sel                           ; low                    ; String                                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                        ;
+--------------------------------------+------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:DEBUG_CLK ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; divisor        ; 20724 ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_divider:DATA_CLK_GEN ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; divisor        ; 20    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; THRESHOLD      ; 397900800                        ; Signed Integer                      ;
; COUNT_WIDTH    ; 29                               ; Signed Integer                      ;
; ENABLE_ON_TIME ; 00000000000000000000000000000001 ; Unsigned Binary                     ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER ;
+----------------+--------+------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                       ;
+----------------+--------+------------------------------------------------------------+
; THRESHOLD      ; 663168 ; Signed Integer                                             ;
; COUNT_WIDTH    ; 20     ; Signed Integer                                             ;
; ENABLE_ON_TIME ; 1      ; Unsigned Binary                                            ;
+----------------+--------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; THRESHOLD      ; 39790080 ; Signed Integer                                                 ;
; COUNT_WIDTH    ; 26       ; Signed Integer                                                 ;
; ENABLE_ON_TIME ; 1        ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|delay_reset:delay_reset ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 80    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DEPTH          ; 128   ; Signed Integer                                            ;
; DWIDTH         ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER ;
+----------------+----------------------------------+--------------------------------------+
; Parameter Name ; Value                            ; Type                                 ;
+----------------+----------------------------------+--------------------------------------+
; THRESHOLD      ; 60                               ; Signed Integer                       ;
; COUNT_WIDTH    ; 6                                ; Signed Integer                       ;
; ENABLE_ON_TIME ; 00000000000000000000000000000000 ; Unsigned Binary                      ;
+----------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER ;
+----------------------+---------+----------------------------------------+
; Parameter Name       ; Value   ; Type                                   ;
+----------------------+---------+----------------------------------------+
; mode                 ; NORMAL  ; String                                 ;
; RESOLUTION           ; 800x600 ; String                                 ;
; WHOLE_LINE           ; 1056    ; Signed Integer                         ;
; WHOLE_FRAME          ; 628     ; Signed Integer                         ;
; ACTIVE_SCREEN_WIDTH  ; 800     ; Signed Integer                         ;
; ACTIVE_SCREEN_HEIGHT ; 600     ; Signed Integer                         ;
; X_WIDTH              ; 200     ; Signed Integer                         ;
; Y_HEIGHT             ; 150     ; Signed Integer                         ;
; X_ADDRW              ; 11      ; Signed Integer                         ;
; Y_ADDRW              ; 10      ; Signed Integer                         ;
; X_ADDRW_SCALED       ; 8       ; Signed Integer                         ;
; Y_ADDRW_SCALED       ; 8       ; Signed Integer                         ;
+----------------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WHOLE_LINE     ; 1056  ; Signed Integer                                                        ;
; WHOLE_FRAME    ; 628   ; Signed Integer                                                        ;
; WIDTH          ; 800   ; Signed Integer                                                        ;
; HEIGHT         ; 600   ; Signed Integer                                                        ;
; X_WIDTH        ; 200   ; Signed Integer                                                        ;
; Y_HEIGHT       ; 150   ; Signed Integer                                                        ;
; X_ADDRW        ; 11    ; Signed Integer                                                        ;
; Y_ADDRW        ; 10    ; Signed Integer                                                        ;
; X_ADDRW_SCALED ; 9     ; Signed Integer                                                        ;
; Y_ADDRW_SCALED ; 8     ; Signed Integer                                                        ;
; X_MEM_ADDRW    ; 8     ; Signed Integer                                                        ;
; Y_MEM_ADDRW    ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; num_clocks     ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 200   ; Signed Integer                                                                                ;
; HEIGHT         ; 150   ; Signed Integer                                                                                ;
; WHOLE_LINE     ; 1056  ; Signed Integer                                                                                ;
; WHOLE_FRAME    ; 628   ; Signed Integer                                                                                ;
; X_ADDRW        ; 8     ; Signed Integer                                                                                ;
; Y_ADDRW        ; 8     ; Signed Integer                                                                                ;
; ADDRW          ; 15    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 200   ; Signed Integer                                                                                                   ;
; HEIGHT         ; 150   ; Signed Integer                                                                                                   ;
; ADDRW          ; 15    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0001  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0010  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0011  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0100  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0101  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0110  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0111  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 1000  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 1001  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1010  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1011  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1100  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1101  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1110  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1111  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WHOLE_LINE     ; 1056  ; Signed Integer                                                        ;
; WHOLE_FRAME    ; 628   ; Signed Integer                                                        ;
; WIDTH          ; 800   ; Signed Integer                                                        ;
; HEIGHT         ; 600   ; Signed Integer                                                        ;
; X_WIDTH        ; 200   ; Signed Integer                                                        ;
; Y_HEIGHT       ; 150   ; Signed Integer                                                        ;
; X_ADDRW        ; 11    ; Signed Integer                                                        ;
; Y_ADDRW        ; 10    ; Signed Integer                                                        ;
; X_ADDRW_SCALED ; 9     ; Signed Integer                                                        ;
; Y_ADDRW_SCALED ; 8     ; Signed Integer                                                        ;
; X_MEM_ADDRW    ; 8     ; Signed Integer                                                        ;
; Y_MEM_ADDRW    ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|clock_mux:CLOCK_MUX ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; num_clocks     ; 2     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 200   ; Signed Integer                                                                                ;
; HEIGHT         ; 150   ; Signed Integer                                                                                ;
; WHOLE_LINE     ; 1056  ; Signed Integer                                                                                ;
; WHOLE_FRAME    ; 628   ; Signed Integer                                                                                ;
; X_ADDRW        ; 8     ; Signed Integer                                                                                ;
; Y_ADDRW        ; 8     ; Signed Integer                                                                                ;
; ADDRW          ; 15    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 200   ; Signed Integer                                                                                                   ;
; HEIGHT         ; 150   ; Signed Integer                                                                                                   ;
; ADDRW          ; 15    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0001  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0010  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0011  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0100  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0101  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0110  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 0111  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 1000  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                       ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                       ;
; frame          ; 1001  ; Unsigned Binary                                                                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1010  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1011  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1100  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1101  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1110  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ADDR       ; 30000 ; Signed Integer                                                                                                                        ;
; ADDRW          ; 15    ; Signed Integer                                                                                                                        ;
; frame          ; 1111  ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; X_LINE_WIDTH   ; 1056  ; Signed Integer                                                                      ;
; Y_LINE_WIDTH   ; 628   ; Signed Integer                                                                      ;
; X_DATA_WIDTH   ; 11    ; Signed Integer                                                                      ;
; Y_DATA_WIDTH   ; 10    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; X_LINE_WIDTH   ; 200   ; Signed Integer                                                                       ;
; Y_LINE_WIDTH   ; 150   ; Signed Integer                                                                       ;
; X_DATA_WIDTH   ; 8     ; Signed Integer                                                                       ;
; Y_DATA_WIDTH   ; 8     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; h_front_porch  ; 40    ; Signed Integer                                                        ;
; h_synch_pulse  ; 128   ; Signed Integer                                                        ;
; h_back_porch   ; 88    ; Signed Integer                                                        ;
; v_front_porch  ; 1     ; Signed Integer                                                        ;
; v_synch_pulse  ; 4     ; Signed Integer                                                        ;
; v_back_porch   ; 23    ; Signed Integer                                                        ;
; h_area         ; 800   ; Signed Integer                                                        ;
; v_area         ; 600   ; Signed Integer                                                        ;
; X_LINE_WIDTH   ; 1056  ; Signed Integer                                                        ;
; Y_LINE_WIDTH   ; 628   ; Signed Integer                                                        ;
; X_DATA_WIDTH   ; 11    ; Signed Integer                                                        ;
; Y_DATA_WIDTH   ; 10    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; X_LINE_WIDTH   ; 1056  ; Signed Integer                                                                                         ;
; Y_LINE_WIDTH   ; 628   ; Signed Integer                                                                                         ;
; X_DATA_WIDTH   ; 11    ; Signed Integer                                                                                         ;
; Y_DATA_WIDTH   ; 10    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; X_LINE_WIDTH   ; 1056  ; Signed Integer                                                                            ;
; DATA_WIDTH     ; 11    ; Signed Integer                                                                            ;
; h_front_porch  ; 40    ; Signed Integer                                                                            ;
; h_synch_pulse  ; 128   ; Signed Integer                                                                            ;
; h_back_porch   ; 88    ; Signed Integer                                                                            ;
; h_area         ; 800   ; Signed Integer                                                                            ;
; h_synch_start  ; 840   ; Signed Integer                                                                            ;
; h_synch_end    ; 968   ; Signed Integer                                                                            ;
; h_line_width   ; 1056  ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Y_LINE_WIDTH   ; 628   ; Signed Integer                                                                            ;
; X_LINE_WIDTH   ; 1056  ; Signed Integer                                                                            ;
; X_DATA_WIDTH   ; 11    ; Signed Integer                                                                            ;
; Y_DATA_WIDTH   ; 10    ; Signed Integer                                                                            ;
; h_line_width   ; 1056  ; Signed Integer                                                                            ;
; v_front_porch  ; 1     ; Signed Integer                                                                            ;
; v_synch_pulse  ; 4     ; Signed Integer                                                                            ;
; v_back_porch   ; 23    ; Signed Integer                                                                            ;
; v_area         ; 600   ; Signed Integer                                                                            ;
; v_synch_start  ; 601   ; Signed Integer                                                                            ;
; v_synch_end    ; 605   ; Signed Integer                                                                            ;
; v_line_width   ; 628   ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 274                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 82                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9au1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_aau1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b1064.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_47u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_u8u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_tbu1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_eau1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_09u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572360.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_t5u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572343.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u5u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572799.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d6u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d857277a.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_j7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d850910f.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_b7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d85091ac.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_p8u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8509d56.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_k7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_9au1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_aau1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b1064.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_47u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_d8u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_u8u1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                             ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                             ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                             ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                             ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_tbu1                              ; Untyped                                                                                             ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_eau1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_09u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572360.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_t5u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572343.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u5u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8572799.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d6u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d857277a.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_j7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d850910f.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_b7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d85091ac.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_p8u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 30000                                        ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 15                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 30000                                        ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; M10K                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/bram.ram0_single_clk_ram_d8509d56.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_k7u1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 1                    ; Untyped                                          ;
; WIDTHAD_A                          ; 7                    ; Untyped                                          ;
; NUMWORDS_A                         ; 128                  ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 7                    ; Untyped                                          ;
; NUMWORDS_B                         ; 128                  ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_20q1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 31                                                                                                                                     ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 30000                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 30000                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
; Entity Instance                           ; DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; pixel_clk ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; pixel_clk ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS" ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos" ;
+--------+-------+----------+-----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                         ;
+--------+-------+----------+-----------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                    ;
+--------+-------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATA_FSM:DATA_FSM"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_data_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER" ;
+--------+-------+----------+-----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                       ;
+--------+-------+----------+-----------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                  ;
+--------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER"                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_en        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                               ;
+--------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODE_FSM:MODE_FSM"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pause_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_divider:DEBUG_CLK"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; clk_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_40MHz:clock_generation"                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 82                  ; 82               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 476                         ;
;     CLR               ; 81                          ;
;     ENA               ; 53                          ;
;     ENA SCLR          ; 163                         ;
;     SCLR              ; 44                          ;
;     SLD               ; 1                           ;
;     plain             ; 134                         ;
; arriav_lcell_comb     ; 652                         ;
;     arith             ; 210                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 193                         ;
;         4 data inputs ; 16                          ;
;     normal            ; 442                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 98                          ;
;         5 data inputs ; 82                          ;
;         6 data inputs ; 133                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 249                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 121                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; Name                                                                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                            ; Details ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+
; DATA_FSM:DATA_FSM|state.EMPTY_FIFO                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.EMPTY_FIFO                                                           ; N/A     ;
; DATA_FSM:DATA_FSM|state.EMPTY_FIFO                                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.EMPTY_FIFO                                                           ; N/A     ;
; DATA_FSM:DATA_FSM|state.FILL_FIFO                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.FILL_FIFO                                                            ; N/A     ;
; DATA_FSM:DATA_FSM|state.FILL_FIFO                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.FILL_FIFO                                                            ; N/A     ;
; DATA_FSM:DATA_FSM|state.IDLE                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.IDLE~_wirecell                                                       ; N/A     ;
; DATA_FSM:DATA_FSM|state.IDLE                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.IDLE~_wirecell                                                       ; N/A     ;
; DATA_FSM:DATA_FSM|state.PARSE                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.PARSE                                                                ; N/A     ;
; DATA_FSM:DATA_FSM|state.PARSE                                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.PARSE                                                                ; N/A     ;
; DATA_FSM:DATA_FSM|state.RECEIVE_A                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; DATA_FSM:DATA_FSM|state.RECEIVE_A                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; DATA_FSM:DATA_FSM|state.RECEIVE_V                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.RECEIVE_V                                                            ; N/A     ;
; DATA_FSM:DATA_FSM|state.RECEIVE_V                                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.RECEIVE_V                                                            ; N/A     ;
; DATA_FSM:DATA_FSM|state.WAIT_SPI                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.WAIT_SPI                                                             ; N/A     ;
; DATA_FSM:DATA_FSM|state.WAIT_SPI                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.WAIT_SPI                                                             ; N/A     ;
; DATA_FSM:DATA_FSM|state.XX                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.XX                                                                   ; N/A     ;
; DATA_FSM:DATA_FSM|state.XX                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DATA_FSM:DATA_FSM|state.XX                                                                   ; N/A     ;
; MODE_FSM:MODE_FSM|state.BADAPPLE_OS                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.BADAPPLE_OS                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.IDLE                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.IDLE~_wirecell                                                       ; N/A     ;
; MODE_FSM:MODE_FSM|state.IDLE                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.IDLE~_wirecell                                                       ; N/A     ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_ASYNC                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.PAUSE_SCREEN_SYNC                                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2                                                     ; N/A     ;
; MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.READ_B1_WRITE_B2                                                     ; N/A     ;
; MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1                                                     ; N/A     ;
; MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.READ_B2_WRITE_B1                                                     ; N/A     ;
; MODE_FSM:MODE_FSM|state.VGA_STARTUP                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.VGA_STARTUP                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.VGA_STARTUP                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.VGA_STARTUP                                                          ; N/A     ;
; MODE_FSM:MODE_FSM|state.XX                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.XX                                                                   ; N/A     ;
; MODE_FSM:MODE_FSM|state.XX                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MODE_FSM:MODE_FSM|state.XX                                                                   ; N/A     ;
; clk_divider:DATA_CLK_GEN|clk_out                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_divider:DATA_CLK_GEN|clk_out                                                             ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[0]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[0]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[10] ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[10] ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[1]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[1]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[2]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[2]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[3]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[3]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[4]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[4]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[5]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[5]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[6]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[6]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[7]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[7]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[8]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[8]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[9]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|x_pos[9]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[0]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[0]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[1]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[1]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[2]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[2]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[3]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[3]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[4]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[4]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[5]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[5]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[6]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[6]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[7]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[7]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[8]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[8]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[9]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|screenPositionTracker:SCREEN_POS|y_pos[9]  ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[0]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[0]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[10]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[10]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[10]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[1]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[1]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[2]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[2]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[3]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[3]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[4]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[4]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[5]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[5]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[6]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[6]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[7]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[7]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[8]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[8]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[9]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_x_pos[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|x_pos[9]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[0]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[0]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[1]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[1]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[2]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[2]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[3]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[3]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[4]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[4]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[5]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[5]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[6]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[6]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[7]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[7]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[8]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[8]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[8]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[9]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|VGA_y_pos[9]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos|y_pos[9]                     ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[0]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[0]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[1]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[1]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[2]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[2]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[3]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[3]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[4]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[4]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[5]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[5]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[6]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[6]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[7]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_x_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|x_pos[7]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[0]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[0]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[0]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[1]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[1]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[1]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[2]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[2]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[2]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[3]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[3]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[3]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[4]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[4]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[4]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[5]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[5]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[5]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[6]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[6]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[6]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[7]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|mem_y_pos[7]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker|y_pos[7]                    ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[0]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[0]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[1]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[1]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[2]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[2]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[3]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|bank_counter[3]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[0]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[0]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[1]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[1]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[2]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[2]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[3]         ; N/A     ;
; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|bank_counter[3]         ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                          ; N/A     ;
+----------------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jul 09 22:04:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bad_apple -c bram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/hex_display.sv
    Info (12023): Found entity 1: hex_to_7segment File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/hex_display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/testbench/top_fsm_startup.sv
    Info (12023): Found entity 1: FSM_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/edgedetect.sv
    Info (12023): Found entity 1: edge_detect File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/edgeDetect.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/dff_sync2.sv
    Info (12023): Found entity 1: dff_sync2 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/dff_sync2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/data_translater.sv
    Info (12023): Found entity 1: data_translater File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/calibration_fsm.sv
    Info (12023): Found entity 1: sync_FIFO File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/params.sv
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/mode_fsm.sv
    Info (12023): Found entity 1: MODE_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/data_fsm.sv
    Info (12023): Found entity 1: DATA_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 15
    Info (12023): Found entity 2: delay_reset File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 296
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_bank.sv
    Info (12023): Found entity 1: video_bank File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 8
    Info (12023): Found entity 2: video_bank_FSM File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 178
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/badapple_top.sv
    Info (12023): Found entity 1: badApple_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/screenpositiontracker.sv
    Info (12023): Found entity 1: screenPositionTracker File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/clk_gen.sv
    Info (12023): Found entity 1: clk_en_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 8
    Info (12023): Found entity 2: hsync_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 51
    Info (12023): Found entity 3: vsync_gen File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 88
    Info (12023): Found entity 4: clk_divider File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 132
    Info (12023): Found entity 5: clock_mux File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 155
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_top.sv
    Info (12023): Found entity 1: video_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/video_mem_top.sv
    Info (12023): Found entity 1: video_mem_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_mem_top.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/videoram.sv
    Info (12023): Found entity 1: videoRam File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 4
    Info (12023): Found entity 2: single_clk_ram File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file /users/flipa/onedrive - ubc/projects/bad-apple/rtl/vga_top.sv
    Info (12023): Found entity 1: VGA_top File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file vga_40mhz.v
    Info (12023): Found entity 1: VGA_40MHz File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_40mhz/vga_40mhz_0002.v
    Info (12023): Found entity 1: VGA_40MHz_0002 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(25): created implicit net for "SPI_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(32): created implicit net for "data_write_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(39): created implicit net for "MISO" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 39
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(52): created implicit net for "switch_mode" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(53): created implicit net for "start_data_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(54): created implicit net for "read_bank1" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(55): created implicit net for "read_bank2" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(56): created implicit net for "VGA_startup_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 56
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(57): created implicit net for "pause_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 57
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(65): created implicit net for "SPI_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 65
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(73): created implicit net for "data_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 73
Warning (10236): Verilog HDL Implicit Net warning at top_FSM_startup.sv(91): created implicit net for "audio_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/testbench/top_FSM_startup.sv Line: 91
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(28): created implicit net for "reset" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 28
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(29): created implicit net for "init" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 29
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(30): created implicit net for "vid_start" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(42): created implicit net for "CLK_40" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(52): created implicit net for "data_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 52
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(60): created implicit net for "locked" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(78): created implicit net for "received_bit" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 78
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(79): created implicit net for "video_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 79
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(80): created implicit net for "SPI_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 80
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(81): created implicit net for "data_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 81
Warning (10236): Verilog HDL Implicit Net warning at data_translater.sv(89): created implicit net for "clk_debug" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/data_translater.sv Line: 89
Warning (10236): Verilog HDL Implicit Net warning at DATA_FSM.sv(222): created implicit net for "delayed_rst" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 222
Warning (10236): Verilog HDL Implicit Net warning at video_bank.sv(58): created implicit net for "mem_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 58
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(40): created implicit net for "reset" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 40
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(41): created implicit net for "init" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 41
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(42): created implicit net for "vid_start" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(44): created implicit net for "SPI_clk_CDC" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 44
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(45): created implicit net for "MISO_CDC" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 45
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(59): created implicit net for "CLK_40" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 59
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(60): created implicit net for "data_write_clk_CDC" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 60
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(61): created implicit net for "locked" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(67): created implicit net for "clk_debug" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(75): created implicit net for "data_write_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 75
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(89): created implicit net for "SPI_clk" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 89
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(96): created implicit net for "MISO" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 96
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(106): created implicit net for "SPI_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(107): created implicit net for "SPI_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 107
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(114): created implicit net for "data_clk_rising_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 114
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(115): created implicit net for "data_clk_falling_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 115
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(128): created implicit net for "switch_mode" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 128
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(129): created implicit net for "start_data_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 129
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(130): created implicit net for "read_bank1" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 130
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(131): created implicit net for "read_bank2" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 131
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(132): created implicit net for "VGA_startup_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 132
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(133): created implicit net for "pause_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 133
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(147): created implicit net for "start_req" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 147
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(148): created implicit net for "video_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(149): created implicit net for "audio_data_ready" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 149
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(154): created implicit net for "received_bit" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 154
Warning (10236): Verilog HDL Implicit Net warning at badApple_top.sv(171): created implicit net for "VGA_en" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 171
Warning (10236): Verilog HDL Implicit Net warning at video_top.sv(67): created implicit net for "pixel_data_out" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 67
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(210): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 210
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(211): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 211
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(212): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 212
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(213): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 213
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(214): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 214
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(215): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 215
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(216): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 216
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(217): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 217
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(218): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 218
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(219): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 219
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(220): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 220
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(221): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 221
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(222): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 222
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(223): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 223
Warning (10222): Verilog HDL Parameter Declaration warning at videoRam.sv(224): Parameter Declaration in module "single_clk_ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 224
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(31): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 31
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(32): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 32
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(33): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 33
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(34): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 34
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(35): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 35
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(36): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 36
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(37): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 37
Warning (10037): Verilog HDL or VHDL warning at VGA_top.sv(38): conditional expression evaluates to a constant File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 38
Info (12127): Elaborating entity "badApple_top" for the top level hierarchy
Warning (10034): Output port "GPIO_1[39..1]" at badApple_top.sv(9) has no driver File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
Warning (10034): Output port "LEDR" at badApple_top.sv(26) has no driver File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
Info (12128): Elaborating entity "VGA_40MHz" for hierarchy "VGA_40MHz:clock_generation" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 62
Info (12128): Elaborating entity "VGA_40MHz_0002" for hierarchy "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
Info (12133): Instantiated megafunction "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/VGA_40MHz/VGA_40MHz_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:DEBUG_CLK" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 68
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:DATA_CLK_GEN" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 76
Info (12128): Elaborating entity "dff_sync2" for hierarchy "dff_sync2:SPI_CLK" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 90
Info (12128): Elaborating entity "edge_detect" for hierarchy "edge_detect:SPI_edge" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 108
Info (12128): Elaborating entity "MODE_FSM" for hierarchy "MODE_FSM:MODE_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 134
Warning (10036): Verilog HDL or VHDL warning at MODE_FSM.sv(32): object "OS_done" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 32
Warning (10270): Verilog HDL Case Statement warning at MODE_FSM.sv(50): incomplete case statement has no default case item File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 50
Info (10264): Verilog HDL Case Statement information at MODE_FSM.sv(50): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 50
Info (10264): Verilog HDL Case Statement information at MODE_FSM.sv(88): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 88
Info (12128): Elaborating entity "counter" for hierarchy "MODE_FSM:MODE_FSM|counter:VGA_SYNC_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 131
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (29) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "MODE_FSM:MODE_FSM|counter:PAUSE_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 145
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (20) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "counter" for hierarchy "MODE_FSM:MODE_FSM|counter:SWITCH_MODE_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/MODE_FSM.sv Line: 156
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (26) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "DATA_FSM" for hierarchy "DATA_FSM:DATA_FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 155
Warning (10036): Verilog HDL or VHDL warning at DATA_FSM.sv(49): object "video_sync_counter_early_en" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at DATA_FSM.sv(88): object "cmd_bit_count" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 88
Warning (10270): Verilog HDL Case Statement warning at DATA_FSM.sv(124): incomplete case statement has no default case item File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 124
Info (10264): Verilog HDL Case Statement information at DATA_FSM.sv(124): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 124
Info (10264): Verilog HDL Case Statement information at DATA_FSM.sv(166): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 166
Warning (10230): Verilog HDL assignment warning at DATA_FSM.sv(273): truncated value with size 32 to match size of target (20) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 273
Info (12128): Elaborating entity "delay_reset" for hierarchy "DATA_FSM:DATA_FSM|delay_reset:delay_reset" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 223
Info (12128): Elaborating entity "sync_FIFO" for hierarchy "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 250
Warning (10230): Verilog HDL assignment warning at CALIBRATION_FSM.sv(31): truncated value with size 32 to match size of target (7) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 31
Warning (10230): Verilog HDL assignment warning at CALIBRATION_FSM.sv(39): truncated value with size 32 to match size of target (7) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/CALIBRATION_FSM.sv Line: 39
Info (12128): Elaborating entity "counter" for hierarchy "DATA_FSM:DATA_FSM|counter:FIFO_FILL_COUNTER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/DATA_FSM.sv Line: 291
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (6) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/counter.sv Line: 22
Info (12128): Elaborating entity "video_top" for hierarchy "video_top:VIDEO_CONTROLLER" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 183
Info (12128): Elaborating entity "video_bank" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 96
Warning (10036): Verilog HDL or VHDL warning at video_bank.sv(74): object "last_pixel_latched" assigned a value but never read File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 74
Warning (10230): Verilog HDL assignment warning at video_bank.sv(49): truncated value with size 11 to match size of target (9) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 49
Warning (10230): Verilog HDL assignment warning at video_bank.sv(50): truncated value with size 10 to match size of target (8) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 50
Warning (10230): Verilog HDL assignment warning at video_bank.sv(65): truncated value with size 9 to match size of target (8) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 65
Info (12128): Elaborating entity "clock_mux" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|clock_mux:CLOCK_MUX" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 58
Warning (10230): Verilog HDL assignment warning at clk_gen.sv(187): truncated value with size 32 to match size of target (2) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/clk_gen.sv Line: 187
Info (12128): Elaborating entity "video_bank_FSM" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 110
Warning (10270): Verilog HDL Case Statement warning at video_bank.sv(207): incomplete case statement has no default case item File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 207
Info (10264): Verilog HDL Case Statement information at video_bank.sv(207): all case item expressions in this case statement are onehot File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 207
Info (12128): Elaborating entity "video_mem_top" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 152
Warning (10230): Verilog HDL assignment warning at video_mem_top.sv(32): truncated value with size 32 to match size of target (15) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_mem_top.sv Line: 32
Info (12128): Elaborating entity "videoRam" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_mem_top.sv Line: 46
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 68
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 77
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 86
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 95
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 104
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 113
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 122
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 132
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 141
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 150
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 159
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 168
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 177
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 186
Info (12128): Elaborating entity "single_clk_ram" for hierarchy "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/videoRam.sv Line: 195
Info (12128): Elaborating entity "screenPositionTracker" for hierarchy "video_top:VIDEO_CONTROLLER|screenPositionTracker:VGA_screen_pos" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 141
Warning (10230): Verilog HDL assignment warning at screenPositionTracker.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 23
Warning (10230): Verilog HDL assignment warning at screenPositionTracker.sv(26): truncated value with size 32 to match size of target (10) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 26
Info (12128): Elaborating entity "screenPositionTracker" for hierarchy "video_top:VIDEO_CONTROLLER|screenPositionTracker:mem_pos_tracker" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 156
Warning (10230): Verilog HDL assignment warning at screenPositionTracker.sv(23): truncated value with size 32 to match size of target (8) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 23
Warning (10230): Verilog HDL assignment warning at screenPositionTracker.sv(26): truncated value with size 32 to match size of target (8) File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/screenPositionTracker.sv Line: 26
Info (12128): Elaborating entity "VGA_top" for hierarchy "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_top.sv Line: 181
Info (12128): Elaborating entity "hsync_gen" for hierarchy "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|hsync_gen:HSYNC_GEN" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 102
Info (12128): Elaborating entity "vsync_gen" for hierarchy "video_top:VIDEO_CONTROLLER|VGA_top:VGA_controller|vsync_gen:VSYNC_GEN" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/VGA_top.sv Line: 121
Info (12128): Elaborating entity "hex_to_7segment" for hierarchy "hex_to_7segment:u0" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl84.tdf
    Info (12023): Found entity 1: altsyncram_fl84 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_fl84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_8hb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_jlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u9i.tdf
    Info (12023): Found entity 1: cntr_u9i File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_u9i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_f9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_t3j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_69i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.07.09.22:04:43 Progress: Loading sldc089d141/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/ip/sldc089d141/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "VGA_40MHz:clock_generation|VGA_40MHz_0002:vga_40mhz_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (14130): Reduced register "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_bank_FSM:FSM|state.XX" with stuck data_in port to stuck value GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 199
Warning (14130): Reduced register "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_bank_FSM:FSM|state.XX" with stuck data_in port to stuck value GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/video_bank.sv Line: 199
Info (19000): Inferred 31 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b1064.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572360.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572343.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572799.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d857277a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d850910f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d85091ac.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8509d56.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b1064.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572360.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572343.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8572799.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d857277a.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d850910f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d85091ac.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK1|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter RAM_BLOCK_TYPE set to M10K
        Info (286033): Parameter INIT_FILE set to db/bram.ram0_single_clk_ram_d8509d56.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|FIFO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM15|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90bc54d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9au1.tdf
    Info (12023): Found entity 1: altsyncram_9au1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_9au1.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/decode_8la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf
    Info (12023): Found entity 1: mux_hfb File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/mux_hfb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM14|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90bc4a9.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aau1.tdf
    Info (12023): Found entity 1: altsyncram_aau1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_aau1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM13|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90b1064.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47u1.tdf
    Info (12023): Found entity 1: altsyncram_47u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_47u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM12|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90b10c0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8u1.tdf
    Info (12023): Found entity 1: altsyncram_d8u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_d8u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM11|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90b9a56.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8u1.tdf
    Info (12023): Found entity 1: altsyncram_u8u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_u8u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM10|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90b9aee.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tbu1.tdf
    Info (12023): Found entity 1: altsyncram_tbu1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_tbu1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM9|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90a5f5f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eau1.tdf
    Info (12023): Found entity 1: altsyncram_eau1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_eau1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM8|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d90a5e77.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09u1.tdf
    Info (12023): Found entity 1: altsyncram_09u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_09u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM7|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d8572360.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t5u1.tdf
    Info (12023): Found entity 1: altsyncram_t5u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_t5u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM6|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d8572343.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u5u1.tdf
    Info (12023): Found entity 1: altsyncram_u5u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_u5u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM5|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d8572799.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d6u1.tdf
    Info (12023): Found entity 1: altsyncram_d6u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_d6u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM4|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d857277a.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7u1.tdf
    Info (12023): Found entity 1: altsyncram_j7u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_j7u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d850910f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7u1.tdf
    Info (12023): Found entity 1: altsyncram_b7u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_b7u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d85091ac.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8u1.tdf
    Info (12023): Found entity 1: altsyncram_p8u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_p8u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "video_top:VIDEO_CONTROLLER|video_bank:VIDEO_BANK2|video_mem_top:VIDEO_MEM|videoRam:VIDEO_RAM|single_clk_ram:MEM1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "M10K"
    Info (12134): Parameter "INIT_FILE" = "db/bram.ram0_single_clk_ram_d8509d56.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7u1.tdf
    Info (12023): Found entity 1: altsyncram_k7u1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_k7u1.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0"
Info (12133): Instantiated megafunction "DATA_FSM:DATA_FSM|sync_FIFO:SYNC_FIFO|altsyncram:FIFO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20q1.tdf
    Info (12023): Found entity 1: altsyncram_20q1 File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/db/altsyncram_20q1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[1]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[3]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[4]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[5]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[6]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[7]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[8]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[9]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[10]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[11]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[12]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[13]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[14]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[15]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[18]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[19]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[20]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[21]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[22]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[23]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[24]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[25]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[26]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[27]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[28]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[30]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[31]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[32]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[33]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[34]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[35]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[36]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[37]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[38]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "GPIO_1[39]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 9
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 13
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 13
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 13
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 13
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/output_files/bram.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 40 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 5
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 5
    Warning (15610): No output dependent on input pin "GPIO_0[2]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[4]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[6]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[10]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[12]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[35]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[36]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[37]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[38]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
    Warning (15610): No output dependent on input pin "GPIO_0[39]" File: C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/rtl/badApple_top.sv Line: 8
Info (21057): Implemented 3013 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 122 output pins
    Info (21061): Implemented 2554 logic cells
    Info (21064): Implemented 285 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings
    Info: Peak virtual memory: 5125 megabytes
    Info: Processing ended: Tue Jul 09 22:05:05 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/flipa/OneDrive - UBC/Projects/Bad-Apple/Quartus/output_files/bram.map.smsg.


