{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "18fcf791",
   "metadata": {},
   "outputs": [],
   "source": [
    "# TASK 3 – PS-PL GPIO CALCULATOR\n",
    "#\n",
    "# hw:\n",
    "#   - ZYNQ PS + PL\n",
    "#   - EMIO GPIO, 52-bit wide\n",
    "#   - RTL: task3.v\n",
    "#\n",
    "# GPIO bit layout (LSB → MSB):\n",
    "#   [23:0]   : inputs passthrough (in0-in1-in2 packed)\n",
    "#   [47:24]  : output\n",
    "#   [48]     : done\n",
    "#   [51:49]  : opcode\n",
    "#\n",
    "# author: Alp Bolukbasi\n",
    "#\n",
    "# note: comments are intentionally explicit and verbose to understand each non-obvious\n",
    "#       statement, and why it is required for controlling GPIO via MMIO on the PYNQ-z2.\n",
    "\n",
    "from pynq import Overlay, MMIO\n",
    "# - Overlay lets you load a bitstream (.bit) and access the overlay object\n",
    "# - MMIO gives direct memory-mapped io access to physical peripheral registers\n",
    "\n",
    "from dataclasses import dataclass\n",
    "# dataclass used for structured results. although its not necessary\n",
    "\n",
    "import time\n",
    "\n",
    "# load the bitstream overlay into the PS this instantiates the design in the running linux image.\n",
    "# overlay(\"task3.bit\") will find the bit file in the current working directory on the board.\n",
    "overlay = Overlay(\"task3.bit\")\n",
    "\n",
    "# gpio register offsets and bank explanation\n",
    "# -------------------------------------------------------------------------\n",
    "# the ZYNQ GPIO controller is memory-mapped at a fixed physical address.\n",
    "# registers are accessed by MMIO using offsets from this base address.\n",
    "# bank 2 corresponds to EMIO GPIO 0..31 (lower 32 bits of the 52-bit word)\n",
    "# bank 3 corresponds to EMIO GPIO 32..63 (upper bits of the 52-bit word)\n",
    "# note: Vivado's GUI shows MIO bank groupings differently; EMIO banks are fixed.\n",
    "\n",
    "GPIO_BASE = 0xe000a000\n",
    "# base address of the GPIO controller in the ZYNQ address map. this is the physical address used for MMIO.\n",
    "\n",
    "DATA2_RO  = 0x068  # bank 2 input data (EMIO 0-31)\n",
    "# offset to read bank 2's input data (read-only view of current pin levels)\n",
    "# reading this returns a 32-bit value where bit0 maps to EMIO0, bit1->EMIO1, ... bit31->EMIO31\n",
    "\n",
    "DATA3_RO  = 0x06c  # bank 3 input data (EMIO 32-63)\n",
    "# offset to read bank 3's input data. this contains the higher bits of the 52-bit word.\n",
    "\n",
    "DATA2     = 0x048  # bank 2 output data\n",
    "# offset to write the output data for bank 2 (drives pins if direction + OEN are enabled)\n",
    "# writing bit n sets the logic level driven on that pin (when configured as output)\n",
    "\n",
    "DATA3     = 0x04c  # bank 3 output data\n",
    "# offset to write the output data for bank 3 (upper 32-bit chunk)\n",
    "\n",
    "DIRM2     = 0x284  # direction mode bank 2\n",
    "# direction register for bank 2: 1 = pin is an output, 0 = pin is an input\n",
    "# you must set the direction to output before writes to DATA2 will drive physical pins\n",
    "\n",
    "DIRM3     = 0x2c4  # direction mode bank 3\n",
    "# direction register for bank 3\n",
    "\n",
    "OEN2      = 0x288  # output enable bank 2\n",
    "# output enable register for bank 2: 1 = output driver enabled (pin actively driven)\n",
    "# even if direction bit is 1, the physical pin might be tri-stated unless OEN is set\n",
    "\n",
    "OEN3      = 0x2c8  # output enable bank 3\n",
    "# output enable register for bank 3\n",
    "\n",
    "\n",
    "# bit layout constants (these are protocol-level constants agreed with the PL)\n",
    "# -------------------------------------------------------------------------\n",
    "# these constants define where fields live inside the 52-bit GPIO word used as the PS-PL protocol.\n",
    "# they are not hardware-specific registers, they are the application protocol for task3.\n",
    "RESULT_LSB = 24\n",
    "# the least-significant bit position of the 'result' field in the 52-bit word.\n",
    "# result occupies bits [47:24], so to extract result shift right by 24 and mask 24 bits.\n",
    "\n",
    "DONE_BIT   = 48\n",
    "# the 'done' flag is at bit index 48. reading this bit indicates that PL finished the operation.\n",
    "\n",
    "OPCODE_LSB = 49\n",
    "# the opcode field starts at bit 49 and is 3 bits wide (49,50,51).\n",
    "\n",
    "MASK_24    = (1 << 24) - 1\n",
    "# mask value for a 24-bit field (0x00ffffff). used to keep/limit the result and input packing.\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "MASK_3     = (1 << 3)  - 1\n",
    "# 3-bit mask (0x7) for opcode field validation and packing.\n",
    "\n",
    "\n",
    "# MMIO initialization and GPIO configuration: map registers and make pins driveable\n",
    "# -------------------------------------------------------------------------\n",
    "# create an MMIO object that maps GPIO controller registers into process virtual memory.\n",
    "# the size passed (0x1000) is the window size mapped; it must cover the offsets we use.\n",
    "mmio = MMIO(GPIO_BASE, 0x1000)\n",
    "\n",
    "# set bank 2 direction to all-ones: configure all 32 pins in bank 2 as outputs.\n",
    "# this is a coarse configuration that ensures the PS can drive EMIO0..EMIO31\n",
    "mmio.write(DIRM2, 0xffffffff)\n",
    "\n",
    "# set bank 2 output enable to all-ones: activate the output drivers electrically.\n",
    "# direction establishes intent, OEN actually enables the transistor that drives the pin.\n",
    "mmio.write(OEN2,  0xffffffff)\n",
    "\n",
    "# set bank 3 direction to all-ones: configure EMIO32..EMIO63 as outputs.\n",
    "mmio.write(DIRM3, 0xffffffff)\n",
    "\n",
    "# set bank 3 output enable to all-ones.\n",
    "mmio.write(OEN3,  0xffffffff)\n",
    "\n",
    "\n",
    "# structured return type for results\n",
    "# -------------------------------------------------------------------------\n",
    "@dataclass\n",
    "class CalcResult:\n",
    "    # simple container that makes results explicit and easy to print/inspect\n",
    "    opcode: int\n",
    "    result: int\n",
    "    done: bool\n",
    "\n",
    "# main helper: execute_calculation\n",
    "# -------------------------------------------------------------------------\n",
    "def execute_calculation(opcode, in0, in1, in2):\n",
    "    # execute a single calculation by:\n",
    "    #  1) packing inputs into the protocol word\n",
    "    #  2) writing the 52-bit word to the two bank registers\n",
    "    #  3) polling the readback registers until the done bit is set\n",
    "    #  4) extracting and returning the result\n",
    "    #\n",
    "    # note: inputs are masked to 8 bits each because the task specifies 8-bit operands\n",
    "    #       the lower 24 bits passed are in the order (in2<<16) | (in1<<8) | in0.\n",
    "\n",
    "    # a. pack inputs into a 24-bit combined field (lower 24 bits of the protocol word).\n",
    "    #    masking each input ensures we only take the least-significant 8 bits of each value.\n",
    "    inputs_packed = ((in2 & 0xff) << 16) | ((in1 & 0xff) << 8) | (in0 & 0xff)\n",
    "\n",
    "    # b. build the full 52-bit word according to the agreed layout:\n",
    "    #    - bits [23:0] = inputs_packed\n",
    "    #    - bits [51:49] = opcode (3 bits)\n",
    "    #    higher bits not used by the application are left zero implicitly.\n",
    "    word_out = (inputs_packed & MASK_24) | ((opcode & MASK_3) << OPCODE_LSB)\n",
    "    \n",
    "    \n",
    "    \n",
    "    \n",
    "    # note: Python integers are unbounded; the protocol expects only 52 meaningful bits.\n",
    "\n",
    "    # c. write the 52-bit word into the GPIO controller by splitting into two 32-bit writes:\n",
    "    #    - the controller is organized in 32-bit registers; lower half goes to bank2 DATA register,\n",
    "    #      upper half goes to bank3 DATA register.\n",
    "    #    - we mask and shift accordingly because mmio.write takes 32-bit values.\n",
    "    mmio.write(DATA2, word_out & 0xffffffff)\n",
    "    # write lower 32 bits (bits [31:0]) to bank 2 data register; this covers the protocol's lower 24 bits.\n",
    "    mmio.write(DATA3, (word_out >> 32) & 0xffffffff)\n",
    "    # write upper 32 bits (bits [63:32]) to bank 3 data register; for our 52-bit word only lower bits used.\n",
    "\n",
    "    # d. poll the read registers to wait for the 'done' flag set by the PL.\n",
    "    #    use a timeout to avoid locking the python process indefinitely if the hardware misbehaves.\n",
    "    start_time = time.time()\n",
    "    while (time.time() - start_time) < 2.0:  # 2 second timeout\n",
    "        # read the current driven/input levels from the hardware using the read-only registers.\n",
    "        # read DATA2_RO to get the lower 32 bits back (pins 0..31)\n",
    "        low_bits = mmio.read(DATA2_RO)\n",
    "        # read DATA3_RO to get the upper 32 bits back (pins 32..63)\n",
    "        high_bits = mmio.read(DATA3_RO)\n",
    "\n",
    "        # reconstruct the full 64-bit read value (we only use lower 52 bits)\n",
    "        # shifting high_bits by 32 moves them into their correct positions.\n",
    "        full_word = (high_bits << 32) | (low_bits & 0xffffffff)\n",
    "        \n",
    "\n",
    "        # check the 'done' flag at DONE_BIT; shift right then mask the LSB\n",
    "        done = (full_word >> DONE_BIT) & 0x1\n",
    "        if done:\n",
    "            # extract result field by shifting the result LSB into bit 0 and masking 24 bits\n",
    "            result = (full_word >> RESULT_LSB) & MASK_24\n",
    "            # return a structured result object with opcode, extracted result and done=true\n",
    "            return CalcResult(opcode, result, True)\n",
    "\n",
    "    # if timeout expired return done false and result zero. caller can treat as error or retry.\n",
    "    return CalcResult(opcode, 0, False) \n",
    "\n",
    "# functional tests\n",
    "# each tuple: (opcode, in0, in1, in2)\n",
    "test_cases = [\n",
    "    (0,  3,  5,  7),   # opcode 0\n",
    "    (1, 10,  4,  5),   # opcode 1\n",
    "    (2,  8,  1,  6),   # opcode 2\n",
    "    (3, 15,  3,  1),   # opcode 3\n",
    "    (4,  9,  0,  0),   # opcode 4\n",
    "    (5,  6,  2,  4),   # opcode 5\n",
    "    (6, 12,  3,  2),   # opcode 6\n",
    "    (7,  3,  2,  1),   # opcode 7\n",
    "]\n",
    "\n",
    "print(\"Task 3 alu verification (all opcodes):\")\n",
    "print(\"\\n\")\n",
    "for op, i0, i1, i2 in test_cases:\n",
    "    res = execute_calculation(op, i0, i1, i2)\n",
    "    status = \"SUCCESS\" if res.done else \"TIMEOUT (check hardware wires)\"\n",
    "    print(\n",
    "        f\"opcode {op}: \"\n",
    "        f\"in0={i0}, in1={i1}, in2={i2} -> \"\n",
    "        f\"result={res.result} | status={status}\"\n",
    "    )\n",
    "    "
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
