{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:23:24 2015 " "Info: Processing started: Wed Sep 30 00:23:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2CLK -c DE2CLK " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2CLK -c DE2CLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-behav " "Info: Found design unit 1: clkdiv-behav" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clktop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clktop-behav " "Info: Found design unit 1: clktop-behav" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clktop " "Info: Found entity 1: clktop" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Info: Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syreset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file syreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 syreset-behav " "Info: Found design unit 1: syreset-behav" {  } { { "syreset.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/syreset.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 syreset " "Info: Found entity 1: syreset" {  } { { "syreset.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/syreset.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "clock.vhd " "Warning: Can't analyze file -- file clock.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyb-behav " "Info: Found design unit 1: keyb-behav" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyb " "Info: Found entity 1: keyb" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "E:/FPGA/201309ST/lab2/step2/DE2CLK/gbrst.vhd E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd " "Warning: Clear box output file E:/FPGA/201309ST/lab2/step2/DE2CLK/gbrst.vhd is not compatible with the current compile. Used regenerated output file E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd for elaboration" {  } {  } 0 0 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gbrst.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file db/gbrst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gbrst_altclkctrl_7ji-RTL " "Info: Found design unit 1: gbrst_altclkctrl_7ji-RTL" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gbrst-RTL " "Info: Found design unit 2: gbrst-RTL" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 109 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gbrst_altclkctrl_7ji " "Info: Found entity 1: gbrst_altclkctrl_7ji" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 gbrst " "Info: Found entity 2: gbrst" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clktop " "Info: Elaborating entity \"clktop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst clktop.vhd(112) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(112): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincntll clktop.vhd(113) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(113): signal \"mincntll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mincnthh clktop.vhd(114) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(114): signal \"mincnthh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccntll clktop.vhd(115) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(115): signal \"seccntll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seccnthh clktop.vhd(116) " "Warning (10492): VHDL Process Statement warning at clktop.vhd(116): signal \"seccnthh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:u1 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:u1\"" {  } { { "clktop.vhd" "u1" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyb keyb:u2 " "Info: Elaborating entity \"keyb\" for hierarchy \"keyb:u2\"" {  } { { "clktop.vhd" "u2" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dclk.vhd 2 1 " "Warning: Using design file dclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dclk-behav " "Info: Found design unit 1: dclk-behav" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dclk " "Info: Found entity 1: dclk" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dclk dclk:u3 " "Info: Elaborating entity \"dclk\" for hierarchy \"dclk:u3\"" {  } { { "clktop.vhd" "u3" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt0 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt1 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yearcnt2 dclk.vhd(39) " "Warning (10541): VHDL Signal Declaration warning at dclk.vhd(39): used implicit default value for signal \"yearcnt2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "monoc dclk.vhd(40) " "Warning (10036): Verilog HDL or VHDL warning at dclk.vhd(40): object \"monoc\" assigned a value but never read" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:u4 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:u4\"" {  } { { "clktop.vhd" "u4" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gbrst gbrst:u10 " "Info: Elaborating entity \"gbrst\" for hierarchy \"gbrst:u10\"" {  } { { "clktop.vhd" "u10" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gbrst_altclkctrl_7ji gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component " "Info: Elaborating entity \"gbrst_altclkctrl_7ji\" for hierarchy \"gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component\"" {  } { { "db/gbrst.vhd" "gbrst_altclkctrl_7ji_component" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[0\] templl\[0\]~_emulated templl\[0\]~latch " "Warning (13310): Register \"templl\[0\]\" is converted into an equivalent circuit using register \"templl\[0\]~_emulated\" and latch \"templl\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[1\] templl\[1\]~_emulated templl\[1\]~latch " "Warning (13310): Register \"templl\[1\]\" is converted into an equivalent circuit using register \"templl\[1\]~_emulated\" and latch \"templl\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[2\] templl\[2\]~_emulated templl\[2\]~latch " "Warning (13310): Register \"templl\[2\]\" is converted into an equivalent circuit using register \"templl\[2\]~_emulated\" and latch \"templl\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templl\[3\] templl\[3\]~_emulated templl\[3\]~latch " "Warning (13310): Register \"templl\[3\]\" is converted into an equivalent circuit using register \"templl\[3\]~_emulated\" and latch \"templl\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[0\] temphh\[0\]~_emulated temphh\[0\]~latch " "Warning (13310): Register \"temphh\[0\]\" is converted into an equivalent circuit using register \"temphh\[0\]~_emulated\" and latch \"temphh\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[1\] temphh\[1\]~_emulated temphh\[1\]~latch " "Warning (13310): Register \"temphh\[1\]\" is converted into an equivalent circuit using register \"temphh\[1\]~_emulated\" and latch \"temphh\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[2\] temphh\[2\]~_emulated temphh\[2\]~latch " "Warning (13310): Register \"temphh\[2\]\" is converted into an equivalent circuit using register \"temphh\[2\]~_emulated\" and latch \"temphh\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temphh\[3\] temphh\[3\]~_emulated temphh\[3\]~latch " "Warning (13310): Register \"temphh\[3\]\" is converted into an equivalent circuit using register \"temphh\[3\]~_emulated\" and latch \"temphh\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[0\] templ\[0\]~_emulated templ\[0\]~latch " "Warning (13310): Register \"templ\[0\]\" is converted into an equivalent circuit using register \"templ\[0\]~_emulated\" and latch \"templ\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[1\] templ\[1\]~_emulated templ\[1\]~latch " "Warning (13310): Register \"templ\[1\]\" is converted into an equivalent circuit using register \"templ\[1\]~_emulated\" and latch \"templ\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[2\] templ\[2\]~_emulated templ\[2\]~latch " "Warning (13310): Register \"templ\[2\]\" is converted into an equivalent circuit using register \"templ\[2\]~_emulated\" and latch \"templ\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "templ\[3\] templ\[3\]~_emulated templ\[3\]~latch " "Warning (13310): Register \"templ\[3\]\" is converted into an equivalent circuit using register \"templ\[3\]~_emulated\" and latch \"templ\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[0\] temph\[0\]~_emulated temph\[0\]~latch " "Warning (13310): Register \"temph\[0\]\" is converted into an equivalent circuit using register \"temph\[0\]~_emulated\" and latch \"temph\[0\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[1\] temph\[1\]~_emulated temph\[1\]~latch " "Warning (13310): Register \"temph\[1\]\" is converted into an equivalent circuit using register \"temph\[1\]~_emulated\" and latch \"temph\[1\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[2\] temph\[2\]~_emulated temph\[2\]~latch " "Warning (13310): Register \"temph\[2\]\" is converted into an equivalent circuit using register \"temph\[2\]~_emulated\" and latch \"temph\[2\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "temph\[3\] temph\[3\]~_emulated temph\[3\]~latch " "Warning (13310): Register \"temph\[3\]\" is converted into an equivalent circuit using register \"temph\[3\]~_emulated\" and latch \"temph\[3\]~latch\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[14\] " "Info: Register \"clkdiv:u1\|divms\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[13\] " "Info: Register \"clkdiv:u1\|divms\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clkdiv:u1\|divms\[12\] " "Info: Register \"clkdiv:u1\|divms\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "Warning (15610): No output dependent on input pin \"KEY\[7\]\"" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Info: Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Info: Implemented 260 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Info: Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:23:25 2015 " "Info: Processing ended: Wed Sep 30 00:23:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:23:26 2015 " "Info: Processing started: Wed Sep 30 00:23:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2CLK EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"DE2CLK\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 45 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[7\] " "Info: Pin KEY\[7\] not assigned to an exact location on the device" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { KEY[7] } } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[4\] " "Info: Pin KEY\[4\] not assigned to an exact location on the device" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { KEY[4] } } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[5\] " "Info: Pin KEY\[5\] not assigned to an exact location on the device" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { KEY[5] } } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[6\] " "Info: Pin KEY\[6\] not assigned to an exact location on the device" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { KEY[6] } } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "keyb:u2\|pressout  " "Info: Promoted node keyb:u2\|pressout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component\|clkctrl1 Global Clock " "Info: Automatically promoted gbrst:u10\|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "db/gbrst.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/db/gbrst.vhd" 81 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gbrst:u10|gbrst_altclkctrl_7ji:gbrst_altclkctrl_7ji_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|pressout~0 " "Info: Destination node keyb:u2\|pressout~0" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|pressout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|pressout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:u1\|clks " "Info: Destination node clkdiv:u1\|clks" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u1|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:u1\|clkms " "Info: Destination node clkdiv:u1\|clkms" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u1|clkms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|pressout " "Info: Destination node keyb:u2\|pressout" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|pressout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u11\|pressout " "Info: Destination node keyb:u11\|pressout" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u11|pressout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u12\|pressout " "Info: Destination node keyb:u12\|pressout" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u12|pressout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfiles/altera/91sp2/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:u1\|clks  " "Info: Automatically promoted node clkdiv:u1\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkdiv:u1\|clks~0 " "Info: Destination node clkdiv:u1\|clks~0" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u1|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u1|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkdiv:u1\|clkms  " "Info: Automatically promoted node clkdiv:u1\|clkms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[8\] " "Info: Destination node keyb:u2\|sft\[8\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[9\] " "Info: Destination node keyb:u2\|sft\[9\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[1\] " "Info: Destination node keyb:u2\|sft\[1\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[0\] " "Info: Destination node keyb:u2\|sft\[0\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[2\] " "Info: Destination node keyb:u2\|sft\[2\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[3\] " "Info: Destination node keyb:u2\|sft\[3\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[4\] " "Info: Destination node keyb:u2\|sft\[4\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[5\] " "Info: Destination node keyb:u2\|sft\[5\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[6\] " "Info: Destination node keyb:u2\|sft\[6\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyb:u2\|sft\[7\] " "Info: Destination node keyb:u2\|sft\[7\]" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyb:u2|sft[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkdiv:u1|clkms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/201309ST/lab2/step2/DE2CLK/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Info: Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 23 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Warning: Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Warning: Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Warning: Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Warning: Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Warning: Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Warning: Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Warning: Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Warning: Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Warning: Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[0\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[1\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[2\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[3\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[4\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[4\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[5\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[5\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[6\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[6\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[7\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[7\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[8\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[8\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "LEDR\[9\] " "Warning: Ignored I/O standard assignment to node \"LEDR\[9\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[0\] " "Warning: Ignored I/O standard assignment to node \"SW\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[1\] " "Warning: Ignored I/O standard assignment to node \"SW\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[2\] " "Warning: Ignored I/O standard assignment to node \"SW\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[3\] " "Warning: Ignored I/O standard assignment to node \"SW\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[4\] " "Warning: Ignored I/O standard assignment to node \"SW\[4\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[5\] " "Warning: Ignored I/O standard assignment to node \"SW\[5\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[6\] " "Warning: Ignored I/O standard assignment to node \"SW\[6\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[7\] " "Warning: Ignored I/O standard assignment to node \"SW\[7\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[8\] " "Warning: Ignored I/O standard assignment to node \"SW\[8\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SW\[9\] " "Warning: Ignored I/O standard assignment to node \"SW\[9\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Warning: Ignored I/O standard assignment to node \"TCK\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Warning: Ignored I/O standard assignment to node \"TCS\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Warning: Ignored I/O standard assignment to node \"TDI\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Warning: Ignored I/O standard assignment to node \"TDO\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning: Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning: Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Warning: Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Warning: Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.213 ns register register " "Info: Estimated most critical path is register to register delay of 4.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk:u3\|daycntl\[2\] 1 REG LAB_X31_Y24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y24; Fanout = 5; REG Node = 'dclk:u3\|daycntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk:u3|daycntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.450 ns) 0.900 ns dclk:u3\|process_2~0 2 COMB LAB_X30_Y24 2 " "Info: 2: + IC(0.450 ns) + CELL(0.450 ns) = 0.900 ns; Loc. = LAB_X30_Y24; Fanout = 2; COMB Node = 'dclk:u3\|process_2~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { dclk:u3|daycntl[2] dclk:u3|process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 1.576 ns dclk:u3\|process_2~1 3 COMB LAB_X30_Y24 4 " "Info: 3: + IC(0.354 ns) + CELL(0.322 ns) = 1.576 ns; Loc. = LAB_X30_Y24; Fanout = 4; COMB Node = 'dclk:u3\|process_2~1'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { dclk:u3|process_2~0 dclk:u3|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.252 ns dclk:u3\|moncntl~5 4 COMB LAB_X30_Y24 9 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.252 ns; Loc. = LAB_X30_Y24; Fanout = 9; COMB Node = 'dclk:u3\|moncntl~5'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { dclk:u3|process_2~1 dclk:u3|moncntl~5 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.928 ns dclk:u3\|moncntl\[3\]~12 5 COMB LAB_X30_Y24 3 " "Info: 5: + IC(0.498 ns) + CELL(0.178 ns) = 2.928 ns; Loc. = LAB_X30_Y24; Fanout = 3; COMB Node = 'dclk:u3\|moncntl\[3\]~12'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.676 ns" { dclk:u3|moncntl~5 dclk:u3|moncntl[3]~12 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.758 ns) 4.213 ns dclk:u3\|moncntl\[2\] 6 REG LAB_X29_Y24 8 " "Info: 6: + IC(0.527 ns) + CELL(0.758 ns) = 4.213 ns; Loc. = LAB_X29_Y24; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.285 ns" { dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 44.77 % ) " "Info: Total cell delay = 1.886 ns ( 44.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.327 ns ( 55.23 % ) " "Info: Total interconnect delay = 2.327 ns ( 55.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.213 ns" { dclk:u3|daycntl[2] dclk:u3|process_2~0 dclk:u3|process_2~1 dclk:u3|moncntl~5 dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Warning: Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/201309ST/lab2/step2/DE2CLK/DE2CLK.fit.smsg " "Info: Generated suppressed messages file E:/FPGA/201309ST/lab2/step2/DE2CLK/DE2CLK.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 369 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 369 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Info: Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:23:28 2015 " "Info: Processing ended: Wed Sep 30 00:23:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:23:29 2015 " "Info: Processing started: Wed Sep 30 00:23:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:23:30 2015 " "Info: Processing ended: Wed Sep 30 00:23:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 00:23:30 2015 " "Info: Processing started: Wed Sep 30 00:23:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2CLK -c DE2CLK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[3\]~latch " "Warning: Node \"templl\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[1\]~latch " "Warning: Node \"templl\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[2\]~latch " "Warning: Node \"templl\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templl\[0\]~latch " "Warning: Node \"templl\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[2\]~latch " "Warning: Node \"temphh\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[0\]~latch " "Warning: Node \"temphh\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[1\]~latch " "Warning: Node \"temphh\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temphh\[3\]~latch " "Warning: Node \"temphh\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[1\]~latch " "Warning: Node \"templ\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[3\]~latch " "Warning: Node \"templ\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[0\]~latch " "Warning: Node \"templ\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "templ\[2\]~latch " "Warning: Node \"templ\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[1\]~latch " "Warning: Node \"temph\[1\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[2\]~latch " "Warning: Node \"temph\[2\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[0\]~latch " "Warning: Node \"temph\[0\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temph\[3\]~latch " "Warning: Node \"temph\[3\]~latch\" is a latch" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyb:u11\|pressout " "Info: Detected ripple clock \"keyb:u11\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u11\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u12\|pressout " "Info: Detected ripple clock \"keyb:u12\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u12\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clks " "Info: Detected ripple clock \"clkdiv:u1\|clks\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clks" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:u1\|clkms " "Info: Detected ripple clock \"clkdiv:u1\|clkms\" as buffer" {  } { { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkdiv:u1\|clkms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyb:u2\|pressout " "Info: Detected ripple clock \"keyb:u2\|pressout\" as buffer" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } } { "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyb:u2\|pressout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register dclk:u3\|moncntl\[2\] register dclk:u3\|moncntl\[2\] 237.87 MHz 4.204 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 237.87 MHz between source register \"dclk:u3\|moncntl\[2\]\" and destination register \"dclk:u3\|moncntl\[2\]\" (period= 4.204 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.965 ns + Longest register register " "Info: + Longest register to register delay is 3.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dclk:u3\|moncntl\[2\] 1 REG LCFF_X29_Y24_N15 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.422 ns) 0.840 ns dclk:u3\|process_0~0 2 COMB LCCOMB_X29_Y24_N18 2 " "Info: 2: + IC(0.418 ns) + CELL(0.422 ns) = 0.840 ns; Loc. = LCCOMB_X29_Y24_N18; Fanout = 2; COMB Node = 'dclk:u3\|process_0~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.840 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.512 ns) 2.171 ns dclk:u3\|moncntl~4 3 COMB LCCOMB_X30_Y24_N12 9 " "Info: 3: + IC(0.819 ns) + CELL(0.512 ns) = 2.171 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 9; COMB Node = 'dclk:u3\|moncntl~4'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.331 ns" { dclk:u3|process_0~0 dclk:u3|moncntl~4 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.178 ns) 2.707 ns dclk:u3\|moncntl\[3\]~12 4 COMB LCCOMB_X30_Y24_N4 3 " "Info: 4: + IC(0.358 ns) + CELL(0.178 ns) = 2.707 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 3; COMB Node = 'dclk:u3\|moncntl\[3\]~12'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.536 ns" { dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.758 ns) 3.965 ns dclk:u3\|moncntl\[2\] 5 REG LCFF_X29_Y24_N15 8 " "Info: 5: + IC(0.500 ns) + CELL(0.758 ns) = 3.965 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.258 ns" { dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 47.16 % ) " "Info: Total cell delay = 1.870 ns ( 47.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 52.84 % ) " "Info: Total interconnect delay = 2.095 ns ( 52.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.965 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.965 ns" { dclk:u3|moncntl[2] {} dclk:u3|process_0~0 {} dclk:u3|moncntl~4 {} dclk:u3|moncntl[3]~12 {} dclk:u3|moncntl[2] {} } { 0.000ns 0.418ns 0.819ns 0.358ns 0.500ns } { 0.000ns 0.422ns 0.512ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.198 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clks 2 REG LCFF_X22_Y13_N25 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N25; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.605 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G14 42 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.605 ns; Loc. = CLKCTRL_G14; Fanout = 42; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.198 ns dclk:u3\|moncntl\[2\] 4 REG LCFF_X29_Y24_N15 8 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.198 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.45 % ) " "Info: Total cell delay = 2.507 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.55 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.198 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clks 2 REG LCFF_X22_Y13_N25 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N25; Fanout = 2; REG Node = 'clkdiv:u1\|clks'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clks } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.605 ns clkdiv:u1\|clks~clkctrl 3 COMB CLKCTRL_G14 42 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.605 ns; Loc. = CLKCTRL_G14; Fanout = 42; COMB Node = 'clkdiv:u1\|clks~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { clkdiv:u1|clks clkdiv:u1|clks~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 6.198 ns dclk:u3\|moncntl\[2\] 4 REG LCFF_X29_Y24_N15 8 " "Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 6.198 ns; Loc. = LCFF_X29_Y24_N15; Fanout = 8; REG Node = 'dclk:u3\|moncntl\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 40.45 % ) " "Info: Total cell delay = 2.507 ns ( 40.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.55 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "dclk.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/dclk.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.965 ns" { dclk:u3|moncntl[2] dclk:u3|process_0~0 dclk:u3|moncntl~4 dclk:u3|moncntl[3]~12 dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.965 ns" { dclk:u3|moncntl[2] {} dclk:u3|process_0~0 {} dclk:u3|moncntl~4 {} dclk:u3|moncntl[3]~12 {} dclk:u3|moncntl[2] {} } { 0.000ns 0.418ns 0.819ns 0.358ns 0.500ns } { 0.000ns 0.422ns 0.512ns 0.178ns 0.758ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.198 ns" { CLOCK_50 clkdiv:u1|clks clkdiv:u1|clks~clkctrl dclk:u3|moncntl[2] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.198 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clks {} clkdiv:u1|clks~clkctrl {} dclk:u3|moncntl[2] {} } { 0.000ns 0.000ns 1.158ns 1.542ns 0.991ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ss templ\[1\]~_emulated CLOCK_50 483 ps " "Info: Found hold time violation between source  pin or register \"ss\" and destination pin or register \"templ\[1\]~_emulated\" for clock \"CLOCK_50\" (Hold time is 483 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.782 ns + Largest " "Info: + Largest clock skew is 1.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.881 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clkms 2 REG LCFF_X22_Y13_N29 31 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 31; REG Node = 'clkdiv:u1\|clkms'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clkms } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.000 ns) 5.301 ns clkdiv:u1\|clkms~clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.238 ns) + CELL(0.000 ns) = 5.301 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'clkdiv:u1\|clkms~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.238 ns" { clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.881 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.881 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.43 % ) " "Info: Total cell delay = 2.507 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.374 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 5.099 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 5.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.677 ns) + CELL(0.879 ns) 3.582 ns keyb:u11\|pressout 2 REG LCFF_X24_Y19_N1 2 " "Info: 2: + IC(1.677 ns) + CELL(0.879 ns) = 3.582 ns; Loc. = LCFF_X24_Y19_N1; Fanout = 2; REG Node = 'keyb:u11\|pressout'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.556 ns" { CLOCK_50 keyb:u11|pressout } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.602 ns) 5.099 ns ss 3 REG LCFF_X24_Y22_N15 20 " "Info: 3: + IC(0.915 ns) + CELL(0.602 ns) = 5.099 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 20; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.517 ns" { keyb:u11|pressout ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.17 % ) " "Info: Total cell delay = 2.507 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 50.83 % ) " "Info: Total interconnect delay = 2.592 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.308 ns - Shortest register register " "Info: - Shortest register to register delay is 1.308 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ss 1 REG LCFF_X24_Y22_N15 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N15; Fanout = 20; REG Node = 'ss'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ss } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.322 ns) 0.745 ns templ~5 2 COMB LCCOMB_X24_Y22_N26 1 " "Info: 2: + IC(0.423 ns) + CELL(0.322 ns) = 0.745 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'templ~5'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.745 ns" { ss templ~5 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.212 ns templ\[1\]~data_lut 3 COMB LCCOMB_X24_Y22_N18 1 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.212 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 1; COMB Node = 'templ\[1\]~data_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.467 ns" { templ~5 templ[1]~data_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.308 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.308 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 45.57 % ) " "Info: Total cell delay = 0.596 ns ( 45.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.712 ns ( 54.43 % ) " "Info: Total interconnect delay = 0.712 ns ( 54.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { ss templ~5 templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.308 ns" { ss {} templ~5 {} templ[1]~data_lut {} templ[1]~_emulated {} } { 0.000ns 0.423ns 0.289ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 23 -1 0 } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.099 ns" { CLOCK_50 keyb:u11|pressout ss } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.099 ns" { CLOCK_50 {} CLOCK_50~combout {} keyb:u11|pressout {} ss {} } { 0.000ns 0.000ns 1.677ns 0.915ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.308 ns" { ss templ~5 templ[1]~data_lut templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.308 ns" { ss {} templ~5 {} templ[1]~data_lut {} templ[1]~_emulated {} } { 0.000ns 0.423ns 0.289ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyb:u11\|sft\[0\] KEY\[1\] CLOCK_50 4.957 ns register " "Info: tsu for register \"keyb:u11\|sft\[0\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 4.957 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.840 ns + Longest pin register " "Info: + Longest pin to register delay is 7.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.702 ns) + CELL(0.178 ns) 7.744 ns keyb:u11\|sft\[0\]~feeder 2 COMB LCCOMB_X24_Y19_N2 1 " "Info: 2: + IC(6.702 ns) + CELL(0.178 ns) = 7.744 ns; Loc. = LCCOMB_X24_Y19_N2; Fanout = 1; COMB Node = 'keyb:u11\|sft\[0\]~feeder'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.880 ns" { KEY[1] keyb:u11|sft[0]~feeder } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.840 ns keyb:u11\|sft\[0\] 3 REG LCFF_X24_Y19_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.840 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 14.52 % ) " "Info: Total cell delay = 1.138 ns ( 14.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.702 ns ( 85.48 % ) " "Info: Total interconnect delay = 6.702 ns ( 85.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.840 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.840 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.845 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns keyb:u11\|sft\[0\] 3 REG LCFF_X24_Y19_N3 3 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 3; REG Node = 'keyb:u11\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.840 ns" { KEY[1] keyb:u11|sft[0]~feeder keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.840 ns" { KEY[1] {} KEY[1]~combout {} keyb:u11|sft[0]~feeder {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 6.702ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u11|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.845 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u11|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX2\[5\] templ\[1\]~_emulated 15.281 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX2\[5\]\" through register \"templ\[1\]~_emulated\" is 15.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.881 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clkdiv:u1\|clkms 2 REG LCFF_X22_Y13_N29 31 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 31; REG Node = 'clkdiv:u1\|clkms'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clkdiv:u1|clkms } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.238 ns) + CELL(0.000 ns) 5.301 ns clkdiv:u1\|clkms~clkctrl 3 COMB CLKCTRL_G9 16 " "Info: 3: + IC(2.238 ns) + CELL(0.000 ns) = 5.301 ns; Loc. = CLKCTRL_G9; Fanout = 16; COMB Node = 'clkdiv:u1\|clkms~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.238 ns" { clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl } "NODE_NAME" } } { "clkdiv.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clkdiv.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 6.881 ns templ\[1\]~_emulated 4 REG LCFF_X24_Y22_N19 1 " "Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.881 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.580 ns" { clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.43 % ) " "Info: Total cell delay = 2.507 ns ( 36.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.374 ns ( 63.57 % ) " "Info: Total interconnect delay = 4.374 ns ( 63.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.123 ns + Longest register pin " "Info: + Longest register to pin delay is 8.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns templ\[1\]~_emulated 1 REG LCFF_X24_Y22_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N19; Fanout = 1; REG Node = 'templ\[1\]~_emulated'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { templ[1]~_emulated } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.545 ns) 1.756 ns templ\[1\]~head_lut 2 COMB LCCOMB_X20_Y21_N20 7 " "Info: 2: + IC(1.211 ns) + CELL(0.545 ns) = 1.756 ns; Loc. = LCCOMB_X20_Y21_N20; Fanout = 7; COMB Node = 'templ\[1\]~head_lut'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.756 ns" { templ[1]~_emulated templ[1]~head_lut } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.322 ns) 2.939 ns seg:u6\|Mux5~0 3 COMB LCCOMB_X19_Y21_N4 1 " "Info: 3: + IC(0.861 ns) + CELL(0.322 ns) = 2.939 ns; Loc. = LCCOMB_X19_Y21_N4; Fanout = 1; COMB Node = 'seg:u6\|Mux5~0'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.183 ns" { templ[1]~head_lut seg:u6|Mux5~0 } "NODE_NAME" } } { "seg.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.354 ns) + CELL(2.830 ns) 8.123 ns HEX2\[5\] 4 PIN PIN_E4 0 " "Info: 4: + IC(2.354 ns) + CELL(2.830 ns) = 8.123 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'HEX2\[5\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.184 ns" { seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.697 ns ( 45.51 % ) " "Info: Total cell delay = 3.697 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.426 ns ( 54.49 % ) " "Info: Total interconnect delay = 4.426 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.123 ns" { templ[1]~_emulated templ[1]~head_lut seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.123 ns" { templ[1]~_emulated {} templ[1]~head_lut {} seg:u6|Mux5~0 {} HEX2[5] {} } { 0.000ns 1.211ns 0.861ns 2.354ns } { 0.000ns 0.545ns 0.322ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.881 ns" { CLOCK_50 clkdiv:u1|clkms clkdiv:u1|clkms~clkctrl templ[1]~_emulated } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.881 ns" { CLOCK_50 {} CLOCK_50~combout {} clkdiv:u1|clkms {} clkdiv:u1|clkms~clkctrl {} templ[1]~_emulated {} } { 0.000ns 0.000ns 1.158ns 2.238ns 0.978ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.123 ns" { templ[1]~_emulated templ[1]~head_lut seg:u6|Mux5~0 HEX2[5] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.123 ns" { templ[1]~_emulated {} templ[1]~head_lut {} seg:u6|Mux5~0 {} HEX2[5] {} } { 0.000ns 1.211ns 0.861ns 2.354ns } { 0.000ns 0.545ns 0.322ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[1\] LEDG\[1\] 8.946 ns Longest " "Info: Longest tpd from source pin \"KEY\[1\]\" to destination pin \"LEDG\[1\]\" is 8.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 2; PIN Node = 'KEY\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.232 ns) + CELL(2.850 ns) 8.946 ns LEDG\[1\] 2 PIN PIN_U21 0 " "Info: 2: + IC(5.232 ns) + CELL(2.850 ns) = 8.946 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.082 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.714 ns ( 41.52 % ) " "Info: Total cell delay = 3.714 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.232 ns ( 58.48 % ) " "Info: Total interconnect delay = 5.232 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.946 ns" { KEY[1] LEDG[1] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.946 ns" { KEY[1] {} KEY[1]~combout {} LEDG[1] {} } { 0.000ns 0.000ns 5.232ns } { 0.000ns 0.864ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyb:u12\|sft\[0\] KEY\[2\] CLOCK_50 -4.281 ns register " "Info: th for register \"keyb:u12\|sft\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is -4.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.856 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'CLOCK_50'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns keyb:u12\|sft\[0\] 3 REG LCFF_X24_Y10_N1 3 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = 'keyb:u12\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.592 ns" { CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.423 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[2\] 1 PIN PIN_T22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 2; PIN Node = 'KEY\[2\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "clktop.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/clktop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.136 ns) + CELL(0.413 ns) 7.423 ns keyb:u12\|sft\[0\] 2 REG LCFF_X24_Y10_N1 3 " "Info: 2: + IC(6.136 ns) + CELL(0.413 ns) = 7.423 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 3; REG Node = 'keyb:u12\|sft\[0\]'" {  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.549 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "keyb.vhd" "" { Text "E:/FPGA/201309ST/lab2/step2/DE2CLK/keyb.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 17.34 % ) " "Info: Total cell delay = 1.287 ns ( 17.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.136 ns ( 82.66 % ) " "Info: Total interconnect delay = 6.136 ns ( 82.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.423 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.423 ns" { KEY[2] {} KEY[2]~combout {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 6.136ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.856 ns" { CLOCK_50 CLOCK_50~clkctrl keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.856 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.423 ns" { KEY[2] keyb:u12|sft[0] } "NODE_NAME" } } { "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.423 ns" { KEY[2] {} KEY[2]~combout {} keyb:u12|sft[0] {} } { 0.000ns 0.000ns 6.136ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 00:23:31 2015 " "Info: Processing ended: Wed Sep 30 00:23:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 422 s " "Info: Quartus II Full Compilation was successful. 0 errors, 422 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
