$date
	Sat May  2 22:43:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux16_2x1_tb $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 1 $ s $end
$scope module g $end
$var wire 16 % a [15:0] $end
$var wire 16 & b [15:0] $end
$var wire 1 $ s $end
$var wire 16 ' y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111100001111 '
b111100001111 &
b1111000011110000 %
0$
b111100001111 #
b1111000011110000 "
b111100001111 !
$end
#1
b1111000011101111 !
b1111000011101111 '
1$
b1111000011101111 "
b1111000011101111 %
#2
b111100010000 !
b111100010000 '
0$
b1111000011101110 "
b1111000011101110 %
b111100010000 #
b111100010000 &
#3
b1111000011101101 !
b1111000011101101 '
1$
b1111000011101101 "
b1111000011101101 %
#4
b111100010001 !
b111100010001 '
0$
b1111000011101100 "
b1111000011101100 %
b111100010001 #
b111100010001 &
#5
b1111000011101011 !
b1111000011101011 '
1$
b1111000011101011 "
b1111000011101011 %
#6
b111100010010 !
b111100010010 '
0$
b1111000011101010 "
b1111000011101010 %
b111100010010 #
b111100010010 &
#7
b1111000011101001 !
b1111000011101001 '
1$
b1111000011101001 "
b1111000011101001 %
#8
b111100010011 !
b111100010011 '
0$
b1111000011101000 "
b1111000011101000 %
b111100010011 #
b111100010011 &
#9
b1111000011100111 !
b1111000011100111 '
1$
b1111000011100111 "
b1111000011100111 %
#10
b111100010100 !
b111100010100 '
0$
b1111000011100110 "
b1111000011100110 %
b111100010100 #
b111100010100 &
