// Seed: 3436639108
module module_0 ();
  assign id_1 = ((id_1));
  assign module_2.id_7 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    output supply0 id_9
);
  assign id_2 = 1 ? 1 : id_5 - 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    output uwire id_4,
    input tri0 id_5
    , id_14,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply0 id_10,
    input wand id_11,
    input wire id_12
);
  assign id_10 = 1'h0;
  assign id_14 = 1;
  supply0 id_15 = 1;
  module_0 modCall_1 ();
endmodule
