
/* Prerequisite */
1. Vivado 2019.1 installed, source <dir_to_vivado>/bin/settings64.sh
2. export XVC_URL=<ip_addr:port_num>

/* first time setup */
    make prep -j <N>
    make build

/* generate bitstream */
option 1:
    make generate_bitstream
option 2 (when debugging):
    make open
    click on generate bitstream button

/* program FPGA */
    make program_fpga

/* update project tcl (when project filelist updated) */
    make update_tcl

/* clean project */
    make clean_libs
    make clean_build


/* Switching between single-core and dual-core settings */

In v/system_wrapper.v:

Single Core: parameter bp_params_e bp_params_p = e_bp_single_core_cfg
Dual Core: parameter bp_params_e bp_params_p = e_bp_dual_core_cfg

