$date
	Sat Nov 16 11:10:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ALU $end
$var wire 32 ! ALUOut [31:0] $end
$var reg 1 " ALUImmediate $end
$var reg 32 # ALUREGVAl2 [31:0] $end
$var reg 1 $ ALUReg $end
$var reg 32 % ALUVAL1 [31:0] $end
$var reg 32 & Iimm [31:0] $end
$var reg 3 ' funct3 [2:0] $end
$var reg 7 ( funct7 [6:0] $end
$var reg 32 ) instruction [31:0] $end
$scope module uut $end
$var wire 1 " ALUImmediate $end
$var wire 32 * ALUREGVAl2 [31:0] $end
$var wire 1 $ ALUReg $end
$var wire 32 + ALUVAL1 [31:0] $end
$var wire 32 , Iimm [31:0] $end
$var wire 3 - funct3 [2:0] $end
$var wire 7 . funct7 [6:0] $end
$var wire 32 / instruction [31:0] $end
$var wire 32 0 ALUOperand2 [31:0] $end
$var reg 32 1 ALUOut [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10011 1
b100 0
bx /
b0 .
b0 -
b100 ,
b1111 +
b11 *
bx )
b0 (
b0 '
b100 &
b1111 %
0$
b11 #
1"
b10011 !
$end
#10000
b10010 !
b10010 1
b11 0
0"
1$
#20000
b1100 !
b1100 1
b100000 (
b100000 .
#30000
b100 !
b100 1
b100 0
b0 (
b0 .
b111 '
b111 -
1"
0$
#40000
b1111 !
b1111 1
b110 '
b110 -
#50000
b1011 !
b1011 1
b100 '
b100 -
#60000
b11110000 !
b11110000 1
b1 '
b1 -
#70000
b0 !
b0 1
b101 '
b101 -
#80000
b100000 (
b100000 .
#90000
b1 !
b1 1
b1 0
b1 #
b1 *
b11111111111111111111111111111110 %
b11111111111111111111111111111110 +
b0 (
b0 .
b10 '
b10 -
0"
1$
#100000
b11111111111111111111111111111111 0
b1 !
b1 1
b11111111111111111111111111111111 #
b11111111111111111111111111111111 *
b1 %
b1 +
b11 '
b11 -
#110000
