{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723416577453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723416577453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 19:49:37 2024 " "Processing started: Sun Aug 11 19:49:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723416577453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723416577453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723416577453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723416577855 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processador.vhd 2 1 " "Using design file processador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-main " "Found design unit 1: processador-main" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578317 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578317 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723416578322 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_setOut processador.vhd(76) " "VHDL Signal Declaration warning at processador.vhd(76): used implicit default value for signal \"PC_setOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723416578323 "|processador"}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl_unt.vhd 2 1 " "Using design file ctrl_unt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_unt-behav " "Found design unit 1: ctrl_unt-behav" {  } { { "ctrl_unt.vhd" "" { Text "C:/altera/13.0sp1/processador/ctrl_unt.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578348 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unt " "Found entity 1: ctrl_unt" {  } { { "ctrl_unt.vhd" "" { Text "C:/altera/13.0sp1/processador/ctrl_unt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unt ctrl_unt:CtrlU " "Elaborating entity \"ctrl_unt\" for hierarchy \"ctrl_unt:CtrlU\"" {  } { { "processador.vhd" "CtrlU" { Text "C:/altera/13.0sp1/processador/processador.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578349 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir.vhd 2 1 " "Using design file ir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behav " "Found design unit 1: IR-behav" {  } { { "ir.vhd" "" { Text "C:/altera/13.0sp1/processador/ir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578363 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "ir.vhd" "" { Text "C:/altera/13.0sp1/processador/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR ctrl_unt:CtrlU\|IR:Instruction " "Elaborating entity \"IR\" for hierarchy \"ctrl_unt:CtrlU\|IR:Instruction\"" {  } { { "ctrl_unt.vhd" "Instruction" { Text "C:/altera/13.0sp1/processador/ctrl_unt.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Found design unit 1: PC-behav" {  } { { "pc.vhd" "" { Text "C:/altera/13.0sp1/processador/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578378 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/altera/13.0sp1/processador/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ctrl_unt:CtrlU\|PC:Pogram " "Elaborating entity \"PC\" for hierarchy \"ctrl_unt:CtrlU\|PC:Pogram\"" {  } { { "ctrl_unt.vhd" "Pogram" { Text "C:/altera/13.0sp1/processador/ctrl_unt.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578380 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controler.vhd 2 1 " "Using design file controler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controler-behav " "Found design unit 1: Controler-behav" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controler " "Found entity 1: Controler" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controler ctrl_unt:CtrlU\|Controler:Ctrl " "Elaborating entity \"Controler\" for hierarchy \"ctrl_unt:CtrlU\|Controler:Ctrl\"" {  } { { "ctrl_unt.vhd" "Ctrl" { Text "C:/altera/13.0sp1/processador/ctrl_unt.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadArmOff controler.vhd(150) " "VHDL Process Statement warning at controler.vhd(150): signal \"LoadArmOff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadArmOff controler.vhd(176) " "VHDL Process Statement warning at controler.vhd(176): signal \"LoadArmOff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LoadArmOff controler.vhd(37) " "VHDL Process Statement warning at controler.vhd(37): inferring latch(es) for signal or variable \"LoadArmOff\", which holds its previous value in one or more paths through the process" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[0\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[0\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[1\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[1\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[2\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[2\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[3\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[3\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[4\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[4\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[5\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[5\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578396 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[6\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[6\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578397 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LoadArmOff\[7\] controler.vhd(37) " "Inferred latch for \"LoadArmOff\[7\]\" at controler.vhd(37)" {  } { { "controler.vhd" "" { Text "C:/altera/13.0sp1/processador/controler.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1723416578397 "|processador|ctrl_unt:CtrlU|Controler:Ctrl"}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-main " "Found design unit 1: datapath-main" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578410 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "processador.vhd" "DP" { Text "C:/altera/13.0sp1/processador/processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578411 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1.vhd 2 1 " "Using design file mux3x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-main " "Found design unit 1: mux3x1-main" {  } { { "mux3x1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux3x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578425 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3x1 datapath:DP\|Mux3x1:u0 " "Elaborating entity \"Mux3x1\" for hierarchy \"datapath:DP\|Mux3x1:u0\"" {  } { { "datapath.vhd" "u0" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behav " "Found design unit 1: regfile-behav" {  } { { "regfile.vhd" "" { Text "C:/altera/13.0sp1/processador/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578440 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "C:/altera/13.0sp1/processador/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578440 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:u1 " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:u1\"" {  } { { "datapath.vhd" "u1" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode16.vhd 2 1 " "Using design file decode16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode16-behav " "Found design unit 1: decode16-behav" {  } { { "decode16.vhd" "" { Text "C:/altera/13.0sp1/processador/decode16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578456 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode16 " "Found entity 1: decode16" {  } { { "decode16.vhd" "" { Text "C:/altera/13.0sp1/processador/decode16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode16 datapath:DP\|regfile:u1\|decode16:deco0 " "Elaborating entity \"decode16\" for hierarchy \"datapath:DP\|regfile:u1\|decode16:deco0\"" {  } { { "regfile.vhd" "deco0" { Text "C:/altera/13.0sp1/processador/regfile.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578458 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg16.vhd 2 1 " "Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-behav " "Found design unit 1: reg16-behav" {  } { { "reg16.vhd" "" { Text "C:/altera/13.0sp1/processador/reg16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578471 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "C:/altera/13.0sp1/processador/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578471 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 datapath:DP\|regfile:u1\|reg16:reg0 " "Elaborating entity \"reg16\" for hierarchy \"datapath:DP\|regfile:u1\|reg16:reg0\"" {  } { { "regfile.vhd" "reg0" { Text "C:/altera/13.0sp1/processador/regfile.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16_1.vhd 2 1 " "Using design file mux16_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_1-main " "Found design unit 1: mux16_1-main" {  } { { "mux16_1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux16_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578504 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux16_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 datapath:DP\|regfile:u1\|mux16_1:mux0 " "Elaborating entity \"mux16_1\" for hierarchy \"datapath:DP\|regfile:u1\|mux16_1:mux0\"" {  } { { "regfile.vhd" "mux0" { Text "C:/altera/13.0sp1/processador/regfile.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578505 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-main " "Found design unit 1: ALU-main" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/processador/alu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/altera/13.0sp1/processador/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:u2 " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:u2\"" {  } { { "datapath.vhd" "u2" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extalu.vhd 2 1 " "Using design file extalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extALU-behav " "Found design unit 1: extALU-behav" {  } { { "extalu.vhd" "" { Text "C:/altera/13.0sp1/processador/extalu.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578538 ""} { "Info" "ISGN_ENTITY_NAME" "1 extALU " "Found entity 1: extALU" {  } { { "extalu.vhd" "" { Text "C:/altera/13.0sp1/processador/extalu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578538 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extALU datapath:DP\|ALU:u2\|extALU:alu " "Elaborating entity \"extALU\" for hierarchy \"datapath:DP\|ALU:u2\|extALU:alu\"" {  } { { "alu.vhd" "alu" { Text "C:/altera/13.0sp1/processador/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578539 ""}
{ "Warning" "WSGN_SEARCH_FILE" "abext.vhd 2 1 " "Using design file abext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-behav " "Found design unit 1: abext-behav" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/processador/abext.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578553 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhd" "" { Text "C:/altera/13.0sp1/processador/abext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext datapath:DP\|ALU:u2\|extALU:alu\|abext:i0 " "Elaborating entity \"abext\" for hierarchy \"datapath:DP\|ALU:u2\|extALU:alu\|abext:i0\"" {  } { { "extalu.vhd" "i0" { Text "C:/altera/13.0sp1/processador/extalu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinext.vhd 2 1 " "Using design file cinext.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-behav " "Found design unit 1: cinext-behav" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/processador/cinext.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578579 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhd" "" { Text "C:/altera/13.0sp1/processador/cinext.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext datapath:DP\|ALU:u2\|extALU:alu\|cinext:c " "Elaborating entity \"cinext\" for hierarchy \"datapath:DP\|ALU:u2\|extALU:alu\|cinext:c\"" {  } { { "extalu.vhd" "c" { Text "C:/altera/13.0sp1/processador/extalu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador6.vhd 2 1 " "Using design file somador6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador6-main " "Found design unit 1: somador6-main" {  } { { "somador6.vhd" "" { Text "C:/altera/13.0sp1/processador/somador6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578595 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador6 " "Found entity 1: somador6" {  } { { "somador6.vhd" "" { Text "C:/altera/13.0sp1/processador/somador6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578595 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador6 datapath:DP\|ALU:u2\|somador6:sum " "Elaborating entity \"somador6\" for hierarchy \"datapath:DP\|ALU:u2\|somador6:sum\"" {  } { { "alu.vhd" "sum" { Text "C:/altera/13.0sp1/processador/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador1.vhd 2 1 " "Using design file somador1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1-main " "Found design unit 1: somador1-main" {  } { { "somador1.vhd" "" { Text "C:/altera/13.0sp1/processador/somador1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578611 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.vhd" "" { Text "C:/altera/13.0sp1/processador/somador1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1 datapath:DP\|ALU:u2\|somador6:sum\|somador1:u0 " "Elaborating entity \"somador1\" for hierarchy \"datapath:DP\|ALU:u2\|somador6:sum\|somador1:u0\"" {  } { { "somador6.vhd" "u0" { Text "C:/altera/13.0sp1/processador/somador6.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578612 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1.vhd 2 1 " "Using design file mux2x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-main " "Found design unit 1: mux2x1-main" {  } { { "mux2x1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578634 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/altera/13.0sp1/processador/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 datapath:DP\|Mux2x1:u3 " "Elaborating entity \"Mux2x1\" for hierarchy \"datapath:DP\|Mux2x1:u3\"" {  } { { "datapath.vhd" "u3" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registradorclr.vhd 2 1 " "Using design file registradorclr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorclr-behav " "Found design unit 1: registradorclr-behav" {  } { { "registradorclr.vhd" "" { Text "C:/altera/13.0sp1/processador/registradorclr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578650 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorclr " "Found entity 1: registradorclr" {  } { { "registradorclr.vhd" "" { Text "C:/altera/13.0sp1/processador/registradorclr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorclr datapath:DP\|registradorclr:u4 " "Elaborating entity \"registradorclr\" for hierarchy \"datapath:DP\|registradorclr:u4\"" {  } { { "datapath.vhd" "u4" { Text "C:/altera/13.0sp1/processador/datapath.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.vhd 2 1 " "Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "rom.vhd" "" { Text "C:/altera/13.0sp1/processador/rom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "rom.vhd" "" { Text "C:/altera/13.0sp1/processador/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:InstMem " "Elaborating entity \"ROM\" for hierarchy \"ROM:InstMem\"" {  } { { "processador.vhd" "InstMem" { Text "C:/altera/13.0sp1/processador/processador.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578667 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable rom.vhd(29) " "VHDL Process Statement warning at rom.vhd(29): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom.vhd" "" { Text "C:/altera/13.0sp1/processador/rom.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723416578668 "|processador|ROM:intructMem"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "ram.vhd" "" { Text "C:/altera/13.0sp1/processador/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578681 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "C:/altera/13.0sp1/processador/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416578681 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723416578681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:DMem " "Elaborating entity \"RAM\" for hierarchy \"RAM:DMem\"" {  } { { "processador.vhd" "DMem" { Text "C:/altera/13.0sp1/processador/processador.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578682 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable ram.vhd(24) " "VHDL Process Statement warning at ram.vhd(24): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/altera/13.0sp1/processador/ram.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723416578683 "|processador|RAM:DMem"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:DMem\|ram_rtl_0 " "Inferred dual-clock RAM node \"RAM:DMem\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1723416578847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1723416578912 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1723416578912 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1723416578912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:DMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"RAM:DMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:DMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"RAM:DMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723416578965 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1723416578965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhd1 " "Found entity 1: altsyncram_qhd1" {  } { { "db/altsyncram_qhd1.tdf" "" { Text "C:/altera/13.0sp1/processador/db/altsyncram_qhd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723416579022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1723416579022 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[3\] GND " "Pin \"I_data\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[4\] GND " "Pin \"I_data\[4\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[6\] GND " "Pin \"I_data\[6\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[7\] GND " "Pin \"I_data\[7\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[10\] GND " "Pin \"I_data\[10\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[11\] GND " "Pin \"I_data\[11\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I_data\[15\] GND " "Pin \"I_data\[15\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|I_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Waddr\[2\] GND " "Pin \"RF_Waddr\[2\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|RF_Waddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_Waddr\[3\] GND " "Pin \"RF_Waddr\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|RF_Waddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_RPaddr\[3\] GND " "Pin \"RF_RPaddr\[3\]\" is stuck at GND" {  } { { "processador.vhd" "" { Text "C:/altera/13.0sp1/processador/processador.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723416579209 "|processador|RF_RPaddr[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723416579209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1723416579319 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723416579505 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723416579505 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723416579552 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723416579552 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1723416579552 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1723416579552 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723416579552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723416579571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 19:49:39 2024 " "Processing ended: Sun Aug 11 19:49:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723416579571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723416579571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723416579571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723416579571 ""}
