//Implementation Of Wire in Verilog

module wire (
	input in,
	output out);
endmodule