#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: simv
 option[1]: /tools/synopsys/vcs-all/R-2020.12-SP2/linux/bin/vcs1
 option[2]: -Mcc=gcc
 option[3]: -Mcplusplus=g++
 option[4]: -Masflags=--32
 option[5]: -Mcfl= -pipe -m32 -O -I/tools/synopsys/vcs-all/R-2020.12-SP2/include 
 option[6]: -Mxllcflags=
 option[7]: -Mxcflags= -pipe -m32 -I/tools/synopsys/vcs-all/R-2020.12-SP2/include
 option[8]: -Mldflags= -m32 -m32 -rdynamic 
 option[9]: -Mout=simv
 option[10]: -Mamsrun=
 option[11]: -Mvcsaceobjs=
 option[12]: -Mobjects= /tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/libvirsim.so /tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/liberrorinf.so /tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/libsnpsmalloc.so /tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/libvfs.so 
 option[13]: -Mexternalobj=
 option[14]: -Msaverestoreobj=/tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/vcs_save_restore_new.o
 option[15]: -Mcrt0=
 option[16]: -Mcrtn=
 option[17]: -Mcsrc=
 option[18]: -Msyslibs=/tools/synopsys/verdi/P-2019.06-SP2-12/share/PLI/VCS/LINUX/pli.a /tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/ctype-stubs_32.a -ldl 
 option[19]: -Xvcs_run_simv=1
 option[20]: -timescale=1ns/1ps
 option[21]: -debug_acc+all
 option[22]: +vpi
 option[23]: +vcsd1
 option[24]: +itf+/tools/synopsys/vcs-all/R-2020.12-SP2/linux/lib/vcsdp_lite.tab
 option[25]: -picarchive
 option[26]: -P
 option[27]: /tools/synopsys/verdi/P-2019.06-SP2-12/share/PLI/VCS/LINUX/verdi.tab
 option[28]: -fsdb
 option[29]: -sverilog
 option[30]: -gen_obj
 option[31]: -f
 option[32]: run.f
 option[33]: -load
 option[34]: /tools/synopsys/verdi/P-2019.06-SP2-12/share/PLI/VCS/LINUX/libnovas.so:FSDBDumpCmd
 option[35]: timescale=1ns/1ps
Chronologic Simulation VCS Release R-2020.12-SP2
Linux 3.10.0-1160.36.2.el7.x86_64 #1 SMP Wed Jul 21 11:57:15 UTC 2021 x86_64
CPU cores: 16
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8193 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Cannot get runtime environment variables: environ is NULL
Runtime command line arguments:
argv[0]=simv
161 profile - 100
          CPU/Mem usage: 0.050 sys,  0.220 user,  158.91M mem
162 Elapsed time:    0:00:00    Tue Aug 30 13:35:21 2022
163 pliAppInit
164 FSDB_GATE is set.
165 FSDB_RTL is set.
166 FSDB_RTL is set.
167 FSDB_FIELDTYPE is set.
168 Enable Parallel Dumping.
169 pliAppMiscSet: New Sim Round
170 pliEntryInit
171 LIBSSCORE=found /tools/synopsys/verdi/P-2019.06-SP2-12/share/PLI/lib/LINUX/libsscore_vcs201906.so through $NOVAS_HOME setting.
172 FSDB Dumper for VCS, Release Verdi_P-2019.06-SP2-12, Linux, 03/15/2021
173 (C) 1996 - 2021 by Synopsys, Inc.
174 ***********************************************************************
175 *  ERROR -                                                            *
176 *  The simulator version is newer than the FSDB dumper version which  *
177 *  may cause abnormal behavior, please contact Synopsys support for   *
178 *  assistance.                                                        *
179 ***********************************************************************
180 sps_call_fsdbDumpfile_main at 0 : ../../testbench/bios_tb.v(416)
181 argv[0]: (wave.fsdb)
182 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
183 *Verdi* : Create FSDB file 'wave.fsdb'
184 compile option from '/home/user/test/phase4/hardware/sim_c_test/vcs_fpga/simv.daidir/vcs_rebuild'.
185   "vcs '-sverilog' '-R' '-timescale=1ns/1ps' '-debug_acc+all' '-dubug_region+cell+encrypt' '-f' 'run.f' 2>&1"
186 DVDI_is_vir_unload_enabled is enable
187 FSDB_VCS_ENABLE_FAST_VC is enable
188 sps_call_fsdbDumpvars_vd_main at 0 : ../../testbench/bios_tb.v(417)
189 argv[0]: (0)
190 [spi_vcs_vd_ppi_create_root]: no upf option
191 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
192 Power dumping is enabled and VIR_REDUCTION may not work.
193 *Verdi* : Begin traversing the scopes, layer (0).
194 *Verdi* : End of traversing.
195 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.060 sys,  0.230 user,  256.16M mem
                   incr: 0.000 sys,  0.010 user,  8.93M mem
                   accu: 0.000 sys,  0.010 user,  8.93M mem
              accu incr: 0.000 sys,  0.010 user,  8.93M mem

          Count usage: 1150 var,  968 idcode,  537 callback
                 incr: 1150 var,  968 idcode,  537 callback
                 accu: 1150 var,  968 idcode,  537 callback
            accu incr: 1150 var,  968 idcode,  537 callback
196 Elapsed time:    0:00:00    Tue Aug 30 13:35:21 2022
197 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.060 sys,  0.230 user,  257.22M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.000 sys,  0.010 user,  9.99M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1150 var,  968 idcode,  537 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1150 var,  968 idcode,  537 callback
            accu incr: 0 var,  0 idcode,  0 callback
198 Elapsed time:    0:00:00    Tue Aug 30 13:35:21 2022
199 End of simulation at 1999990000
200 Elapsed time:    0:00:08    Tue Aug 30 13:35:29 2022
201 Begin FSDB profile info:
202 FSDB Writer : bc1(16920233) bcn(45340635) mtf/stf(0/9)
FSDB Writer elapsed time : flush(2.993468) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
203 End FSDB profile info
204 Parallel profile    -  Flush:3 Expand:0 ProduceWait:0 ConsumerWait:101 BlockUsed:381
205                        ProduceTime:8.511981355 ConsumerTime:7.276466382 Buffer:64MB
206 SimExit
207 Elapsed time:    0:00:08    Tue Aug 30 13:35:29 2022
208 Sim process exit
