{"vcs1":{"timestamp_begin":1727639432.562295994, "rt":2.01, "ut":0.60, "st":0.25}}
{"vcselab":{"timestamp_begin":1727639434.650340754, "rt":1.15, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1727639435.878885470, "rt":0.36, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727639431.829746632}
{"VCS_COMP_START_TIME": 1727639431.829746632}
{"VCS_COMP_END_TIME": 1727639438.834538142}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CORRECT +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
