//BEGIN GENERATED CODE
//Cluster: TOP
//NonCoherentDMA
#define DMA_Flags 0x10020000
#define DMA_RdAddr 0x10020001
#define DMA_WrAddr 0x10020009
#define DMA_CopyLen 0x10020011
//StreamDMA
#define HEAD_STREAM_DMA0_Flags 0x10020040
#define HEAD_STREAM_DMA0_RdAddr 0x10020044
#define HEAD_STREAM_DMA0_WrAddr 0x1002004c
#define HEAD_STREAM_DMA0_RdFrameSize 0x10020054
#define HEAD_STREAM_DMA0_NumRdFrames 0x10020058
#define HEAD_STREAM_DMA0_RdFrameBufSize 0x10020059
#define HEAD_STREAM_DMA0_WrFrameSize 0x1002005a
#define HEAD_STREAM_DMA0_NumWrFrames 0x1002005e
#define HEAD_STREAM_DMA0_WrFrameBufSize 0x1002005f
#define HEAD_STREAM_DMA0_Stream 0x10020060
//Accelerator: TOP
#define TOP 0x10020080
#define TESTA 0x100200c0
#define head_DWConvOut 0x10020500
//END GENERATED CODE