<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p677" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_677{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_677{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_677{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_677{left:70px;bottom:1084px;}
#t5_677{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_677{left:463px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_677{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t8_677{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_677{left:70px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_677{left:70px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.62px;}
#tb_677{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_677{left:70px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_677{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#te_677{left:732px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#tf_677{left:70px;bottom:938px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_677{left:145px;bottom:945px;}
#th_677{left:161px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_677{left:70px;bottom:703px;letter-spacing:0.17px;}
#tj_677{left:151px;bottom:703px;letter-spacing:0.2px;word-spacing:0.01px;}
#tk_677{left:150px;bottom:677px;letter-spacing:0.21px;}
#tl_677{left:70px;bottom:652px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#tm_677{left:70px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_677{left:70px;bottom:618px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_677{left:70px;bottom:592px;}
#tp_677{left:96px;bottom:595px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tq_677{left:291px;bottom:595px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_677{left:96px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_677{left:96px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tt_677{left:96px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tu_677{left:96px;bottom:521px;}
#tv_677{left:122px;bottom:521px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tw_677{left:524px;bottom:521px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tx_677{left:122px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_677{left:122px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_677{left:122px;bottom:470px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_677{left:96px;bottom:446px;}
#t11_677{left:122px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t12_677{left:461px;bottom:446px;letter-spacing:-0.13px;word-spacing:-0.75px;}
#t13_677{left:122px;bottom:429px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t14_677{left:122px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_677{left:122px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_677{left:96px;bottom:371px;}
#t17_677{left:122px;bottom:371px;letter-spacing:-0.18px;}
#t18_677{left:143px;bottom:371px;}
#t19_677{left:152px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_677{left:626px;bottom:371px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1b_677{left:122px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_677{left:122px;bottom:337px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1d_677{left:122px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_677{left:428px;bottom:320px;}
#t1f_677{left:431px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_677{left:779px;bottom:320px;}
#t1h_677{left:787px;bottom:320px;letter-spacing:-0.1px;word-spacing:-0.52px;}
#t1i_677{left:122px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_677{left:122px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_677{left:96px;bottom:262px;}
#t1l_677{left:122px;bottom:262px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1m_677{left:438px;bottom:262px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1n_677{left:122px;bottom:246px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1o_677{left:122px;bottom:229px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1p_677{left:122px;bottom:212px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1q_677{left:96px;bottom:187px;}
#t1r_677{left:122px;bottom:187px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1s_677{left:421px;bottom:187px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1t_677{left:122px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_677{left:96px;bottom:146px;}
#t1v_677{left:122px;bottom:146px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_677{left:477px;bottom:146px;letter-spacing:-0.32px;word-spacing:-0.43px;}
#t1x_677{left:122px;bottom:129px;letter-spacing:-0.34px;word-spacing:-0.66px;}
#t1y_677{left:122px;bottom:113px;letter-spacing:-0.35px;word-spacing:-0.4px;}
#t1z_677{left:128px;bottom:771px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_677{left:229px;bottom:771px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t21_677{left:653px;bottom:771px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t22_677{left:651px;bottom:839px;}
#t23_677{left:243px;bottom:839px;letter-spacing:-0.16px;}
#t24_677{left:505px;bottom:818px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t25_677{left:294px;bottom:818px;letter-spacing:0.01px;word-spacing:-0.26px;}
#t26_677{left:437px;bottom:839px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t27_677{left:244px;bottom:862px;letter-spacing:0.13px;word-spacing:0.02px;}

.s1_677{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_677{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_677{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_677{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_677{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_677{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_677{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_677{font-size:14px;font-family:Verdana-BoldItalic_3ep;color:#000;}
.s9_677{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.sa_677{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sb_677{font-size:11px;font-family:Arial_3ed;color:#000;}
.sc_677{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts677" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-BoldItalic_3ep;
	src: url("fonts/Verdana-BoldItalic_3ep.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg677Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg677" style="-webkit-user-select: none;"><object width="935" height="1210" data="677/677.svg" type="image/svg+xml" id="pdf677" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_677" class="t s1_677">Vol. 3B </span><span id="t2_677" class="t s1_677">18-39 </span>
<span id="t3_677" class="t s2_677">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_677" class="t s3_677">• </span><span id="t5_677" class="t s4_677">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="t6_677" class="t s5_677">— The TOS Pointer MSR contains a 3-bit pointer (bits 2- </span>
<span id="t7_677" class="t s5_677">0) to the MSR in the LBR stack that contains the most recent branch, interrupt, or exception recorded. For Intel </span>
<span id="t8_677" class="t s5_677">Core Solo and Intel Core Duo processors, this MSR is located at register address 01C9H. </span>
<span id="t9_677" class="t s5_677">For compatibility, the Intel Core Solo and Intel Core Duo processors provide two 32-bit MSRs (the </span>
<span id="ta_677" class="t s5_677">MSR_LER_TO_LIP and the MSR_LER_FROM_LIP MSRs) that duplicate functions of the LastExceptionToIP and Last- </span>
<span id="tb_677" class="t s5_677">ExceptionFromIP MSRs found in P6 family processors. </span>
<span id="tc_677" class="t s5_677">For details, see Section 18.12, “Last Branch, Call Stack, Interrupt, and Exception Recording for Processors based </span>
<span id="td_677" class="t s5_677">on Skylake Microarchitecture,” and Section 2.20, “MSRs In Intel® Core™ Solo and Intel® Core™ </span><span id="te_677" class="t s5_677">Duo Processors,” </span>
<span id="tf_677" class="t s5_677">in the Intel </span>
<span id="tg_677" class="t s6_677">® </span>
<span id="th_677" class="t s5_677">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="ti_677" class="t s7_677">18.15 </span><span id="tj_677" class="t s7_677">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (PENTIUM M </span>
<span id="tk_677" class="t s7_677">PROCESSORS) </span>
<span id="tl_677" class="t s5_677">Like the Pentium 4 and Intel Xeon processor family, Pentium M processors provide last branch interrupt and excep- </span>
<span id="tm_677" class="t s5_677">tion recording. The capability operates almost identically to that found in Pentium 4 and Intel Xeon processors. </span>
<span id="tn_677" class="t s5_677">There are differences in the shape of the stack and in some MSR names and locations. Note the following: </span>
<span id="to_677" class="t s3_677">• </span><span id="tp_677" class="t s4_677">MSR_DEBUGCTLB MSR — </span><span id="tq_677" class="t s5_677">Enables debug trace interrupt, debug trace store, trace messages enable, </span>
<span id="tr_677" class="t s5_677">performance monitoring breakpoint flags, single stepping on branches, and last branch. For Pentium M </span>
<span id="ts_677" class="t s5_677">processors, this MSR is located at register address 01D9H. See Figure 18-16 and the entries below for a </span>
<span id="tt_677" class="t s5_677">description of the flags. </span>
<span id="tu_677" class="t s5_677">— </span><span id="tv_677" class="t s4_677">LBR (last branch/interrupt/exception) flag (bit 0) — </span><span id="tw_677" class="t s5_677">When set, the processor records a running trace </span>
<span id="tx_677" class="t s5_677">of the most recent branches, interrupts, and/or exceptions taken by the processor (prior to a debug </span>
<span id="ty_677" class="t s5_677">exception being generated) in the last branch record (LBR) stack. For more information, see the “Last </span>
<span id="tz_677" class="t s5_677">Branch Record (LBR) Stack” bullet below. </span>
<span id="t10_677" class="t s5_677">— </span><span id="t11_677" class="t s4_677">BTF (single-step on branches) flag (bit 1) — </span><span id="t12_677" class="t s5_677">When set, the processor treats the TF flag in the EFLAGS </span>
<span id="t13_677" class="t s5_677">register as a “single-step on branches” flag rather than a “single-step on instructions” flag. This mechanism </span>
<span id="t14_677" class="t s5_677">allows single-stepping the processor on taken branches. See Section 18.4.3, “Single-Stepping on </span>
<span id="t15_677" class="t s5_677">Branches,” for more information about the BTF flag. </span>
<span id="t16_677" class="t s5_677">— </span><span id="t17_677" class="t s4_677">PB</span><span id="t18_677" class="t s8_677">i </span><span id="t19_677" class="t s4_677">(performance monitoring/breakpoint pins) flags (bits 5-2) — </span><span id="t1a_677" class="t s5_677">When these flags are set, the </span>
<span id="t1b_677" class="t s5_677">performance monitoring/breakpoint pins on the processor (BP0#, BP1#, BP2#, and BP3#) report </span>
<span id="t1c_677" class="t s5_677">breakpoint matches in the corresponding breakpoint-address registers (DR0 through DR3). The processor </span>
<span id="t1d_677" class="t s5_677">asserts then deasserts the corresponding BP</span><span id="t1e_677" class="t s9_677">i</span><span id="t1f_677" class="t s5_677"># pin when a breakpoint match occurs. When a PB</span><span id="t1g_677" class="t s9_677">i </span><span id="t1h_677" class="t s5_677">flag is </span>
<span id="t1i_677" class="t s5_677">clear, the performance monitoring/breakpoint pins report performance events. Processor execution is not </span>
<span id="t1j_677" class="t s5_677">affected by reporting performance events. </span>
<span id="t1k_677" class="t s5_677">— </span><span id="t1l_677" class="t s4_677">TR (trace message enable) flag (bit 6) — </span><span id="t1m_677" class="t s5_677">When set, branch trace messages are enabled. When the </span>
<span id="t1n_677" class="t s5_677">processor detects a taken branch, interrupt, or exception, it sends the branch record out on the system bus </span>
<span id="t1o_677" class="t s5_677">as a branch trace message (BTM). See Section 18.4.4, “Branch Trace Messages,” for more information </span>
<span id="t1p_677" class="t s5_677">about the TR flag. </span>
<span id="t1q_677" class="t s5_677">— </span><span id="t1r_677" class="t s4_677">BTS (branch trace store) flag (bit 7) — </span><span id="t1s_677" class="t s5_677">When set, enables the BTS facilities to log BTMs to a memory- </span>
<span id="t1t_677" class="t s5_677">resident BTS buffer that is part of the DS save area. See Section 18.4.9, “BTS and DS Save Area.” </span>
<span id="t1u_677" class="t s5_677">— </span><span id="t1v_677" class="t s4_677">BTINT (branch trace interrupt) flag (bits 8) — </span><span id="t1w_677" class="t s5_677">When set, the BTS facilities generate an interrupt when </span>
<span id="t1x_677" class="t s5_677">the BTS buffer is full. When clear, BTMs are logged to the BTS buffer in a circular fashion. See Section 18.4.5, </span>
<span id="t1y_677" class="t s5_677">“Branch Trace Store (BTS),” for a description of this mechanism. </span>
<span id="t1z_677" class="t sa_677">Figure 18-15. </span><span id="t20_677" class="t sa_677">LBR Branch Record Layout for the Intel® Core™ Solo and Intel® </span><span id="t21_677" class="t sa_677">Core™ Duo Processor </span>
<span id="t22_677" class="t sb_677">0 </span><span id="t23_677" class="t sb_677">63 </span>
<span id="t24_677" class="t sc_677">From Linear Address </span><span id="t25_677" class="t sc_677">To Linear Address </span>
<span id="t26_677" class="t sb_677">32 - 31 </span>
<span id="t27_677" class="t sc_677">MSR_LASTBRANCH_0 through MSR_LASTBRANCH_7 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
