=====
SETUP
23.137
21.198
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
4.699
5.835
uvga/charBufferWrEn_s3
7.820
8.955
uvga/charBufferRdRow_4_s3
10.800
12.009
uvga/charBufferRdRow_1_s0
12.039
13.174
uvga/ucharBuffer/sp_inst_1
21.198
=====
SETUP
24.060
20.274
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
4.699
5.835
uvga/charBufferWrEn_s3
7.820
8.955
uvga/charBufferRdRow_4_s3
10.800
12.009
uvga/charBufferRdRow_0_s0
12.039
13.174
uvga/ucharBuffer/sp_inst_1
20.274
=====
SETUP
24.225
20.109
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
4.699
5.835
uvga/charBufferWrEn_s3
7.820
8.955
uvga/charBufferRdRow_4_s3
10.800
12.009
uvga/charBufferRdRow_1_s0
12.039
13.174
uvga/ucharBuffer/sp_inst_0
20.109
=====
SETUP
24.634
19.701
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/currentCursorCol_2_s8
17.391
18.520
uvga/currentCursorCol_1_s0
19.701
=====
SETUP
24.768
19.567
44.335
uvga/ucharbufinit/initState_0_s1
2.716
3.220
uvga/ucharbufinit/initData_6_s3
4.699
5.835
uvga/charBufferWrEn_s3
7.820
8.955
uvga/charBufferRdRow_4_s3
10.800
12.009
uvga/charBufferRdRow_0_s0
12.039
13.174
uvga/ucharBuffer/sp_inst_0
19.567
=====
SETUP
25.217
19.117
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n686_s2
16.147
17.029
uvga/scrollRow_3_s0
19.117
=====
SETUP
25.443
18.892
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/currentCursorCol_2_s8
17.391
18.520
uvga/currentCursorCol_0_s0
18.892
=====
SETUP
25.443
18.892
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/currentCursorCol_2_s8
17.391
18.520
uvga/currentCursorCol_2_s0
18.892
=====
SETUP
25.596
18.346
43.942
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/nextRowDMARdCol_2_s16
16.315
17.197
uvga/nextRowDMARdCol_2_s14
17.658
18.346
uvga/rowDMARdCol_2_s1
18.346
=====
SETUP
26.026
18.309
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n686_s2
16.147
17.029
uvga/scrollRow_4_s0
18.309
=====
SETUP
26.243
18.091
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n957_s1
12.963
14.098
uvga/n957_s0
14.104
15.239
uvga/ucharBuffer/sp_inst_1
18.091
=====
SETUP
26.289
18.046
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/rowDMARdCol_6_s4
15.229
16.358
uvga/rowDMARdCol_1_s1
18.046
=====
SETUP
26.357
17.977
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/scrollRow_4_s7
15.609
16.296
uvga/scrollRow_3_s0
17.977
=====
SETUP
26.362
17.972
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/scrollRow_4_s7
15.609
16.296
uvga/scrollRow_4_s0
17.972
=====
SETUP
26.430
17.904
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n686_s2
16.147
17.029
uvga/scrollRow_0_s0
17.904
=====
SETUP
26.430
17.904
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n686_s2
16.147
17.029
uvga/scrollRow_2_s0
17.904
=====
SETUP
26.440
17.894
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n686_s2
16.147
17.029
uvga/scrollRow_1_s0
17.894
=====
SETUP
26.487
17.455
43.942
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n714_s6
16.320
17.455
uvga/currentCursorCol_0_s0
17.455
=====
SETUP
26.535
17.407
43.942
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/nextRowDMARdCol_5_s17
15.593
16.497
uvga/nextRowDMARdCol_5_s14
16.503
17.407
uvga/rowDMARdCol_5_s1
17.407
=====
SETUP
26.677
17.265
43.942
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/n708_s6
16.130
17.265
uvga/currentCursorCol_6_s0
17.265
=====
SETUP
26.693
17.641
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/rowDMARdCol_6_s4
15.229
16.358
uvga/rowDMARdCol_0_s1
17.641
=====
SETUP
26.693
17.641
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/rowDMARdCol_6_s4
15.229
16.358
uvga/rowDMARdCol_2_s1
17.641
=====
SETUP
26.693
17.641
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n43_s5
6.778
7.467
uvga/rowDMAInsCharStart_s1
9.452
10.356
uvga/nextRowDMAState_0_s17
13.412
14.316
uvga/rowDMARdCol_6_s4
15.229
16.358
uvga/rowDMARdCol_6_s1
17.641
=====
SETUP
26.761
17.573
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/scrollRow_4_s7
15.609
16.296
uvga/scrollRow_1_s0
17.573
=====
SETUP
26.849
17.485
44.335
uvga/currentCursorCol_2_s0
2.716
3.220
uvga/n116_s
6.245
6.850
uvga/n115_s
6.850
6.913
uvga/n114_s
6.913
7.532
uvga/n180_s9
8.417
9.552
uvga/n180_s5
9.558
10.462
uvga/n180_s1
11.717
12.406
uvga/n708_s7
13.308
14.517
uvga/scrollRow_4_s7
15.609
16.296
uvga/scrollRow_0_s0
17.485
=====
HOLD
0.644
3.308
2.664
ukbd/ps2kbd/kbdcode_3_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_0_s
3.308
=====
HOLD
0.644
3.308
2.664
ukbd/ps2kbd/kbdcode_1_s0
2.650
3.017
ukbd/kbdfifo/array_array_0_0_s
3.308
=====
HOLD
0.778
3.429
2.650
uvga/uhvsync/counterY_0_s0
2.650
3.017
uvga/uhvsync/n68_s2
3.019
3.429
uvga/uhvsync/counterY_0_s0
3.429
=====
HOLD
0.778
3.429
2.650
uvga/cursorInvisible_s1
2.650
3.017
uvga/n405_s2
3.019
3.429
uvga/cursorInvisible_s1
3.429
=====
HOLD
0.778
3.429
2.650
uarb/dfifo1/cnt_3_s1
2.650
3.017
uarb/dfifo1/n35_s3
3.019
3.429
uarb/dfifo1/cnt_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_1_s1
2.650
3.017
uuart0/n229_s2
3.019
3.429
uuart0/rxClockDividerReg_1_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/rxClockDividerReg_17_s1
2.650
3.017
uuart0/n213_s2
3.019
3.429
uuart0/rxClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_3_s1
2.650
3.017
uuart0/n481_s3
3.019
3.429
uuart0/txClockDividerReg_3_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_13_s1
2.650
3.017
uuart0/n471_s1
3.019
3.429
uuart0/txClockDividerReg_13_s1
3.429
=====
HOLD
0.778
3.429
2.650
uuart0/txClockDividerReg_17_s1
2.650
3.017
uuart0/n467_s1
3.019
3.429
uuart0/txClockDividerReg_17_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/ps2kbd/data_count_0_s1
2.650
3.017
ukbd/ps2kbd/n52_s2
3.019
3.429
ukbd/ps2kbd/data_count_0_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/cnt_2_s1
2.650
3.017
ukbd/kbdfifo/cnt_c_2_s13
3.019
3.429
ukbd/kbdfifo/cnt_2_s1
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/kbdfifo/fifo_wptr_2_s0
2.650
3.017
ukbd/kbdfifo/fifo_wptr_c_2_s0
3.019
3.429
ukbd/kbdfifo/fifo_wptr_2_s0
3.429
=====
HOLD
0.778
3.429
2.650
ukbd/shiftState_s2
2.650
3.017
ukbd/nextShiftState_s3
3.019
3.429
ukbd/shiftState_s2
3.429
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorRow_4_s1
2.650
3.017
uvga/ucharbufinit/n159_s0
3.021
3.430
uvga/ucharbufinit/initCursorRow_4_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_0_s1
2.650
3.017
uvga/ucharbufinit/n177_s4
3.021
3.430
uvga/ucharbufinit/initData_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initData_3_s1
2.650
3.017
uvga/ucharbufinit/n174_s2
3.021
3.430
uvga/ucharbufinit/initData_3_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/ucharbufinit/initCursorCol_0_s1
2.650
3.017
uvga/ucharbufinit/n85_s0
3.021
3.430
uvga/ucharbufinit/initCursorCol_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/uheartbeat/heartbeatCounter_0_s1
2.650
3.017
uvga/uheartbeat/n15_s3
3.021
3.430
uvga/uheartbeat/heartbeatCounter_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_0_s1
2.650
3.017
uvga/nextCharHeightCounter_0_s3
3.021
3.430
uvga/charHeightCounter_0_s1
3.430
=====
HOLD
0.780
3.430
2.650
uvga/currentScanCharRow_3_s0
2.650
3.017
uvga/nextCurrentScanCharRow_3_s0
3.021
3.430
uvga/currentScanCharRow_3_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/currentScanCharCol_0_s0
2.650
3.017
uvga/nextCurrentScanCharCol_0_s2
3.021
3.430
uvga/currentScanCharCol_0_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charHeightCounter_2_s0
2.650
3.017
uvga/nextCharHeightCounter_2_s0
3.021
3.430
uvga/charHeightCounter_2_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/charWidthCounter_2_s0
2.650
3.017
uvga/nextCharWidthCounter_2_s0
3.021
3.430
uvga/charWidthCounter_2_s0
3.430
=====
HOLD
0.780
3.430
2.650
uvga/scrollRow_2_s0
2.650
3.017
uvga/n654_s4
3.021
3.430
uvga/scrollRow_2_s0
3.430
