INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/arm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/conditional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conditional
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vilch/Desktop/PipelineARM_CompArch/PIPELINE_ARCH.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
