// Seed: 2017102037
module module_0 (
    input supply1 id_0,
    input tri id_1
    , id_7,
    output tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5
);
  wire id_8;
  module_2 modCall_1 (id_8);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_0,
      id_6,
      id_4
  );
  wire id_9;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
