<html><body><samp><pre>
<!@TC:1725942275>
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: /home/anonymous/lscc/radiant/2024.1/synpbase
#OS: Linux 
#Hostname: anonymous

# Tue Sep 10 12:24:35 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574</a>

@N: : <!@TM:1725942326> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574</a>

@N: : <!@TM:1725942326> | Running in 64-bit mode 
@N: : <!@TM:1725942326> | stack limit increased to max 
@N: : <!@TM:1725942326> | Can't find top module! 
Top entity isn't set yet!
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1725942326> | Using the VHDL 1993 Standard for file '/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.vhd'. 
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)


Process completed successfully.
# Tue Sep 10 12:24:36 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574</a>

@N: : <!@TM:1725942326> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1725942326> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1725942326> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v" (library work)
@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3259:17:3259:30:@N:CG334:@XP_MSG">lscc_fifo.v(3259)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3266:17:3266:29:@N:CG333:@XP_MSG">lscc_fifo.v(3266)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3309:17:3309:30:@N:CG334:@XP_MSG">lscc_fifo.v(3309)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3316:17:3316:29:@N:CG333:@XP_MSG">lscc_fifo.v(3316)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3359:17:3359:30:@N:CG334:@XP_MSG">lscc_fifo.v(3359)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3366:17:3366:29:@N:CG333:@XP_MSG">lscc_fifo.v(3366)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5110:25:5110:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5110)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5114:25:5114:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5114)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5145:29:5145:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5145)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5149:29:5149:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5149)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1060:25:1060:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1060)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1064:25:1064:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1064)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1095:29:1095:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1095)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1099:29:1099:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1099)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1880:29:1880:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1880)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1885:29:1885:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1885)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1920:33:1920:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1920)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1953:29:1953:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1953)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1958:29:1958:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1958)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1992:33:1992:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1992)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2508:29:2508:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2508)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2513:29:2513:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2513)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2544:33:2544:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2544)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2548:33:2548:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2548)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2581:29:2581:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2581)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2586:29:2586:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2586)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2617:33:2617:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2617)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2621:33:2621:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2621)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3108:29:3108:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3108)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3113:29:3113:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3113)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3144:33:3144:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3144)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3148:33:3148:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3148)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3181:29:3181:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3181)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3186:29:3186:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3217:33:3217:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3217)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3221:33:3221:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3221)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1485:25:1485:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1485)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1491:25:1491:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1491)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v:970:25:970:38:@N:CG334:@XP_MSG">lscc_rom.v(970)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v:976:25:976:37:@N:CG333:@XP_MSG">lscc_rom.v(976)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:24:10:24:23:@N:CG334:@XP_MSG">SyncDpRam.sv(24)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:26:10:26:22:@N:CG333:@XP_MSG">SyncDpRam.sv(26)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:173:12:173:25:@N:CG334:@XP_MSG">SyncDpRam.sv(173)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:180:12:180:24:@N:CG333:@XP_MSG">SyncDpRam.sv(180)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:56:12:56:25:@N:CG334:@XP_MSG">AsyncDpRam.sv(56)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:60:12:60:24:@N:CG333:@XP_MSG">AsyncDpRam.sv(60)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:60:12:60:25:@N:CG334:@XP_MSG">AsyncThreePortRam.sv(60)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:64:12:64:24:@N:CG333:@XP_MSG">AsyncThreePortRam.sv(64)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/config_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/include/config_pkg.sv:360:14:360:27:@N:CG334:@XP_MSG">config_pkg.sv(360)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/include/config_pkg.sv:372:14:372:26:@N:CG333:@XP_MSG">config_pkg.sv(372)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/riscv_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/include/riscv_pkg.sv:968:12:968:25:@N:CG334:@XP_MSG">riscv_pkg.sv(968)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/include/riscv_pkg.sv:1003:12:1003:24:@N:CG333:@XP_MSG">riscv_pkg.sv(1003)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/ariane_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv:112:14:112:27:@N:CG334:@XP_MSG">axi_pkg.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv:118:14:118:26:@N:CG333:@XP_MSG">axi_pkg.sv(118)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/std_cache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/build_config_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_compressed_if_driver.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_fu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/cvxif_example_coprocessor.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv:14:64:14:65:@W:CG104:@XP_MSG">instr_decoder.sv(14)</a><!@TM:1725942326> | Unsized number in concatenation is 32 bits</font>
@I::"/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv:13:74:13:75:@W:CG104:@XP_MSG">compressed_instr_decoder.sv(13)</a><!@TM:1725942326> | Unsized number in concatenation is 32 bits</font>
@I::"/home/anonymous/code/cva6/core/cvxif_example/copro_alu.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv:26:18:26:31:@N:CG334:@XP_MSG">cf_math_pkg.sv(26)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv:40:18:40:30:@N:CG333:@XP_MSG">cf_math_pkg.sv(40)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:293:10:293:23:@N:CG334:@XP_MSG">lfsr.sv(293)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:313:10:313:22:@N:CG333:@XP_MSG">lfsr.sv(313)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv:55:11:55:24:@N:CG334:@XP_MSG">lfsr_8bit.sv(55)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv:59:11:59:23:@N:CG333:@XP_MSG">lfsr_8bit.sv(59)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv:18:54:18:56:@W:CS141:@XP_MSG">stream_arbiter.sv(18)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:18:54:18:56:@W:CS141:@XP_MSG">stream_arbiter_flushable.sv(18)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:77:14:77:27:@N:CG334:@XP_MSG">stream_arbiter_flushable.sv(77)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:79:14:79:26:@N:CG333:@XP_MSG">stream_arbiter_flushable.sv(79)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:16:46:16:48:@W:CS141:@XP_MSG">stream_mux.sv(16)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:38:10:38:23:@N:CG334:@XP_MSG">stream_mux.sv(38)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:44:10:44:22:@N:CG333:@XP_MSG">stream_mux.sv(44)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:52:14:52:27:@N:CG334:@XP_MSG">lzc.sv(52)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:56:14:56:26:@N:CG333:@XP_MSG">lzc.sv(56)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:112:12:112:25:@N:CG334:@XP_MSG">rr_arb_tree.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:119:12:119:24:@N:CG333:@XP_MSG">rr_arb_tree.sv(119)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:171:18:171:31:@N:CG334:@XP_MSG">rr_arb_tree.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:186:18:186:30:@N:CG333:@XP_MSG">rr_arb_tree.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:310:14:310:27:@N:CG334:@XP_MSG">rr_arb_tree.sv(310)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:345:14:345:26:@N:CG333:@XP_MSG">rr_arb_tree.sv(345)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/popcount.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:84:9:84:22:@N:CG334:@XP_MSG">exp_backoff.sv(84)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:96:9:96:21:@N:CG333:@XP_MSG">exp_backoff.sv(96)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/counter.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CD489:@XP_HELP">CD489</a> : <a href="/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv:30:9:30:10:@W:CD489:@XP_MSG">cva6_accel_first_pass_decoder_stub.sv(30)</a><!@TM:1725942326> | Newline in quoted string</font>
<font color=#A52A2A>@W:<a href="@W:CD489:@XP_HELP">CD489</a> : <a href="/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv:30:9:30:10:@W:CD489:@XP_MSG">cva6_accel_first_pass_decoder_stub.sv(30)</a><!@TM:1725942326> | Newline in quoted string</font>
@I::"/home/anonymous/code/cva6/core/cva6.sv" (library work)
@I:"/home/anonymous/code/cva6/core/cva6.sv":"/home/anonymous/code/cva6/core/include/rvfi_types.svh" (library work)
@I:"/home/anonymous/code/cva6/core/cva6.sv":"/home/anonymous/code/cva6/core/include/cvxif_types.svh" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1527:12:1527:25:@N:CG334:@XP_MSG">cva6.sv(1527)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1531:12:1531:24:@N:CG333:@XP_MSG">cva6.sv(1531)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1537:11:1537:24:@N:CG334:@XP_MSG">cva6.sv(1537)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1676:11:1676:23:@N:CG333:@XP_MSG">cva6.sv(1676)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1729:11:1729:24:@N:CG334:@XP_MSG">cva6.sv(1729)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1734:11:1734:23:@N:CG333:@XP_MSG">cva6.sv(1734)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv" (library work)
@I::"/home/anonymous/code/cva6/core/alu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/branch_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/compressed_decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/macro_decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/controller.sv" (library work)
@I::"/home/anonymous/code/cva6/core/csr_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/csr_regfile.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2713:11:2713:24:@N:CG334:@XP_MSG">csr_regfile.sv(2713)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2720:11:2720:23:@N:CG333:@XP_MSG">csr_regfile.sv(2720)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ex_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/instr_realign.sv" (library work)
@I::"/home/anonymous/code/cva6/core/id_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/issue_read_operands.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:931:11:931:24:@N:CG334:@XP_MSG">issue_read_operands.sv(931)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:963:11:963:23:@N:CG333:@XP_MSG">issue_read_operands.sv(963)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/issue_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/load_unit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:548:11:548:24:@N:CG334:@XP_MSG">load_unit.sv(548)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:567:11:567:23:@N:CG333:@XP_MSG">load_unit.sv(567)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/load_store_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/lsu_bypass.sv" (library work)
@I::"/home/anonymous/code/cva6/core/mult.sv" (library work)
@I::"/home/anonymous/code/cva6/core/multiplier.sv" (library work)
@I::"/home/anonymous/code/cva6/core/serdiv.sv" (library work)
@I::"/home/anonymous/code/cva6/core/perf_counters.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ariane_regfile_ff.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv" (library work)
@I::"/home/anonymous/code/cva6/core/scoreboard.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:511:11:511:24:@N:CG334:@XP_MSG">scoreboard.sv(511)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:549:11:549:23:@N:CG333:@XP_MSG">scoreboard.sv(549)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/store_buffer.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:270:11:270:24:@N:CG334:@XP_MSG">store_buffer.sv(270)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:289:11:289:23:@N:CG333:@XP_MSG">store_buffer.sv(289)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/amo_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/store_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/commit_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/axi_shim.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:301:11:301:24:@N:CG334:@XP_MSG">axi_shim.sv(301)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:308:11:308:23:@N:CG333:@XP_MSG">axi_shim.sv(308)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:171:12:171:25:@N:CG334:@XP_MSG">cva6_fifo_v3.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:186:12:186:24:@N:CG333:@XP_MSG">cva6_fifo_v3.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/frontend/btb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/bht.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/ras.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/instr_scan.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/instr_queue.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:551:12:551:25:@N:CG334:@XP_MSG">instr_queue.sv(551)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:564:12:564:24:@N:CG333:@XP_MSG">instr_queue.sv(564)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/frontend/frontend.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:575:12:575:25:@N:CG334:@XP_MSG">frontend.sv(575)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:582:12:582:24:@N:CG333:@XP_MSG">frontend.sv(582)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:284:11:284:24:@N:CG334:@XP_MSG">wt_dcache_ctrl.sv(284)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:300:11:300:23:@N:CG333:@XP_MSG">wt_dcache_ctrl.sv(300)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:373:11:373:24:@N:CG334:@XP_MSG">wt_dcache_mem.sv(373)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:438:11:438:23:@N:CG333:@XP_MSG">wt_dcache_mem.sv(438)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:619:11:619:24:@N:CG334:@XP_MSG">wt_dcache_missunit.sv(619)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:646:11:646:23:@N:CG333:@XP_MSG">wt_dcache_missunit.sv(646)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:644:11:644:24:@N:CG334:@XP_MSG">wt_dcache_wbuffer.sv(644)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:697:11:697:23:@N:CG333:@XP_MSG">wt_dcache_wbuffer.sv(697)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:374:11:374:24:@N:CG334:@XP_MSG">wt_dcache.sv(374)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:387:11:387:23:@N:CG333:@XP_MSG">wt_dcache.sv(387)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:537:11:537:24:@N:CG334:@XP_MSG">cva6_icache.sv(537)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:596:11:596:23:@N:CG333:@XP_MSG">cva6_icache.sv(596)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv:241:11:241:24:@N:CG334:@XP_MSG">wt_cache_subsystem.sv(241)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv:285:11:285:23:@N:CG333:@XP_MSG">wt_cache_subsystem.sv(285)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:717:11:717:24:@N:CG334:@XP_MSG">wt_axi_adapter.sv(717)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:721:11:721:23:@N:CG333:@XP_MSG">wt_axi_adapter.sv(721)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/tag_cmp.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/axi_adapter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:542:11:542:24:@N:CG334:@XP_MSG">miss_handler.sv(542)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:548:11:548:23:@N:CG333:@XP_MSG">miss_handler.sv(548)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:832:11:832:24:@N:CG334:@XP_MSG">miss_handler.sv(832)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:854:11:854:23:@N:CG333:@XP_MSG">miss_handler.sv(854)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv:473:11:473:24:@N:CG334:@XP_MSG">cache_ctrl.sv(473)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv:491:11:491:23:@N:CG333:@XP_MSG">cache_ctrl.sv(491)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv:288:11:288:24:@N:CG334:@XP_MSG">std_cache_subsystem.sv(288)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv:331:11:331:23:@N:CG333:@XP_MSG">std_cache_subsystem.sv(331)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv:296:11:296:24:@N:CG334:@XP_MSG">std_nbdcache.sv(296)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv:301:11:301:23:@N:CG333:@XP_MSG">std_nbdcache.sv(301)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" (library work)
@I:"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv":"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv:134:15:134:28:@N:CG334:@XP_MSG">hwpf_stride_wrapper.sv(134)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv:140:15:140:27:@N:CG333:@XP_MSG">hwpf_stride_wrapper.sv(140)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1250:@XP_HELP">CG1250</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv:794:13:794:35:@W:CG1250:@XP_MSG">hpdcache_ctrl.sv(794)</a><!@TM:1725942326> | Ignoring property block</font>
<font color=#A52A2A>@W:<a href="@W:CG1250:@XP_HELP">CG1250</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv:814:13:814:35:@W:CG1250:@XP_MSG">hpdcache_ctrl.sv(814)</a><!@TM:1725942326> | Ignoring property block</font>
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv:468:13:468:26:@N:CG334:@XP_MSG">cva6_hpdcache_subsystem.sv(468)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv:517:13:517:25:@N:CG333:@XP_MSG">cva6_hpdcache_subsystem.sv(517)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv:546:13:546:26:@N:CG334:@XP_MSG">cva6_hpdcache_subsystem_axi_arbiter.sv(546)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv:556:13:556:25:@N:CG333:@XP_MSG">cva6_hpdcache_subsystem_axi_arbiter.sv(556)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv:220:15:220:28:@N:CG334:@XP_MSG">cva6_hpdcache_if_adapter.sv(220)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv:224:15:224:27:@N:CG333:@XP_MSG">cva6_hpdcache_if_adapter.sv(224)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/pmp/src/pmp.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:78:15:78:28:@N:CG334:@XP_MSG">pmp.sv(78)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:92:15:92:27:@N:CG333:@XP_MSG">pmp.sv(92)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:58:21:58:34:@N:CG334:@XP_MSG">pmp_entry.sv(58)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:64:21:64:33:@N:CG333:@XP_MSG">pmp_entry.sv(64)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:79:21:79:34:@N:CG334:@XP_MSG">pmp_entry.sv(79)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:107:21:107:33:@N:CG333:@XP_MSG">pmp_entry.sv(107)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:37:13:37:26:@N:CG334:@XP_MSG">tc_sram_wrapper.sv(37)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:58:13:58:25:@N:CG333:@XP_MSG">tc_sram_wrapper.sv(58)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv:41:13:41:26:@N:CG334:@XP_MSG">tc_sram_wrapper_cache_techno.sv(41)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv:62:13:62:25:@N:CG333:@XP_MSG">tc_sram_wrapper_cache_techno.sv(62)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv:209:10:209:23:@N:CG334:@XP_MSG">tc_sram.sv(209)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv:247:10:247:22:@N:CG333:@XP_MSG">tc_sram.sv(247)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/sram.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:106:23:106:36:@N:CG334:@XP_MSG">sram.sv(106)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:114:23:114:35:@N:CG333:@XP_MSG">sram.sv(114)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/sram_cache.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:402:11:402:24:@N:CG334:@XP_MSG">cva6_tlb.sv(402)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:439:11:439:23:@N:CG333:@XP_MSG">cva6_tlb.sv(439)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv" (library work)
@N: : <!@TM:1725942326> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 246MB peak: 246MB)


Process completed successfully.
# Tue Sep 10 12:24:37 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1725942326> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1725942326> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/generic/lav-ate-es.v" (library work)
@I::"/home/anonymous/lscc/radiant/2024.1/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:313:13:313:26:@N:CG334:@XP_MSG">lscc_add_sub.v(313)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v:333:13:333:25:@N:CG333:@XP_MSG">lscc_add_sub.v(333)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_add.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v:92:11:92:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(92)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v:101:11:101:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(101)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_counter.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:129:13:129:26:@N:CG334:@XP_MSG">lscc_cntr.v(129)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v:143:13:143:25:@N:CG333:@XP_MSG">lscc_cntr.v(143)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_dpram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_spram.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v:126:11:126:24:@N:CG334:@XP_MSG">pmi_distributed_shift_reg.v(126)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_distributed_shift_reg.v:135:11:135:23:@N:CG333:@XP_MSG">pmi_distributed_shift_reg.v(135)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3259:17:3259:30:@N:CG334:@XP_MSG">lscc_fifo.v(3259)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3266:17:3266:29:@N:CG333:@XP_MSG">lscc_fifo.v(3266)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3309:17:3309:30:@N:CG334:@XP_MSG">lscc_fifo.v(3309)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3316:17:3316:29:@N:CG333:@XP_MSG">lscc_fifo.v(3316)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3359:17:3359:30:@N:CG334:@XP_MSG">lscc_fifo.v(3359)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v:3366:17:3366:29:@N:CG333:@XP_MSG">lscc_fifo.v(3366)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5110:25:5110:38:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5110)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5114:25:5114:37:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5114)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5145:29:5145:42:@N:CG334:@XP_MSG">lscc_fifo_dc.v(5145)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v:5149:29:5149:41:@N:CG333:@XP_MSG">lscc_fifo_dc.v(5149)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v:94:11:94:24:@N:CG334:@XP_MSG">pmi_mac.v(94)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mac.v:109:11:109:23:@N:CG333:@XP_MSG">pmi_mac.v(109)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:210:13:210:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(210)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v:227:13:227:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(227)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(84)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(93)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(91)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v:100:11:100:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(100)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_mult.v(87)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_mult.v:96:11:96:23:@N:CG333:@XP_MSG">pmi_mult.v(96)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1060:25:1060:38:@N:CG334:@XP_MSG">lscc_ram_dp.v(1060)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1064:25:1064:37:@N:CG333:@XP_MSG">lscc_ram_dp.v(1064)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1095:29:1095:42:@N:CG334:@XP_MSG">lscc_ram_dp.v(1095)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v:1099:29:1099:41:@N:CG333:@XP_MSG">lscc_ram_dp.v(1099)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v:146:11:146:24:@N:CG334:@XP_MSG">pmi_ram_dp_be.v(146)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v:155:11:155:23:@N:CG333:@XP_MSG">pmi_ram_dp_be.v(155)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_true.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1880:29:1880:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1880)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1885:29:1885:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1885)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1916:33:1916:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1916)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1920:33:1920:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1920)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1953:29:1953:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1953)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1958:29:1958:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1958)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1988:33:1988:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(1988)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:1992:33:1992:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(1992)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2508:29:2508:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2508)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2513:29:2513:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2513)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2544:33:2544:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2544)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2548:33:2548:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2548)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2581:29:2581:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2581)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2586:29:2586:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2586)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2617:33:2617:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(2617)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:2621:33:2621:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(2621)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3108:29:3108:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3108)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3113:29:3113:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3113)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3144:33:3144:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3144)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3148:33:3148:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3148)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3181:29:3181:42:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3181)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3186:29:3186:41:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3217:33:3217:46:@N:CG334:@XP_MSG">lscc_ram_dp_true.v(3217)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v:3221:33:3221:45:@N:CG333:@XP_MSG">lscc_ram_dp_true.v(3221)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1485:25:1485:38:@N:CG334:@XP_MSG">lscc_ram_dq.v(1485)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v:1491:25:1491:37:@N:CG333:@XP_MSG">lscc_ram_dq.v(1491)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v:87:11:87:24:@N:CG334:@XP_MSG">pmi_ram_dq_be.v(87)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v:95:11:95:23:@N:CG333:@XP_MSG">pmi_ram_dq_be.v(95)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_rom.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v:970:25:970:38:@N:CG334:@XP_MSG">lscc_rom.v(970)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v:976:25:976:37:@N:CG333:@XP_MSG">lscc_rom.v(976)</a><!@TM:1725942326> | Read directive translate_on.
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_lav-at.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v" (library work)
@I:"/home/anonymous/lscc/radiant/2024.1/ip/pmi/pmi_sub.v":"/home/anonymous/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:24:10:24:23:@N:CG334:@XP_MSG">SyncDpRam.sv(24)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:26:10:26:22:@N:CG333:@XP_MSG">SyncDpRam.sv(26)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:173:12:173:25:@N:CG334:@XP_MSG">SyncDpRam.sv(173)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv:180:12:180:24:@N:CG333:@XP_MSG">SyncDpRam.sv(180)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:56:12:56:25:@N:CG334:@XP_MSG">AsyncDpRam.sv(56)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv:60:12:60:24:@N:CG333:@XP_MSG">AsyncDpRam.sv(60)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:60:12:60:25:@N:CG334:@XP_MSG">AsyncThreePortRam.sv(60)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv:64:12:64:24:@N:CG333:@XP_MSG">AsyncThreePortRam.sv(64)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/config_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/include/config_pkg.sv:360:14:360:27:@N:CG334:@XP_MSG">config_pkg.sv(360)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/include/config_pkg.sv:372:14:372:26:@N:CG333:@XP_MSG">config_pkg.sv(372)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/riscv_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/include/riscv_pkg.sv:968:12:968:25:@N:CG334:@XP_MSG">riscv_pkg.sv(968)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/include/riscv_pkg.sv:1003:12:1003:24:@N:CG333:@XP_MSG">riscv_pkg.sv(1003)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/ariane_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv:112:14:112:27:@N:CG334:@XP_MSG">axi_pkg.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv:118:14:118:26:@N:CG333:@XP_MSG">axi_pkg.sv(118)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/std_cache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/include/build_config_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_compressed_if_driver.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_fu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/cvxif_example_coprocessor.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/home/anonymous/code/cva6/core/cvxif_example/instr_decoder.sv:14:64:14:65:@W:CG104:@XP_MSG">instr_decoder.sv(14)</a><!@TM:1725942326> | Unsized number in concatenation is 32 bits</font>
@I::"/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/home/anonymous/code/cva6/core/cvxif_example/compressed_instr_decoder.sv:13:74:13:75:@W:CG104:@XP_MSG">compressed_instr_decoder.sv(13)</a><!@TM:1725942326> | Unsized number in concatenation is 32 bits</font>
@I::"/home/anonymous/code/cva6/core/cvxif_example/copro_alu.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv:26:18:26:31:@N:CG334:@XP_MSG">cf_math_pkg.sv(26)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv:40:18:40:30:@N:CG333:@XP_MSG">cf_math_pkg.sv(40)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:293:10:293:23:@N:CG334:@XP_MSG">lfsr.sv(293)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:313:10:313:22:@N:CG333:@XP_MSG">lfsr.sv(313)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv:55:11:55:24:@N:CG334:@XP_MSG">lfsr_8bit.sv(55)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv:59:11:59:23:@N:CG333:@XP_MSG">lfsr_8bit.sv(59)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv:18:54:18:56:@W:CS141:@XP_MSG">stream_arbiter.sv(18)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:18:54:18:56:@W:CS141:@XP_MSG">stream_arbiter_flushable.sv(18)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:77:14:77:27:@N:CG334:@XP_MSG">stream_arbiter_flushable.sv(77)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv:79:14:79:26:@N:CG333:@XP_MSG">stream_arbiter_flushable.sv(79)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CS141:@XP_HELP">CS141</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:16:46:16:48:@W:CS141:@XP_MSG">stream_mux.sv(16)</a><!@TM:1725942326> | Unrecognized synthesis directive dc. Verify the correct directive name.</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:38:10:38:23:@N:CG334:@XP_MSG">stream_mux.sv(38)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv:44:10:44:22:@N:CG333:@XP_MSG">stream_mux.sv(44)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:52:14:52:27:@N:CG334:@XP_MSG">lzc.sv(52)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:56:14:56:26:@N:CG333:@XP_MSG">lzc.sv(56)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:112:12:112:25:@N:CG334:@XP_MSG">rr_arb_tree.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:119:12:119:24:@N:CG333:@XP_MSG">rr_arb_tree.sv(119)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:171:18:171:31:@N:CG334:@XP_MSG">rr_arb_tree.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:186:18:186:30:@N:CG333:@XP_MSG">rr_arb_tree.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:310:14:310:27:@N:CG334:@XP_MSG">rr_arb_tree.sv(310)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:345:14:345:26:@N:CG333:@XP_MSG">rr_arb_tree.sv(345)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/popcount.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:84:9:84:22:@N:CG334:@XP_MSG">exp_backoff.sv(84)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:96:9:96:21:@N:CG333:@XP_MSG">exp_backoff.sv(96)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/counter.sv" (library work)
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CD489:@XP_HELP">CD489</a> : <a href="/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv:30:9:30:10:@W:CD489:@XP_MSG">cva6_accel_first_pass_decoder_stub.sv(30)</a><!@TM:1725942326> | Newline in quoted string</font>
<font color=#A52A2A>@W:<a href="@W:CD489:@XP_HELP">CD489</a> : <a href="/home/anonymous/code/cva6/core/cva6_accel_first_pass_decoder_stub.sv:30:9:30:10:@W:CD489:@XP_MSG">cva6_accel_first_pass_decoder_stub.sv(30)</a><!@TM:1725942326> | Newline in quoted string</font>
@I::"/home/anonymous/code/cva6/core/cva6.sv" (library work)
@I:"/home/anonymous/code/cva6/core/cva6.sv":"/home/anonymous/code/cva6/core/include/rvfi_types.svh" (library work)
@I:"/home/anonymous/code/cva6/core/cva6.sv":"/home/anonymous/code/cva6/core/include/cvxif_types.svh" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1527:12:1527:25:@N:CG334:@XP_MSG">cva6.sv(1527)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1531:12:1531:24:@N:CG333:@XP_MSG">cva6.sv(1531)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1537:11:1537:24:@N:CG334:@XP_MSG">cva6.sv(1537)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1676:11:1676:23:@N:CG333:@XP_MSG">cva6.sv(1676)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1729:11:1729:24:@N:CG334:@XP_MSG">cva6.sv(1729)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:1734:11:1734:23:@N:CG333:@XP_MSG">cva6.sv(1734)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv" (library work)
@I::"/home/anonymous/code/cva6/core/alu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/branch_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/compressed_decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/macro_decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/controller.sv" (library work)
@I::"/home/anonymous/code/cva6/core/csr_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/csr_regfile.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2713:11:2713:24:@N:CG334:@XP_MSG">csr_regfile.sv(2713)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2720:11:2720:23:@N:CG333:@XP_MSG">csr_regfile.sv(2720)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/decoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ex_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/instr_realign.sv" (library work)
@I::"/home/anonymous/code/cva6/core/id_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/issue_read_operands.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:931:11:931:24:@N:CG334:@XP_MSG">issue_read_operands.sv(931)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:963:11:963:23:@N:CG333:@XP_MSG">issue_read_operands.sv(963)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/issue_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/load_unit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:548:11:548:24:@N:CG334:@XP_MSG">load_unit.sv(548)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:567:11:567:23:@N:CG333:@XP_MSG">load_unit.sv(567)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/load_store_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/lsu_bypass.sv" (library work)
@I::"/home/anonymous/code/cva6/core/mult.sv" (library work)
@I::"/home/anonymous/code/cva6/core/multiplier.sv" (library work)
@I::"/home/anonymous/code/cva6/core/serdiv.sv" (library work)
@I::"/home/anonymous/code/cva6/core/perf_counters.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ariane_regfile_ff.sv" (library work)
@I::"/home/anonymous/code/cva6/core/ariane_regfile_fpga.sv" (library work)
@I::"/home/anonymous/code/cva6/core/scoreboard.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:511:11:511:24:@N:CG334:@XP_MSG">scoreboard.sv(511)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:549:11:549:23:@N:CG333:@XP_MSG">scoreboard.sv(549)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/store_buffer.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:270:11:270:24:@N:CG334:@XP_MSG">store_buffer.sv(270)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:289:11:289:23:@N:CG333:@XP_MSG">store_buffer.sv(289)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/amo_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/store_unit.sv" (library work)
@I::"/home/anonymous/code/cva6/core/commit_stage.sv" (library work)
@I::"/home/anonymous/code/cva6/core/axi_shim.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:301:11:301:24:@N:CG334:@XP_MSG">axi_shim.sv(301)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:308:11:308:23:@N:CG333:@XP_MSG">axi_shim.sv(308)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_fifo_v3.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:171:12:171:25:@N:CG334:@XP_MSG">cva6_fifo_v3.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:186:12:186:24:@N:CG333:@XP_MSG">cva6_fifo_v3.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/frontend/btb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/bht.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/ras.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/instr_scan.sv" (library work)
@I::"/home/anonymous/code/cva6/core/frontend/instr_queue.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:551:12:551:25:@N:CG334:@XP_MSG">instr_queue.sv(551)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:564:12:564:24:@N:CG333:@XP_MSG">instr_queue.sv(564)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/frontend/frontend.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:575:12:575:25:@N:CG334:@XP_MSG">frontend.sv(575)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:582:12:582:24:@N:CG333:@XP_MSG">frontend.sv(582)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:284:11:284:24:@N:CG334:@XP_MSG">wt_dcache_ctrl.sv(284)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:300:11:300:23:@N:CG333:@XP_MSG">wt_dcache_ctrl.sv(300)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:373:11:373:24:@N:CG334:@XP_MSG">wt_dcache_mem.sv(373)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:438:11:438:23:@N:CG333:@XP_MSG">wt_dcache_mem.sv(438)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:619:11:619:24:@N:CG334:@XP_MSG">wt_dcache_missunit.sv(619)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:646:11:646:23:@N:CG333:@XP_MSG">wt_dcache_missunit.sv(646)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:644:11:644:24:@N:CG334:@XP_MSG">wt_dcache_wbuffer.sv(644)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:697:11:697:23:@N:CG333:@XP_MSG">wt_dcache_wbuffer.sv(697)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:374:11:374:24:@N:CG334:@XP_MSG">wt_dcache.sv(374)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:387:11:387:23:@N:CG333:@XP_MSG">wt_dcache.sv(387)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:537:11:537:24:@N:CG334:@XP_MSG">cva6_icache.sv(537)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:596:11:596:23:@N:CG333:@XP_MSG">cva6_icache.sv(596)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv:241:11:241:24:@N:CG334:@XP_MSG">wt_cache_subsystem.sv(241)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_cache_subsystem.sv:285:11:285:23:@N:CG333:@XP_MSG">wt_cache_subsystem.sv(285)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:717:11:717:24:@N:CG334:@XP_MSG">wt_axi_adapter.sv(717)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:721:11:721:23:@N:CG333:@XP_MSG">wt_axi_adapter.sv(721)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/tag_cmp.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/axi_adapter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:542:11:542:24:@N:CG334:@XP_MSG">miss_handler.sv(542)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:548:11:548:23:@N:CG333:@XP_MSG">miss_handler.sv(548)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:832:11:832:24:@N:CG334:@XP_MSG">miss_handler.sv(832)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/miss_handler.sv:854:11:854:23:@N:CG333:@XP_MSG">miss_handler.sv(854)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv:473:11:473:24:@N:CG334:@XP_MSG">cache_ctrl.sv(473)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cache_ctrl.sv:491:11:491:23:@N:CG333:@XP_MSG">cache_ctrl.sv(491)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv:288:11:288:24:@N:CG334:@XP_MSG">std_cache_subsystem.sv(288)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_cache_subsystem.sv:331:11:331:23:@N:CG333:@XP_MSG">std_cache_subsystem.sv(331)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv:296:11:296:24:@N:CG334:@XP_MSG">std_nbdcache.sv(296)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/std_nbdcache.sv:301:11:301:23:@N:CG333:@XP_MSG">std_nbdcache.sv(301)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" (library work)
@I:"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv":"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv:134:15:134:28:@N:CG334:@XP_MSG">hwpf_stride_wrapper.sv(134)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv:140:15:140:27:@N:CG333:@XP_MSG">hwpf_stride_wrapper.sv(140)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1250:@XP_HELP">CG1250</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv:794:13:794:35:@W:CG1250:@XP_MSG">hpdcache_ctrl.sv(794)</a><!@TM:1725942326> | Ignoring property block</font>
<font color=#A52A2A>@W:<a href="@W:CG1250:@XP_HELP">CG1250</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv:814:13:814:35:@W:CG1250:@XP_MSG">hpdcache_ctrl.sv(814)</a><!@TM:1725942326> | Ignoring property block</font>
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv:468:13:468:26:@N:CG334:@XP_MSG">cva6_hpdcache_subsystem.sv(468)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv:517:13:517:25:@N:CG333:@XP_MSG">cva6_hpdcache_subsystem.sv(517)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv:546:13:546:26:@N:CG334:@XP_MSG">cva6_hpdcache_subsystem_axi_arbiter.sv(546)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv:556:13:556:25:@N:CG333:@XP_MSG">cva6_hpdcache_subsystem_axi_arbiter.sv(556)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv:220:15:220:28:@N:CG334:@XP_MSG">cva6_hpdcache_if_adapter.sv(220)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv:224:15:224:27:@N:CG333:@XP_MSG">cva6_hpdcache_if_adapter.sv(224)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/pmp/src/pmp.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:78:15:78:28:@N:CG334:@XP_MSG">pmp.sv(78)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:92:15:92:27:@N:CG333:@XP_MSG">pmp.sv(92)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:58:21:58:34:@N:CG334:@XP_MSG">pmp_entry.sv(58)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:64:21:64:33:@N:CG333:@XP_MSG">pmp_entry.sv(64)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:79:21:79:34:@N:CG334:@XP_MSG">pmp_entry.sv(79)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:107:21:107:33:@N:CG333:@XP_MSG">pmp_entry.sv(107)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:37:13:37:26:@N:CG334:@XP_MSG">tc_sram_wrapper.sv(37)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:58:13:58:25:@N:CG333:@XP_MSG">tc_sram_wrapper.sv(58)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv:41:13:41:26:@N:CG334:@XP_MSG">tc_sram_wrapper_cache_techno.sv(41)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper_cache_techno.sv:62:13:62:25:@N:CG333:@XP_MSG">tc_sram_wrapper_cache_techno.sv(62)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv:209:10:209:23:@N:CG334:@XP_MSG">tc_sram.sv(209)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv:247:10:247:22:@N:CG333:@XP_MSG">tc_sram.sv(247)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/sram.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:106:23:106:36:@N:CG334:@XP_MSG">sram.sv(106)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:114:23:114:35:@N:CG333:@XP_MSG">sram.sv(114)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/common/local/util/sram_cache.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv" (library work)
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:402:11:402:24:@N:CG334:@XP_MSG">cva6_tlb.sv(402)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:439:11:439:23:@N:CG333:@XP_MSG">cva6_tlb.sv(439)</a><!@TM:1725942326> | Read directive translate_on.
@I::"/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv" (library work)
@N: : <!@TM:1725942326> | stack limit increased to max 
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/config_pkg.sv:10:8:10:18:@N:CG364:@XP_MSG">config_pkg.sv(10)</a><!@TM:1725942326> | Synthesizing module config_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv:11:8:11:23:@N:CG364:@XP_MSG">cv32a6_imac_sv0_config_pkg.sv(11)</a><!@TM:1725942326> | Synthesizing module cva6_config_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/riscv_pkg.sv:18:8:18:13:@N:CG364:@XP_MSG">riscv_pkg.sv(18)</a><!@TM:1725942326> | Synthesizing module riscv in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/ariane_pkg.sv:29:8:29:18:@N:CG364:@XP_MSG">ariane_pkg.sv(29)</a><!@TM:1725942326> | Synthesizing module ariane_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/axi/src/axi_pkg.sv:21:8:21:15:@N:CG364:@XP_MSG">axi_pkg.sv(21)</a><!@TM:1725942326> | Synthesizing module axi_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/wt_cache_pkg.sv:23:8:23:20:@N:CG364:@XP_MSG">wt_cache_pkg.sv(23)</a><!@TM:1725942326> | Synthesizing module wt_cache_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/std_cache_pkg.sv:18:8:18:21:@N:CG364:@XP_MSG">std_cache_pkg.sv(18)</a><!@TM:1725942326> | Synthesizing module std_cache_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/instr_tracer_pkg.sv:16:8:16:24:@N:CG364:@XP_MSG">instr_tracer_pkg.sv(16)</a><!@TM:1725942326> | Synthesizing module instr_tracer_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/include/build_config_pkg.sv:1:8:1:24:@N:CG364:@XP_MSG">build_config_pkg.sv(1)</a><!@TM:1725942326> | Synthesizing module build_config_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv:12:8:12:23:@N:CG364:@XP_MSG">cvxif_instr_pkg.sv(12)</a><!@TM:1725942326> | Synthesizing module cvxif_instr_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv:18:8:18:19:@N:CG364:@XP_MSG">cf_math_pkg.sv(18)</a><!@TM:1725942326> | Synthesizing module cf_math_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv:26:8:26:20:@N:CG364:@XP_MSG">hpdcache_pkg.sv(26)</a><!@TM:1725942326> | Synthesizing module hpdcache_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv:27:8:27:23:@N:CG364:@XP_MSG">hwpf_stride_pkg.sv(27)</a><!@TM:1725942326> | Synthesizing module hwpf_stride_pkg in library work.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:575:12:575:25:@N:CG334:@XP_MSG">frontend.sv(575)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:582:12:582:24:@N:CG333:@XP_MSG">frontend.sv(582)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/instr_realign.sv:22:7:22:20:@N:CG364:@XP_MSG">instr_realign.sv(22)</a><!@TM:1725942326> | Synthesizing module instr_realign in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_realign_1_layer0
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 270MB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:551:12:551:25:@N:CG334:@XP_MSG">instr_queue.sv(551)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:564:12:564:24:@N:CG333:@XP_MSG">instr_queue.sv(564)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:13:7:13:19:@N:CG364:@XP_MSG">cva6_fifo_v3.sv(13)</a><!@TM:1725942326> | Synthesizing module cva6_fifo_v3 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=_internal_typedef_51
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = cva6_fifo_v3_0_32_2s_0_1s_2s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:51:8:51:19:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(51)</a><!@TM:1725942326> | Object fifo_ram_we is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:52:25:52:46:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(52)</a><!@TM:1725942326> | Object fifo_ram_read_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:53:25:53:47:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(53)</a><!@TM:1725942326> | Object fifo_ram_write_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:54:27:54:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(54)</a><!@TM:1725942326> | Object fifo_ram_wdata is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:55:27:55:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(55)</a><!@TM:1725942326> | Object fifo_ram_rdata is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on cva6_fifo_v3_0_32_2s_0_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3_0_32_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv:16:7:16:13:@N:CG364:@XP_MSG">unread.sv(16)</a><!@TM:1725942326> | Synthesizing module unread in library work.
<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/unread.sv:16:7:16:13:@W:CG146:@XP_MSG">unread.sv(16)</a><!@TM:1725942326> | Creating black box for empty module unread</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:46:7:46:18:@N:CG364:@XP_MSG">instr_queue.sv(46)</a><!@TM:1725942326> | Synthesizing module instr_queue__internal_typedef_16_1 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fetch_entry_t=_internal_typedef_16
	NID=32'b00000000000000000000000000000000
   Generated name = instr_queue__internal_typedef_16_1_0s_2_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25:7:25:10:@N:CG364:@XP_MSG">lzc.sv(25)</a><!@TM:1725942326> | Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2_0s_1
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 1 of sel_nodes</font>
Running optimization stage 1 on lzc_2_0s_1 .......
Finished optimization stage 1 on lzc_2_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/popcount.sv:19:7:19:15:@N:CG364:@XP_MSG">popcount.sv(19)</a><!@TM:1725942326> | Synthesizing module popcount in library work.

	INPUT_WIDTH=32'b00000000000000000000000000000010
	PopcountWidth=32'b00000000000000000000000000000010
	PaddedWidth=32'b00000000000000000000000000000010
   Generated name = popcount_2_2s_2s
Running optimization stage 1 on popcount_2_2s_2s .......
Finished optimization stage 1 on popcount_2_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:352:16:352:44:@W:CG390:@XP_MSG">instr_queue.sv(352)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:171:12:171:25:@N:CG334:@XP_MSG">cva6_fifo_v3.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:186:12:186:24:@N:CG333:@XP_MSG">cva6_fifo_v3.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:13:7:13:19:@N:CG364:@XP_MSG">cva6_fifo_v3.sv(13)</a><!@TM:1725942326> | Synthesizing module cva6_fifo_v3__gen0_2 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_gen0
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:51:8:51:19:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(51)</a><!@TM:1725942326> | Object fifo_ram_we is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:52:25:52:46:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(52)</a><!@TM:1725942326> | Object fifo_ram_read_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:53:25:53:47:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(53)</a><!@TM:1725942326> | Object fifo_ram_write_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:54:27:54:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(54)</a><!@TM:1725942326> | Object fifo_ram_wdata is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:55:27:55:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(55)</a><!@TM:1725942326> | Object fifo_ram_rdata is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s .......
Finished optimization stage 1 on cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 274MB peak: 274MB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:171:12:171:25:@N:CG334:@XP_MSG">cva6_fifo_v3.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:186:12:186:24:@N:CG333:@XP_MSG">cva6_fifo_v3.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:13:7:13:19:@N:CG364:@XP_MSG">cva6_fifo_v3.sv(13)</a><!@TM:1725942326> | Synthesizing module cva6_fifo_v3__gen1_3 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_gen1
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:51:8:51:19:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(51)</a><!@TM:1725942326> | Object fifo_ram_we is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:52:25:52:46:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(52)</a><!@TM:1725942326> | Object fifo_ram_read_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:53:25:53:47:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(53)</a><!@TM:1725942326> | Object fifo_ram_write_address is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:54:27:54:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(54)</a><!@TM:1725942326> | Object fifo_ram_wdata is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:55:27:55:41:@W:CG133:@XP_MSG">cva6_fifo_v3.sv(55)</a><!@TM:1725942326> | Object fifo_ram_rdata is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s .......
Finished optimization stage 1 on cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 275MB)
Running optimization stage 1 on instr_queue__internal_typedef_16_1_0s_2_layer0 .......
Finished optimization stage 1 on instr_queue__internal_typedef_16_1_0s_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 275MB peak: 276MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:18:7:18:15:@N:CG364:@XP_MSG">frontend.sv(18)</a><!@TM:1725942326> | Synthesizing module frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	fetch_entry_t=_internal_typedef_16
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	bht_update_t=_internal_typedef_87
	btb_prediction_t=_internal_typedef_88
	btb_update_t=_internal_typedef_89
	ras_t=_internal_typedef_90
   Generated name = frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/ras.sv:17:7:17:10:@N:CG364:@XP_MSG">ras.sv(17)</a><!@TM:1725942326> | Synthesizing module ras__gen2_4 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ras_t=_gen2
	DEPTH=32'b00000000000000000000000000000010
   Generated name = ras__gen2_4_2_4_layer0
Running optimization stage 1 on ras__gen2_4_2_4_layer0 .......
Finished optimization stage 1 on ras__gen2_4_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 276MB peak: 276MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/btb.sv:28:7:28:10:@N:CG364:@XP_MSG">btb.sv(28)</a><!@TM:1725942326> | Synthesizing module btb__gen3__gen4_5 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	btb_update_t=_gen3
	btb_prediction_t=_gen4
	NR_ENTRIES=32'b00000000000000000000000000100000
	OFFSET=32'b00000000000000000000000000000001
	NR_ROWS=32'b00000000000000000000000000010000
	ROW_ADDR_BITS=32'b00000000000000000000000000000001
	ROW_INDEX_BITS=32'b00000000000000000000000000000001
	PREDICTION_BITS=32'b00000000000000000000000000000110
	ANTIALIAS_BITS=32'b00000000000000000000000000001000
	BRAM_WORD_BITS=32'b00000000000000000000000000100001
   Generated name = btb__gen3__gen4_5_Z5_layer0
Running optimization stage 1 on btb__gen3__gen4_5_Z5_layer0 .......
Finished optimization stage 1 on btb__gen3__gen4_5_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 281MB peak: 281MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/bht.sv:21:7:21:10:@N:CG364:@XP_MSG">bht.sv(21)</a><!@TM:1725942326> | Synthesizing module bht__gen5_6 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bht_update_t=_gen5
	NR_ENTRIES=32'b00000000000000000000000010000000
	OFFSET=32'b00000000000000000000000000000001
	NR_ROWS=32'b00000000000000000000000001000000
	ROW_ADDR_BITS=32'b00000000000000000000000000000001
	ROW_INDEX_BITS=32'b00000000000000000000000000000001
	PREDICTION_BITS=32'b00000000000000000000000000001000
   Generated name = bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0
Running optimization stage 1 on bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0 .......
Finished optimization stage 1 on bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 289MB peak: 289MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_scan.sv:18:7:18:17:@N:CG364:@XP_MSG">instr_scan.sv(18)</a><!@TM:1725942326> | Synthesizing module instr_scan in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_scan_7_layer0
Running optimization stage 1 on instr_scan_7_layer0 .......
Finished optimization stage 1 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 290MB peak: 290MB)
Running optimization stage 1 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gpaddr_q[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_gva_q to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL190:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Optimizing register bit icache_tinst_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL169:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Pruning unused register icache_tinst_q[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL169:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Pruning unused register icache_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:CL169:@XP_MSG">frontend.sv(417)</a><!@TM:1725942326> | Pruning unused register icache_gva_q. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 290MB peak: 292MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:16:7:16:15:@N:CG364:@XP_MSG">id_stage.sv(16)</a><!@TM:1725942326> | Synthesizing module id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fetch_entry_t=_internal_typedef_16
	irq_ctrl_t=_internal_typedef_19
	scoreboard_entry_t=_internal_typedef_17
	interrupts_t=_internal_typedef_46
	INTERRUPTS=320'b10000000000000000000000000000001100000000000000000000000000000101000000000000000000000000000001110000000000000000000000000000101100000000000000000000000000001101000000000000000000000000000011110000000000000000000000000001001100000000000000000000000000010101000000000000000000000000000101110000000000000000000000000001100
	x_compressed_req_t=_internal_typedef_37
	x_compressed_resp_t=_internal_typedef_38
   Generated name = id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/compressed_decoder.sv:22:7:22:25:@N:CG364:@XP_MSG">compressed_decoder.sv(22)</a><!@TM:1725942326> | Synthesizing module compressed_decoder in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = compressed_decoder_9_layer0
Running optimization stage 1 on compressed_decoder_9_layer0 .......
Finished optimization stage 1 on compressed_decoder_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 290MB peak: 292MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cvxif_compressed_if_driver.sv:10:7:10:33:@N:CG364:@XP_MSG">cvxif_compressed_if_driver.sv(10)</a><!@TM:1725942326> | Synthesizing module cvxif_compressed_if_driver__gen6__gen7_8 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	x_compressed_req_t=_gen6
	x_compressed_resp_t=_gen7
   Generated name = cvxif_compressed_if_driver__gen6__gen7_8__gen7_10_layer0
Running optimization stage 1 on cvxif_compressed_if_driver__gen6__gen7_8__gen7_10_layer0 .......
Finished optimization stage 1 on cvxif_compressed_if_driver__gen6__gen7_8__gen7_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 292MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:22:7:22:14:@N:CG364:@XP_MSG">decoder.sv(22)</a><!@TM:1725942326> | Synthesizing module decoder__gen8__gen9__gen10__gen11__gen12_9 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_gen8
	exception_t=_gen9
	irq_ctrl_t=_gen10
	scoreboard_entry_t=_gen11
	interrupts_t=_gen12
	INTERRUPTS=320'b10000000000000000000000000000001100000000000000000000000000000101000000000000000000000000000001110000000000000000000000000000101100000000000000000000000000001101000000000000000000000000000011110000000000000000000000000001001100000000000000000000000000010101000000000000000000000000000101110000000000000000000000000001100
   Generated name = decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1472:7:1472:25:@W:CG390:@XP_MSG">decoder.sv(1472)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1548:93:1548:109:@W:CG390:@XP_MSG">decoder.sv(1548)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1550:103:1550:119:@W:CG390:@XP_MSG">decoder.sv(1550)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:254:61:254:74:@N:CG179:@XP_MSG">decoder.sv(254)</a><!@TM:1725942326> | Removing redundant assignment.
Running optimization stage 1 on decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0 .......
Finished optimization stage 1 on decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 295MB peak: 295MB)
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:104:54:104:70:@W:CG133:@XP_MSG">id_stage.sv(104)</a><!@TM:1725942326> | Object is_illegal_cvxif is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:110:54:110:73:@W:CG133:@XP_MSG">id_stage.sv(110)</a><!@TM:1725942326> | Object is_compressed_cvxif is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:114:54:114:70:@W:CG133:@XP_MSG">id_stage.sv(114)</a><!@TM:1725942326> | Object stall_macro_deco is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0 .......
Finished optimization stage 1 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 296MB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:511:11:511:24:@N:CG334:@XP_MSG">scoreboard.sv(511)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:549:11:549:23:@N:CG333:@XP_MSG">scoreboard.sv(549)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:15:7:15:17:@N:CG364:@XP_MSG">scoreboard.sv(15)</a><!@TM:1725942326> | Synthesizing module scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
	rs3_len_t=rs3_len_t
   Generated name = scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:112:12:112:25:@N:CG334:@XP_MSG">rr_arb_tree.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:119:12:119:24:@N:CG333:@XP_MSG">rr_arb_tree.sv(119)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:171:18:171:31:@N:CG334:@XP_MSG">rr_arb_tree.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:186:18:186:30:@N:CG333:@XP_MSG">rr_arb_tree.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:310:14:310:27:@N:CG334:@XP_MSG">rr_arb_tree.sv(310)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:345:14:345:26:@N:CG333:@XP_MSG">rr_arb_tree.sv(345)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen13_12 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_96
   Generated name = rr_arb_tree__gen13_12_9_32s_1_1_0_1_4__internal_typedef_96
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen13_12_9_32s_1_1_0_1_4__internal_typedef_96 .......
Finished optimization stage 1 on rr_arb_tree__gen13_12_9_32s_1_1_0_1_4__internal_typedef_96 (CPU Time 0h:00m:00s, Memory Used current: 302MB peak: 302MB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:112:12:112:25:@N:CG334:@XP_MSG">rr_arb_tree.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:119:12:119:24:@N:CG333:@XP_MSG">rr_arb_tree.sv(119)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:171:18:171:31:@N:CG334:@XP_MSG">rr_arb_tree.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:186:18:186:30:@N:CG333:@XP_MSG">rr_arb_tree.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:310:14:310:27:@N:CG334:@XP_MSG">rr_arb_tree.sv(310)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:345:14:345:26:@N:CG333:@XP_MSG">rr_arb_tree.sv(345)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen14_13 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_98
   Generated name = rr_arb_tree__gen14_13_9_32s_1_1_0_1_4__internal_typedef_98
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen14_13_9_32s_1_1_0_1_4__internal_typedef_98 .......
Finished optimization stage 1 on rr_arb_tree__gen14_13_9_32s_1_1_0_1_4__internal_typedef_98 (CPU Time 0h:00m:00s, Memory Used current: 303MB peak: 303MB)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:112:12:112:25:@N:CG334:@XP_MSG">rr_arb_tree.sv(112)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:119:12:119:24:@N:CG333:@XP_MSG">rr_arb_tree.sv(119)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:171:18:171:31:@N:CG334:@XP_MSG">rr_arb_tree.sv(171)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:186:18:186:30:@N:CG333:@XP_MSG">rr_arb_tree.sv(186)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:310:14:310:27:@N:CG334:@XP_MSG">rr_arb_tree.sv(310)</a><!@TM:1725942326> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:345:14:345:26:@N:CG333:@XP_MSG">rr_arb_tree.sv(345)</a><!@TM:1725942326> | Read directive translate_on.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen15_14 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_100
   Generated name = rr_arb_tree__gen15_14_9_32s_1_1_0_1_4__internal_typedef_100
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen15_14_9_32s_1_1_0_1_4__internal_typedef_100 .......
Finished optimization stage 1 on rr_arb_tree__gen15_14_9_32s_1_1_0_1_4__internal_typedef_100 (CPU Time 0h:00m:00s, Memory Used current: 303MB peak: 303MB)

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen16_15 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_102
   Generated name = rr_arb_tree__gen16_15_9_32s_1_1_0_1_4__internal_typedef_102
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen16_15_9_32s_1_1_0_1_4__internal_typedef_102 .......
Finished optimization stage 1 on rr_arb_tree__gen16_15_9_32s_1_1_0_1_4__internal_typedef_102 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen17_16 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_104
   Generated name = rr_arb_tree__gen17_16_9_32s_1_1_0_1_4__internal_typedef_104
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen17_16_9_32s_1_1_0_1_4__internal_typedef_104 .......
Finished optimization stage 1 on rr_arb_tree__gen17_16_9_32s_1_1_0_1_4__internal_typedef_104 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen18_17 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_106
   Generated name = rr_arb_tree__gen18_17_9_32s_1_1_0_1_4__internal_typedef_106
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen18_17_9_32s_1_1_0_1_4__internal_typedef_106 .......
Finished optimization stage 1 on rr_arb_tree__gen18_17_9_32s_1_1_0_1_4__internal_typedef_106 (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 304MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen19_18 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_108
   Generated name = rr_arb_tree__gen19_18_9_32s_1_1_0_1_4__internal_typedef_108
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen19_18_9_32s_1_1_0_1_4__internal_typedef_108 .......
Finished optimization stage 1 on rr_arb_tree__gen19_18_9_32s_1_1_0_1_4__internal_typedef_108 (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 305MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen20_19 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_110
   Generated name = rr_arb_tree__gen20_19_9_32s_1_1_0_1_4__internal_typedef_110
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen20_19_9_32s_1_1_0_1_4__internal_typedef_110 .......
Finished optimization stage 1 on rr_arb_tree__gen20_19_9_32s_1_1_0_1_4__internal_typedef_110 (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 305MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen21_20 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_112
   Generated name = rr_arb_tree__gen21_20_9_32s_1_1_0_1_4__internal_typedef_112
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen21_20_9_32s_1_1_0_1_4__internal_typedef_112 .......
Finished optimization stage 1 on rr_arb_tree__gen21_20_9_32s_1_1_0_1_4__internal_typedef_112 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen22_21 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_114
   Generated name = rr_arb_tree__gen22_21_9_32s_1_1_0_1_4__internal_typedef_114
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen22_21_9_32s_1_1_0_1_4__internal_typedef_114 .......
Finished optimization stage 1 on rr_arb_tree__gen22_21_9_32s_1_1_0_1_4__internal_typedef_114 (CPU Time 0h:00m:00s, Memory Used current: 306MB peak: 306MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen23_22 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_116
   Generated name = rr_arb_tree__gen23_22_9_32s_1_1_0_1_4__internal_typedef_116
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen23_22_9_32s_1_1_0_1_4__internal_typedef_116 .......
Finished optimization stage 1 on rr_arb_tree__gen23_22_9_32s_1_1_0_1_4__internal_typedef_116 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen24_23 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_118
   Generated name = rr_arb_tree__gen24_23_9_32s_1_1_0_1_4__internal_typedef_118
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen24_23_9_32s_1_1_0_1_4__internal_typedef_118 .......
Finished optimization stage 1 on rr_arb_tree__gen24_23_9_32s_1_1_0_1_4__internal_typedef_118 (CPU Time 0h:00m:00s, Memory Used current: 307MB peak: 307MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen25_24 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_120
   Generated name = rr_arb_tree__gen25_24_9_32s_1_1_0_1_4__internal_typedef_120
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen25_24_9_32s_1_1_0_1_4__internal_typedef_120 .......
Finished optimization stage 1 on rr_arb_tree__gen25_24_9_32s_1_1_0_1_4__internal_typedef_120 (CPU Time 0h:00m:00s, Memory Used current: 308MB peak: 308MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen26_25 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_122
   Generated name = rr_arb_tree__gen26_25_9_32s_1_1_0_1_4__internal_typedef_122
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen26_25_9_32s_1_1_0_1_4__internal_typedef_122 .......
Finished optimization stage 1 on rr_arb_tree__gen26_25_9_32s_1_1_0_1_4__internal_typedef_122 (CPU Time 0h:00m:00s, Memory Used current: 308MB peak: 308MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen27_26 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_124
   Generated name = rr_arb_tree__gen27_26_9_32s_1_1_0_1_4__internal_typedef_124
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen27_26_9_32s_1_1_0_1_4__internal_typedef_124 .......
Finished optimization stage 1 on rr_arb_tree__gen27_26_9_32s_1_1_0_1_4__internal_typedef_124 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen28_27 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_126
   Generated name = rr_arb_tree__gen28_27_9_32s_1_1_0_1_4__internal_typedef_126
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen28_27_9_32s_1_1_0_1_4__internal_typedef_126 .......
Finished optimization stage 1 on rr_arb_tree__gen28_27_9_32s_1_1_0_1_4__internal_typedef_126 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen29_28 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_128
   Generated name = rr_arb_tree__gen29_28_9_32s_1_1_0_1_4__internal_typedef_128
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen29_28_9_32s_1_1_0_1_4__internal_typedef_128 .......
Finished optimization stage 1 on rr_arb_tree__gen29_28_9_32s_1_1_0_1_4__internal_typedef_128 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen30_29 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_130
   Generated name = rr_arb_tree__gen30_29_9_32s_1_1_0_1_4__internal_typedef_130
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen30_29_9_32s_1_1_0_1_4__internal_typedef_130 .......
Finished optimization stage 1 on rr_arb_tree__gen30_29_9_32s_1_1_0_1_4__internal_typedef_130 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 310MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen31_30 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_132
   Generated name = rr_arb_tree__gen31_30_9_32s_1_1_0_1_4__internal_typedef_132
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen31_30_9_32s_1_1_0_1_4__internal_typedef_132 .......
Finished optimization stage 1 on rr_arb_tree__gen31_30_9_32s_1_1_0_1_4__internal_typedef_132 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen32_31 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_134
   Generated name = rr_arb_tree__gen32_31_9_32s_1_1_0_1_4__internal_typedef_134
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on rr_arb_tree__gen32_31_9_32s_1_1_0_1_4__internal_typedef_134 .......
Finished optimization stage 1 on rr_arb_tree__gen32_31_9_32s_1_1_0_1_4__internal_typedef_134 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen33_32 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen33
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_136
   Generated name = rr_arb_tree__gen33_32_9_32s_1_1_0_1_4__internal_typedef_136
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:258:14:258:17:@W:CG133:@XP_MSG">rr_arb_tree.sv(258)</a><!@TM:1725942326> | Object sel is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on rr_arb_tree__gen33_32_9_32s_1_1_0_1_4__internal_typedef_136 .......
Finished optimization stage 1 on rr_arb_tree__gen33_32_9_32s_1_1_0_1_4__internal_typedef_136 (CPU Time 0h:00m:00s, Memory Used current: 312MB peak: 312MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen34_33 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen34
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_138
   Generated name = rr_arb_tree__gen34_33_9_32s_1_1_0_1_4__internal_typedef_138
Running optimization stage 1 on rr_arb_tree__gen34_33_9_32s_1_1_0_1_4__internal_typedef_138 .......
Finished optimization stage 1 on rr_arb_tree__gen34_33_9_32s_1_1_0_1_4__internal_typedef_138 (CPU Time 0h:00m:00s, Memory Used current: 312MB peak: 312MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen35_34 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen35
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_140
   Generated name = rr_arb_tree__gen35_34_9_32s_1_1_0_1_4__internal_typedef_140
Running optimization stage 1 on rr_arb_tree__gen35_34_9_32s_1_1_0_1_4__internal_typedef_140 .......
Finished optimization stage 1 on rr_arb_tree__gen35_34_9_32s_1_1_0_1_4__internal_typedef_140 (CPU Time 0h:00m:00s, Memory Used current: 313MB peak: 313MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen36_35 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen36
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_142
   Generated name = rr_arb_tree__gen36_35_9_32s_1_1_0_1_4__internal_typedef_142
Running optimization stage 1 on rr_arb_tree__gen36_35_9_32s_1_1_0_1_4__internal_typedef_142 .......
Finished optimization stage 1 on rr_arb_tree__gen36_35_9_32s_1_1_0_1_4__internal_typedef_142 (CPU Time 0h:00m:00s, Memory Used current: 313MB peak: 313MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen37_36 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen37
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_144
   Generated name = rr_arb_tree__gen37_36_9_32s_1_1_0_1_4__internal_typedef_144
Running optimization stage 1 on rr_arb_tree__gen37_36_9_32s_1_1_0_1_4__internal_typedef_144 .......
Finished optimization stage 1 on rr_arb_tree__gen37_36_9_32s_1_1_0_1_4__internal_typedef_144 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen38_37 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen38
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_146
   Generated name = rr_arb_tree__gen38_37_9_32s_1_1_0_1_4__internal_typedef_146
Running optimization stage 1 on rr_arb_tree__gen38_37_9_32s_1_1_0_1_4__internal_typedef_146 .......
Finished optimization stage 1 on rr_arb_tree__gen38_37_9_32s_1_1_0_1_4__internal_typedef_146 (CPU Time 0h:00m:00s, Memory Used current: 314MB peak: 314MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen39_38 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen39
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_148
   Generated name = rr_arb_tree__gen39_38_9_32s_1_1_0_1_4__internal_typedef_148
Running optimization stage 1 on rr_arb_tree__gen39_38_9_32s_1_1_0_1_4__internal_typedef_148 .......
Finished optimization stage 1 on rr_arb_tree__gen39_38_9_32s_1_1_0_1_4__internal_typedef_148 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen40_39 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen40
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_150
   Generated name = rr_arb_tree__gen40_39_9_32s_1_1_0_1_4__internal_typedef_150
Running optimization stage 1 on rr_arb_tree__gen40_39_9_32s_1_1_0_1_4__internal_typedef_150 .......
Finished optimization stage 1 on rr_arb_tree__gen40_39_9_32s_1_1_0_1_4__internal_typedef_150 (CPU Time 0h:00m:00s, Memory Used current: 315MB peak: 315MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen41_40 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen41
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_152
   Generated name = rr_arb_tree__gen41_40_9_32s_1_1_0_1_4__internal_typedef_152
Running optimization stage 1 on rr_arb_tree__gen41_40_9_32s_1_1_0_1_4__internal_typedef_152 .......
Finished optimization stage 1 on rr_arb_tree__gen41_40_9_32s_1_1_0_1_4__internal_typedef_152 (CPU Time 0h:00m:00s, Memory Used current: 316MB peak: 316MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen42_41 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen42
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_154
   Generated name = rr_arb_tree__gen42_41_9_32s_1_1_0_1_4__internal_typedef_154
Running optimization stage 1 on rr_arb_tree__gen42_41_9_32s_1_1_0_1_4__internal_typedef_154 .......
Finished optimization stage 1 on rr_arb_tree__gen42_41_9_32s_1_1_0_1_4__internal_typedef_154 (CPU Time 0h:00m:00s, Memory Used current: 316MB peak: 316MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen43_42 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen43
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_156
   Generated name = rr_arb_tree__gen43_42_9_32s_1_1_0_1_4__internal_typedef_156
Running optimization stage 1 on rr_arb_tree__gen43_42_9_32s_1_1_0_1_4__internal_typedef_156 .......
Finished optimization stage 1 on rr_arb_tree__gen43_42_9_32s_1_1_0_1_4__internal_typedef_156 (CPU Time 0h:00m:00s, Memory Used current: 317MB peak: 317MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree__gen44_43 in library work.

	NumIn=32'b00000000000000000000000000001001
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen44
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_158
   Generated name = rr_arb_tree__gen44_43_9_32s_1_1_0_1_4__internal_typedef_158
Running optimization stage 1 on rr_arb_tree__gen44_43_9_32s_1_1_0_1_4__internal_typedef_158 .......
Finished optimization stage 1 on rr_arb_tree__gen44_43_9_32s_1_1_0_1_4__internal_typedef_158 (CPU Time 0h:00m:00s, Memory Used current: 317MB peak: 317MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:47:7:47:18:@N:CG364:@XP_MSG">rr_arb_tree.sv(47)</a><!@TM:1725942326> | Synthesizing module rr_arb_tree in library work.

	NumIn=32'b00000000000000000000000000001100
	DataWidth=32'b00000000000000000000000000100000
	DataType=_internal_typedef_5
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000100
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_12_32_1_1_0_1_4__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_12_32_1_1_0_1_4__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_12_32_1_1_0_1_4__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 318MB peak: 318MB)
Running optimization stage 1 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[0].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[1].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[2].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[3].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[4].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[5].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[6].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[7].sbe.trans_id[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[0].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[1].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[2].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[3].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[4].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[4].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[5].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[5].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[6].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[6].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[7].cancelled to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL190:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Optimizing register bit mem_q[7].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[0].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[1].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[2].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[3].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[4].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[5].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[6].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[7].cancelled. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[4].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[5].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[6].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:CL169:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Pruning unused register mem_q[7].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0 (CPU Time 0h:00m:01s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cvxif_issue_register_commit_if_driver.sv:10:7:10:44:@N:CG364:@XP_MSG">cvxif_issue_register_commit_if_driver.sv(10)</a><!@TM:1725942326> | Synthesizing module cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
   Generated name = cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45__internal_typedef_42_13_layer0
Running optimization stage 1 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45__internal_typedef_42_13_layer0 .......
Finished optimization stage 1 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45__internal_typedef_42_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:17:7:17:26:@N:CG364:@XP_MSG">issue_read_operands.sv(17)</a><!@TM:1725942326> | Synthesizing module issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	branchpredict_sbe_t=_internal_typedef_10
	fu_data_t=_internal_typedef_21
	scoreboard_entry_t=_internal_typedef_17
	rs3_len_t=rs3_len_t
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
	OPERANDS_PER_INSTR=32'b00000000000000000000000000000010
   Generated name = issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:557:11:557:39:@W:CG390:@XP_MSG">issue_read_operands.sv(557)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/ariane_regfile_ff.sv:25:7:25:21:@N:CG364:@XP_MSG">ariane_regfile_ff.sv(25)</a><!@TM:1725942326> | Synthesizing module ariane_regfile in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NR_READ_PORTS=32'b00000000000000000000000000000010
	ZERO_REG_ZERO=1'b1
	ADDR_WIDTH=32'b00000000000000000000000000000101
	NUM_WORDS=32'b00000000000000000000000000100000
   Generated name = ariane_regfile_32_2_18446744073709551615s_5s_32s_15_layer0
Running optimization stage 1 on ariane_regfile_32_2_18446744073709551615s_5s_32s_15_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/ariane_regfile_ff.sv:62:2:62:11:@W:CL207:@XP_MSG">ariane_regfile_ff.sv(62)</a><!@TM:1725942326> | All reachable assignments to mem[0][31:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on ariane_regfile_32_2_18446744073709551615s_5s_32s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
Running optimization stage 1 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@W:CL207:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942326> | All reachable assignments to fpu_valid_q[0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@W:CL207:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942326> | All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@W:CL207:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942326> | All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@W:CL207:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942326> | All reachable assignments to alu2_valid_q[0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/issue_stage.sv:17:7:17:18:@N:CG364:@XP_MSG">issue_stage.sv(17)</a><!@TM:1725942326> | Synthesizing module issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	scoreboard_entry_t=_internal_typedef_17
	x_issue_req_t=_internal_typedef_39
	x_issue_resp_t=_internal_typedef_40
	x_register_t=_internal_typedef_41
	x_commit_t=_internal_typedef_42
   Generated name = issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10_Z16_layer0
Running optimization stage 1 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10_Z16_layer0 .......
Finished optimization stage 1 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:21:7:21:10:@N:CG364:@XP_MSG">alu.sv(21)</a><!@TM:1725942326> | Synthesizing module alu__internal_typedef_21_47 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	HasBranch=1'b1
	fu_data_t=_internal_typedef_21
   Generated name = alu__internal_typedef_21_47_1__internal_typedef_21_17_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:274:33:274:51:@W:CG390:@XP_MSG">alu.sv(274)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:278:21:278:39:@W:CG390:@XP_MSG">alu.sv(278)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:301:18:301:34:@W:CG390:@XP_MSG">alu.sv(301)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:301:102:301:118:@W:CG390:@XP_MSG">alu.sv(301)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:302:18:302:34:@W:CG390:@XP_MSG">alu.sv(302)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:302:102:302:118:@W:CG390:@XP_MSG">alu.sv(302)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:306:29:306:47:@W:CG390:@XP_MSG">alu.sv(306)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:307:36:307:54:@W:CG390:@XP_MSG">alu.sv(307)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/alu.sv:349:23:349:39:@W:CG390:@XP_MSG">alu.sv(349)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on alu__internal_typedef_21_47_1__internal_typedef_21_17_layer0 .......
Finished optimization stage 1 on alu__internal_typedef_21_47_1__internal_typedef_21_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/branch_unit.sv:15:7:15:18:@N:CG364:@XP_MSG">branch_unit.sv(15)</a><!@TM:1725942326> | Synthesizing module branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
   Generated name = branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48__internal_typedef_21_18_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/branch_unit.sv:114:34:114:62:@W:CG390:@XP_MSG">branch_unit.sv(114)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48__internal_typedef_21_18_layer0 .......
Finished optimization stage 1 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48__internal_typedef_21_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:17:7:17:17:@N:CG364:@XP_MSG">csr_buffer.sv(17)</a><!@TM:1725942326> | Synthesizing module csr_buffer__internal_typedef_21_49 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fu_data_t=_internal_typedef_21
   Generated name = csr_buffer__internal_typedef_21_49__internal_typedef_21_19_layer0
Running optimization stage 1 on csr_buffer__internal_typedef_21_49__internal_typedef_21_19_layer0 .......
Finished optimization stage 1 on csr_buffer__internal_typedef_21_49__internal_typedef_21_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:18:7:18:17:@N:CG364:@XP_MSG">multiplier.sv(18)</a><!@TM:1725942326> | Synthesizing module multiplier in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = multiplier_20_layer0
Running optimization stage 1 on multiplier_20_layer0 .......
Finished optimization stage 1 on multiplier_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25:7:25:10:@N:CG364:@XP_MSG">lzc.sv(25)</a><!@TM:1725942326> | Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000100000
	MODE=1'b1
	CNT_WIDTH=32'b00000000000000000000000000000101
   Generated name = lzc_32_18446744073709551615s_5
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 31 of sel_nodes</font>
Running optimization stage 1 on lzc_32_18446744073709551615s_5 .......
Finished optimization stage 1 on lzc_32_18446744073709551615s_5 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:18:7:18:13:@N:CG364:@XP_MSG">serdiv.sv(18)</a><!@TM:1725942326> | Synthesizing module serdiv in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	WIDTH=32'b00000000000000000000000000100000
	STABLE_HANDSHAKE=32'b00000000000000000000000000000000
   Generated name = serdiv_32_0s_21_layer0
Running optimization stage 1 on serdiv_32_0s_21_layer0 .......
Finished optimization stage 1 on serdiv_32_0s_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/mult.sv:3:7:3:11:@N:CG364:@XP_MSG">mult.sv(3)</a><!@TM:1725942326> | Synthesizing module mult__internal_typedef_21_50 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	fu_data_t=_internal_typedef_21
   Generated name = mult__internal_typedef_21_50__internal_typedef_21_22_layer0
Running optimization stage 1 on mult__internal_typedef_21_50__internal_typedef_21_22_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/mult.sv:152:2:152:11:@W:CL169:@XP_MSG">mult.sv(152)</a><!@TM:1725942326> | Pruning unused register word_op_q. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on mult__internal_typedef_21_50__internal_typedef_21_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 384MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:17:7:17:19:@N:CG364:@XP_MSG">store_buffer.sv(17)</a><!@TM:1725942326> | Synthesizing module store_buffer__internal_typedef_24__internal_typedef_25_53 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
   Generated name = store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0
Running optimization stage 1 on store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0 .......
Finished optimization stage 1 on store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 386MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:16:7:16:17:@N:CG364:@XP_MSG">store_unit.sv(16)</a><!@TM:1725942326> | Synthesizing module store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	lsu_ctrl_t=_internal_typedef_20
   Generated name = store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52__internal_typedef_20_24_layer0
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:92:17:92:25:@W:CG879:@XP_MSG">store_unit.sv(92)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE</font>
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:93:17:93:25:@W:CG879:@XP_MSG">store_unit.sv(93)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:13:7:13:19:@N:CG364:@XP_MSG">cva6_fifo_v3.sv(13)</a><!@TM:1725942326> | Synthesizing module cva6_fifo_v3_amo_op_t_54 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000001
	dtype=amo_op_t
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000001
   Generated name = cva6_fifo_v3_amo_op_t_54_0_32s_1s_0_1s_1s
Running optimization stage 1 on cva6_fifo_v3_amo_op_t_54_0_32s_1s_0_1s_1s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@W:CL169:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942326> | Pruning unused register read_pointer_q[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@W:CL190:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942326> | Optimizing register bit write_pointer_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@W:CL169:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942326> | Pruning unused register write_pointer_q[0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on cva6_fifo_v3_amo_op_t_54_0_32s_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 387MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/amo_buffer.sv:17:7:17:17:@N:CG364:@XP_MSG">amo_buffer.sv(17)</a><!@TM:1725942326> | Synthesizing module amo_buffer in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = amo_buffer_25_layer0
Running optimization stage 1 on amo_buffer_25_layer0 .......
Finished optimization stage 1 on amo_buffer_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 387MB peak: 390MB)
Running optimization stage 1 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52__internal_typedef_20_24_layer0 .......
Finished optimization stage 1 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52__internal_typedef_20_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:21:7:21:16:@N:CG364:@XP_MSG">load_unit.sv(21)</a><!@TM:1725942326> | Synthesizing module load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	lsu_ctrl_t=_internal_typedef_20
	LDBUF_FALLTHROUGH=1'b0
	REQ_ID_BITS=32'b00000000000000000000000000000001
   Generated name = load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:514:19:514:37:@W:CG390:@XP_MSG">load_unit.sv(514)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:524:27:524:45:@W:CG390:@XP_MSG">load_unit.sv(524)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25:7:25:10:@N:CG364:@XP_MSG">lzc.sv(25)</a><!@TM:1725942326> | Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2_0_1
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 1 of sel_nodes</font>
Running optimization stage 1 on lzc_2_0_1 .......
Finished optimization stage 1 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 388MB peak: 390MB)
Running optimization stage 1 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0 .......
Finished optimization stage 1 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 389MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv:16:7:16:16:@N:CG364:@XP_MSG">shift_reg.sv(16)</a><!@TM:1725942326> | Synthesizing module shift_reg__internal_typedef_159_56 in library work.

	dtype=_internal_typedef_159
	Depth=32'b00000000000000000000000000000001
   Generated name = shift_reg__internal_typedef_159_56_1
Running optimization stage 1 on shift_reg__internal_typedef_159_56_1 .......
Finished optimization stage 1 on shift_reg__internal_typedef_159_56_1 (CPU Time 0h:00m:00s, Memory Used current: 389MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv:16:7:16:16:@N:CG364:@XP_MSG">shift_reg.sv(16)</a><!@TM:1725942326> | Synthesizing module shift_reg__internal_typedef_160_57 in library work.

	dtype=_internal_typedef_160
	Depth=32'b00000000000000000000000000000000
   Generated name = shift_reg__internal_typedef_160_57_0
Running optimization stage 1 on shift_reg__internal_typedef_160_57_0 .......
Finished optimization stage 1 on shift_reg__internal_typedef_160_57_0 (CPU Time 0h:00m:00s, Memory Used current: 389MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:26:7:26:17:@N:CG364:@XP_MSG">lsu_bypass.sv(26)</a><!@TM:1725942326> | Synthesizing module lsu_bypass__internal_typedef_20_58 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	lsu_ctrl_t=_internal_typedef_20
   Generated name = lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0
Running optimization stage 1 on lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0 .......
Finished optimization stage 1 on lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 389MB peak: 390MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:16:7:16:22:@N:CG364:@XP_MSG">load_store_unit.sv(16)</a><!@TM:1725942326> | Synthesizing module load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	icache_areq_t=_internal_typedef_12
	icache_arsp_t=_internal_typedef_13
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	lsu_ctrl_t=_internal_typedef_20
   Generated name = load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:587:42:587:70:@W:CG390:@XP_MSG">load_store_unit.sv(587)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:599:42:599:70:@W:CG390:@XP_MSG">load_store_unit.sv(599)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:617:42:617:70:@W:CG390:@XP_MSG">load_store_unit.sv(617)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:628:42:628:70:@W:CG390:@XP_MSG">load_store_unit.sv(628)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:646:42:646:70:@W:CG390:@XP_MSG">load_store_unit.sv(646)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:657:42:657:70:@W:CG390:@XP_MSG">load_store_unit.sv(657)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:24:7:24:15:@N:CG364:@XP_MSG">cva6_tlb.sv(24)</a><!@TM:1725942326> | Synthesizing module cva6_tlb__internal_typedef_162__internal_typedef_163_60 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_162
	tlb_update_cva6_t=_internal_typedef_163
	TLB_ENTRIES=32'b00000000000000000000000000000010
	HYP_EXT=32'b00000000000000000000000000000000
	GPPN2=32'b11111111111111111111111111111111
   Generated name = cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0
Running optimization stage 1 on cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL190:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL260:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 397MB peak: 397MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:24:7:24:15:@N:CG364:@XP_MSG">cva6_tlb.sv(24)</a><!@TM:1725942326> | Synthesizing module cva6_tlb__internal_typedef_162__internal_typedef_163_61 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_162
	tlb_update_cva6_t=_internal_typedef_163
	TLB_ENTRIES=32'b00000000000000000000000000000010
	HYP_EXT=32'b00000000000000000000000000000000
	GPPN2=32'b11111111111111111111111111111111
   Generated name = cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0
Running optimization stage 1 on cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register tags_q[0].vmid[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register tags_q[1].vmid[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.w. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.u. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[0].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.w. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.u. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.ppn[21:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL169:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning unused register content_q[1].gpte.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL190:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:CL260:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942326> | Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25:7:25:10:@N:CG364:@XP_MSG">lzc.sv(25)</a><!@TM:1725942326> | Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 1 of sel_nodes</font>
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv:22:7:22:11:@N:CG364:@XP_MSG">lfsr.sv(22)</a><!@TM:1725942326> | Synthesizing module lfsr in library work.

	LfsrWidth=32'b00000000000000000000000000001000
	OutWidth=32'b00000000000000000000000000000001
	RstVal=8'b11111111
	CipherLayers=32'b00000000000000000000000000000000
	CipherReg=1'b1
	Masks=3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64'b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1s_255_0s_1_31_layer0
Running optimization stage 1 on lfsr_8s_1s_255_0s_1_31_layer0 .......
Finished optimization stage 1 on lfsr_8s_1s_255_0s_1_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:23:7:23:22:@N:CG364:@XP_MSG">cva6_shared_tlb.sv(23)</a><!@TM:1725942326> | Synthesizing module cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_162
	tlb_update_cva6_t=_internal_typedef_163
	SHARED_TLB_WAYS=32'b00000000000000000000000000000010
	HYP_EXT=32'b00000000000000000000000000000000
   Generated name = cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:21:7:21:11:@N:CG364:@XP_MSG">sram.sv(21)</a><!@TM:1725942326> | Synthesizing module sram in library work.

	DATA_WIDTH=32'b00000000000000000000000000011000
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000001000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_24s_1s_0s_64_none_0s_64s_64s_8s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:10:7:10:22:@N:CG364:@XP_MSG">tc_sram_wrapper.sv(10)</a><!@TM:1725942326> | Synthesizing module tc_sram_wrapper in library work.

	NumWords=32'b00000000000000000000000001000000
	DataWidth=32'b00000000000000000000000001000000
	ByteWidth=32'b00000000000000000000000000001000
	NumPorts=32'b00000000000000000000000000000001
	Latency=32'b00000000000000000000000000000001
	SimInit=32'b01101110011011110110111001100101
	PrintSimCfg=1'b0
	AddrWidth=32'b00000000000000000000000000000110
	BeWidth=32'b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z33_layer0
Running optimization stage 1 on tc_sram_wrapper_Z33_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
Running optimization stage 1 on sram_24s_1s_0s_64_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_24s_1s_0s_64_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:21:7:21:11:@N:CG364:@XP_MSG">sram.sv(21)</a><!@TM:1725942326> | Synthesizing module sram in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000001000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_32_1s_0s_64_none_0s_64_64_8
Running optimization stage 1 on sram_32_1s_0s_64_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_32_1s_0s_64_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
Running optimization stage 1 on cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL113:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL250:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL190:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Optimizing register bit i_req_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:CL279:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942326> | Pruning register bits 31 to 1 of i_req_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:15:7:15:10:@N:CG364:@XP_MSG">pmp.sv(15)</a><!@TM:1725942326> | Synthesizing module pmp in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32'b00000000000000000000000000100010
	PMP_LEN=32'b00000000000000000000000000100000
	NR_ENTRIES=32'b00000000000000000000000000001000
   Generated name = pmp_34_32_8_34_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:25:7:25:10:@N:CG364:@XP_MSG">lzc.sv(25)</a><!@TM:1725942326> | Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000100010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000110
   Generated name = lzc_34_0_6
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 63 of sel_nodes</font>
Running optimization stage 1 on lzc_34_0_6 .......
Finished optimization stage 1 on lzc_34_0_6 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:15:7:15:16:@N:CG364:@XP_MSG">pmp_entry.sv(15)</a><!@TM:1725942326> | Synthesizing module pmp_entry in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32'b00000000000000000000000000100010
	PMP_LEN=32'b00000000000000000000000000100000
   Generated name = pmp_entry_34_32_35_layer0
Running optimization stage 1 on pmp_entry_34_32_35_layer0 .......
Finished optimization stage 1 on pmp_entry_34_32_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 398MB peak: 398MB)
Running optimization stage 1 on pmp_34_32_8_34_layer0 .......
Finished optimization stage 1 on pmp_34_32_8_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:23:7:23:15:@N:CG364:@XP_MSG">cva6_ptw.sv(23)</a><!@TM:1725942326> | Synthesizing module cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pte_cva6_t=_internal_typedef_162
	tlb_update_cva6_t=_internal_typedef_163
	dcache_req_i_t=_gen50
	dcache_req_o_t=_gen51
	HYP_EXT=32'b00000000000000000000000000000000
   Generated name = cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:246:21:246:30:@W:CS263:@XP_MSG">cva6_ptw.sv(246)</a><!@TM:1725942326> | Port-width mismatch for port conf_addr_i. The port definition is 288 bits, but the actual port connection bit width is 256. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:247:21:247:29:@W:CS263:@XP_MSG">cva6_ptw.sv(247)</a><!@TM:1725942326> | Port-width mismatch for port conf_i. The port definition is 72 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@W:CL113:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942326> | Feedback mux created for signal tlb_update_vmid_q[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@W:CL250:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942326> | All reachable assignments to tlb_update_vmid_q[0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@W:CL279:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942326> | Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:25:7:25:15:@N:CG364:@XP_MSG">cva6_mmu.sv(25)</a><!@TM:1725942326> | Synthesizing module cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen46
	icache_arsp_t=_gen47
	icache_dreq_t=_gen48
	icache_drsp_t=_gen49
	dcache_req_i_t=_gen50
	dcache_req_o_t=_gen51
	exception_t=_gen45
	HYP_EXT=32'b00000000000000000000000000000000
	pte_cva6_t=_internal_typedef_162
	tlb_update_cva6_t=_internal_typedef_163
	PPNWMin=32'b00000000000000000000000000010101
   Generated name = cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:616:17:616:45:@W:CG390:@XP_MSG">cva6_mmu.sv(616)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:628:17:628:45:@W:CG390:@XP_MSG">cva6_mmu.sv(628)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:641:17:641:45:@W:CG390:@XP_MSG">cva6_mmu.sv(641)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:656:17:656:45:@W:CG390:@XP_MSG">cva6_mmu.sv(656)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:669:17:669:45:@W:CG390:@XP_MSG">cva6_mmu.sv(669)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:682:17:682:45:@W:CG390:@XP_MSG">cva6_mmu.sv(682)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:709:19:709:47:@W:CG390:@XP_MSG">cva6_mmu.sv(709)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:721:19:721:47:@W:CG390:@XP_MSG">cva6_mmu.sv(721)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:735:19:735:47:@W:CG390:@XP_MSG">cva6_mmu.sv(735)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:747:19:747:47:@W:CG390:@XP_MSG">cva6_mmu.sv(747)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:766:17:766:45:@W:CG390:@XP_MSG">cva6_mmu.sv(766)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:774:17:774:45:@W:CG390:@XP_MSG">cva6_mmu.sv(774)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:511:21:511:30:@W:CS263:@XP_MSG">cva6_mmu.sv(511)</a><!@TM:1725942326> | Port-width mismatch for port conf_addr_i. The port definition is 288 bits, but the actual port connection bit width is 256. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:512:21:512:29:@W:CS263:@XP_MSG">cva6_mmu.sv(512)</a><!@TM:1725942326> | Port-width mismatch for port conf_i. The port definition is 72 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:823:21:823:30:@W:CS263:@XP_MSG">cva6_mmu.sv(823)</a><!@TM:1725942326> | Port-width mismatch for port conf_addr_i. The port definition is 288 bits, but the actual port connection bit width is 256. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:824:21:824:29:@W:CS263:@XP_MSG">cva6_mmu.sv(824)</a><!@TM:1725942326> | Port-width mismatch for port conf_i. The port definition is 72 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register lsu_gpaddr_q[33:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_pte_q.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.v. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.r. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.w. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.x. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.u. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.g. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.a. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.rsw[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.ppn[21:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register dtlb_gpte_q.reserved[9:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register lsu_tinst_q[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:CL169:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942326> | Pruning unused register hs_ld_st_inst_q. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
Running optimization stage 1 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0 .......
Finished optimization stage 1 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:17:7:17:15:@N:CG364:@XP_MSG">ex_stage.sv(17)</a><!@TM:1725942326> | Synthesizing module ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
	branchpredict_sbe_t=_internal_typedef_10
	dcache_req_i_t=_internal_typedef_24
	dcache_req_o_t=_internal_typedef_25
	exception_t=_internal_typedef_11
	fu_data_t=_internal_typedef_21
	icache_areq_t=_internal_typedef_12
	icache_arsp_t=_internal_typedef_13
	icache_dreq_t=_internal_typedef_14
	icache_drsp_t=_internal_typedef_15
	lsu_ctrl_t=_internal_typedef_20
	x_result_t=_internal_typedef_43
   Generated name = ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:354:23:354:51:@W:CG390:@XP_MSG">ex_stage.sv(354)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0 .......
Finished optimization stage 1 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:16:7:16:19:@N:CG364:@XP_MSG">commit_stage.sv(16)</a><!@TM:1725942326> | Synthesizing module commit_stage__internal_typedef_11__internal_typedef_17_64 in library work.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
   Generated name = commit_stage__internal_typedef_11__internal_typedef_17_64__internal_typedef_17_39_layer0
Running optimization stage 1 on commit_stage__internal_typedef_11__internal_typedef_17_64__internal_typedef_17_39_layer0 .......
Finished optimization stage 1 on commit_stage__internal_typedef_11__internal_typedef_17_64__internal_typedef_17_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 402MB peak: 402MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	irq_ctrl_t=_internal_typedef_19
	scoreboard_entry_t=_internal_typedef_17
	rvfi_probes_csr_t=_internal_typedef_8
	VmidWidth=32'b00000000000000000000000000000001
	MHPMCounterNum=32'b00000000000000000000000000000110
	SMODE_STATUS_READ_MASK=64'b0000000000000000000000000000001110000000000011011110000100110011
	HS_DELEG_INTERRUPTS=64'b0000000000000000000000000000000000000000000000000000010001000100
	VS_DELEG_INTERRUPTS=64'b0000000000000000000000000000000000000000000000000000010001000100
	SELECT_COUNTER_WIDTH=32'b00000000000000000000000000000101
	IsaCode=32'b01000000000101000001000100000101
   Generated name = csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:365:43:365:61:@W:CG390:@XP_MSG">csr_regfile.sv(365)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:550:44:550:62:@W:CG390:@XP_MSG">csr_regfile.sv(550)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:551:42:551:60:@W:CG390:@XP_MSG">csr_regfile.sv(551)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:939:18:939:46:@W:CG390:@XP_MSG">csr_regfile.sv(939)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1189:42:1189:60:@W:CG390:@XP_MSG">csr_regfile.sv(1189)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1290:29:1290:47:@W:CG390:@XP_MSG">csr_regfile.sv(1290)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1304:25:1304:43:@W:CG390:@XP_MSG">csr_regfile.sv(1304)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1457:44:1457:62:@W:CG390:@XP_MSG">csr_regfile.sv(1457)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1468:38:1468:56:@W:CG390:@XP_MSG">csr_regfile.sv(1468)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1844:24:1844:52:@W:CG390:@XP_MSG">csr_regfile.sv(1844)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1862:21:1862:49:@W:CG390:@XP_MSG">csr_regfile.sv(1862)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1884:73:1884:92:@W:CG390:@XP_MSG">csr_regfile.sv(1884)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1886:24:1886:57:@W:CG390:@XP_MSG">csr_regfile.sv(1886)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1900:19:1900:47:@W:CG390:@XP_MSG">csr_regfile.sv(1900)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1930:71:1930:90:@W:CG390:@XP_MSG">csr_regfile.sv(1930)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1931:23:1931:56:@W:CG390:@XP_MSG">csr_regfile.sv(1931)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1984:18:1984:46:@W:CG390:@XP_MSG">csr_regfile.sv(1984)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1993:18:1993:46:@W:CG390:@XP_MSG">csr_regfile.sv(1993)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2010:13:2010:41:@W:CG390:@XP_MSG">csr_regfile.sv(2010)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2015:20:2015:48:@W:CG390:@XP_MSG">csr_regfile.sv(2015)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2018:20:2018:48:@W:CG390:@XP_MSG">csr_regfile.sv(2018)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2022:13:2022:41:@W:CG390:@XP_MSG">csr_regfile.sv(2022)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2238:21:2238:46:@W:CG390:@XP_MSG">csr_regfile.sv(2238)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:778:33:778:38:@W:CG879:@XP_MSG">csr_regfile.sv(778)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE</font>
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:852:33:852:38:@W:CG879:@XP_MSG">csr_regfile.sv(852)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE</font>
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1636:33:1636:38:@W:CG879:@XP_MSG">csr_regfile.sv(1636)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE</font>
<font color=#A52A2A>@W:<a href="@W:CG879:@XP_HELP">CG879</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1711:33:1711:38:@W:CG879:@XP_MSG">csr_regfile.sv(1711)</a><!@TM:1725942326> | Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE</font>
Running optimization stage 1 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL169:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning unused register fcsr_q.reserved[31:15]. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[63].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[62].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[61].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[60].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[59].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[58].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[57].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[56].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[55].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[54].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[53].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[52].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[51].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[50].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].access_type.w assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[49].access_type.r assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[48].reserved[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[48].locked assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[48].addr_mode[1:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[48].access_type.x assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL207:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | All reachable assignments to pmpcfg_q[48].access_type.w assign 0, register removed by optimization.</font>

Only the first 100 messages of id 'CL207' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL207' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL207} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 1 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_internal_typedef_18
   Generated name = controller__internal_typedef_18_66__internal_typedef_18_41_layer0
Running optimization stage 1 on controller__internal_typedef_18_66__internal_typedef_18_41_layer0 .......
Finished optimization stage 1 on controller__internal_typedef_18_66__internal_typedef_18_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	exception_t=_internal_typedef_11
	scoreboard_entry_t=_internal_typedef_17
	lsu_ctrl_t=_internal_typedef_20
	rvfi_probes_instr_t=_internal_typedef_7
	rvfi_probes_csr_t=_internal_typedef_8
	rvfi_probes_t=_internal_typedef_9
   Generated name = cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_67_Z42_layer0
Running optimization stage 1 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_67_Z42_layer0 .......
Finished optimization stage 1 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_67_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	bp_resolve_t=_gen52
	dcache_req_i_t=_gen56
	dcache_req_o_t=_gen57
	exception_t=_gen53
	icache_dreq_t=_gen55
	scoreboard_entry_t=_gen54
	NumPorts=32'b00000000000000000000000000000100
   Generated name = perf_counters__gen52__gen53__gen54__gen55__gen56__gen57_68_4s_43_layer0
Running optimization stage 1 on perf_counters__gen52__gen53__gen54__gen55__gen56__gen57_68_4s_43_layer0 .......
Finished optimization stage 1 on perf_counters__gen52__gen53__gen54__gen55__gen56__gen57_68_4s_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	WIDTH=32'b00000000000000000000000000000100
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000010
   Generated name = lzc_4_0_2
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 3 of sel_nodes</font>
Running optimization stage 1 on lzc_4_0_2 .......
Finished optimization stage 1 on lzc_4_0_2 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	LfsrWidth=32'b00000000000000000000000000001000
	OutWidth=32'b00000000000000000000000000000010
	RstVal=8'b11111111
	CipherLayers=32'b00000000000000000000000000000000
	CipherReg=1'b1
	Masks=3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64'b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_2_255_0s_1_44_layer0
Running optimization stage 1 on lfsr_8s_2_255_0s_1_44_layer0 .......
Finished optimization stage 1 on lfsr_8s_2_255_0s_1_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen58
	icache_arsp_t=_gen59
	icache_dreq_t=_gen60
	icache_drsp_t=_gen61
	icache_req_t=_gen62
	icache_rtrn_t=_gen63
	RdTxId=2'b00
	ICACHE_OFFSET_WIDTH=32'b00000000000000000000000000000100
	ICACHE_NUM_WORDS=32'b00000000000000000000000100000000
	ICACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
   Generated name = cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0

	DATA_WIDTH=32'b00000000000000000000000000010111
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	BYTE_ACCESS=32'b00000000000000000000000000000000
	TECHNO_CUT=1'b0
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32'b00000000000000000000000000010111
   Generated name = sram_cache_23_1s_0s_256s_none_0s_0_0s_23

	DATA_WIDTH=32'b00000000000000000000000000010111
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_23_1s_0s_256s_none_0s_64_64_8

	NumWords=32'b00000000000000000000000100000000
	DataWidth=32'b00000000000000000000000001000000
	ByteWidth=32'b00000000000000000000000000001000
	NumPorts=32'b00000000000000000000000000000001
	Latency=32'b00000000000000000000000000000001
	SimInit=32'b01101110011011110110111001100101
	PrintSimCfg=1'b0
	AddrWidth=32'b00000000000000000000000000001000
	BeWidth=32'b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z46_layer0
Running optimization stage 1 on tc_sram_wrapper_Z46_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_23_1s_0s_256s_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_23_1s_0s_256s_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 .......
Finished optimization stage 1 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	DATA_WIDTH=32'b00000000000000000000000010000000
	USER_WIDTH=32'b00000000000000000000000010000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	BYTE_ACCESS=32'b00000000000000000000000000000000
	TECHNO_CUT=1'b0
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32'b00000000000000000000000010000000
   Generated name = sram_cache_128_128_0_256s_none_0s_0_0s_128

	DATA_WIDTH=32'b00000000000000000000000010000000
	USER_WIDTH=32'b00000000000000000000000010000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000010000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000010000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000010000
   Generated name = sram_128_128_0_256s_none_0s_128_128_16
Running optimization stage 1 on sram_128_128_0_256s_none_0s_128_128_16 .......
Finished optimization stage 1 on sram_128_128_0_256s_none_0s_128_128_16 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_cache_128_128_0_256s_none_0s_0_0s_128 .......
Finished optimization stage 1 on sram_cache_128_128_0_256s_none_0s_0_0s_128 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:CL279:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942326> | Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	WIDTH=32'b00000000000000000000000000000100
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000010
   Generated name = lzc_4s_0_2
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 3 of sel_nodes</font>
Running optimization stage 1 on lzc_4s_0_2 .......
Finished optimization stage 1 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	WIDTH=32'b00000000000000000000000000001000
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000011
   Generated name = lzc_8_0_3
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/lzc.sv:59:29:59:38:@W:CG134:@XP_MSG">lzc.sv(59)</a><!@TM:1725942326> | No assignment to bit 7 of sel_nodes</font>
Running optimization stage 1 on lzc_8_0_3 .......
Finished optimization stage 1 on lzc_8_0_3 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	LfsrWidth=32'b00000000000000000000000000001000
	OutWidth=32'b00000000000000000000000000000011
	RstVal=8'b11111111
	CipherLayers=32'b00000000000000000000000000000000
	CipherReg=1'b1
	Masks=3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64'b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_3s_255_0s_1_47_layer0
Running optimization stage 1 on lfsr_8s_3s_255_0s_1_47_layer0 .......
Finished optimization stage 1 on lfsr_8s_3s_255_0s_1_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	Seed=32'b00000000000000000000000000000011
	MaxExp=32'b00000000000000000000000000010000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = exp_backoff_3s_16s_16s
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:59:31:59:44:@W:CG390:@XP_MSG">exp_backoff.sv(59)</a><!@TM:1725942326> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on exp_backoff_3s_16s_16s .......
Finished optimization stage 1 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	dcache_req_t=_internal_typedef_165
	dcache_rtrn_t=_internal_typedef_166
	AmoTxId=2'b01
	NumPorts=32'b00000000000000000000000000000100
   Generated name = wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:292:75:292:106:@W:CG1340:@XP_MSG">wt_dcache_missunit.sv(292)</a><!@TM:1725942326> | Index into variable amo_rtrn_mux could be out of range ; a simulation mismatch is possible.</font>
Running optimization stage 1 on wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0 .......
Finished optimization stage 1 on wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000000010
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_0_2s_4_0_2s_4
Running optimization stage 1 on cva6_fifo_v3_0_2s_4_0_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_0_2s_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	NumIn=32'b00000000000000000000000000000100
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000010
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	NumIn=32'b00000000000000000000000000001000
	DataWidth=32'b00000000000000000000000000100000
	DataType=_internal_typedef_167
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_169
   Generated name = rr_arb_tree__internal_typedef_167_74_8_32s_0_0_1_1_3__internal_typedef_169
Running optimization stage 1 on rr_arb_tree__internal_typedef_167_74_8_32s_0_0_1_1_3__internal_typedef_169 .......
Finished optimization stage 1 on rr_arb_tree__internal_typedef_167_74_8_32s_0_0_1_1_3__internal_typedef_169 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	NumIn=32'b00000000000000000000000000001000
	DataWidth=32'b00000000000000000000000000100000
	DataType=_internal_typedef_167
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_171
   Generated name = rr_arb_tree__internal_typedef_167_75_8_32s_0_0_0_1_3__internal_typedef_171
Running optimization stage 1 on rr_arb_tree__internal_typedef_167_75_8_32s_0_0_0_1_3__internal_typedef_171 .......
Finished optimization stage 1 on rr_arb_tree__internal_typedef_167_75_8_32s_0_0_0_1_3__internal_typedef_171 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	dcache_req_i_t=_gen64
	dcache_req_o_t=_gen65
	wbuffer_t=_internal_typedef_167
   Generated name = wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0
Running optimization stage 1 on wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:CL208:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942326> | All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:CL208:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942326> | All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.</font>
Finished optimization stage 1 on wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	NumIn=32'b00000000000000000000000000000100
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000010
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	wbuffer_t=_internal_typedef_167
	NumPorts=32'b00000000000000000000000000000100
	DCACHE_NUM_BANKS=32'b00000000000000000000000000000100
	DCACHE_NUM_BANKS_WIDTH=32'b00000000000000000000000000000010
	AXI_OFFSET_WIDTH=32'b00000000000000000000000000000011
   Generated name = wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0

	DATA_WIDTH=32'b00000000000000000000000100000000
	USER_WIDTH=32'b00000000000000000000000100000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	BYTE_ACCESS=32'b00000000000000000000000000000001
	TECHNO_CUT=1'b0
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32'b00000000000000000000000100000000
   Generated name = sram_cache_256_256_0_256_none_1s_0_0s_256

	DATA_WIDTH=32'b00000000000000000000000100000000
	USER_WIDTH=32'b00000000000000000000000100000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000100000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000100000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000100000
   Generated name = sram_256_256_0_256_none_0s_256_256_32

	NumWords=32'b00000000000000000000000100000000
	DataWidth=32'b00000000000000000000000001000000
	ByteWidth=32'b00000000000000000000000000001000
	NumPorts=32'b00000000000000000000000000000001
	Latency=32'b00000000000000000000000000000001
	SimInit=32'b01101110011011110110111001100101
	PrintSimCfg=1'b0
	AddrWidth=32'b00000000000000000000000000001000
	BeWidth=32'b00000000000000000000000000001000
	addr_t=_internal_typedef_76
	data_t=_internal_typedef_77
	be_t=_internal_typedef_78
   Generated name = tc_sram_wrapper_Z51_layer0
Running optimization stage 1 on tc_sram_wrapper_Z51_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_256_256_0_256_none_0s_256_256_32 .......
Finished optimization stage 1 on sram_256_256_0_256_none_0s_256_256_32 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_cache_256_256_0_256_none_1s_0_0s_256 .......
Finished optimization stage 1 on sram_cache_256_256_0_256_none_1s_0_0s_256 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	DATA_WIDTH=32'b00000000000000000000000000010111
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	BYTE_ACCESS=32'b00000000000000000000000000000000
	TECHNO_CUT=1'b0
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_AND_USER_WIDTH=32'b00000000000000000000000000010111
   Generated name = sram_cache_23_1s_0s_256_none_0s_0_0s_23

	DATA_WIDTH=32'b00000000000000000000000000010111
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_23_1s_0s_256_none_0s_64_64_8
Running optimization stage 1 on sram_23_1s_0s_256_none_0s_64_64_8 .......
Finished optimization stage 1 on sram_23_1s_0s_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 .......
Finished optimization stage 1 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:355:2:355:11:@W:CL271:@XP_MSG">wt_dcache_mem.sv(355)</a><!@TM:1725942326> | Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	dcache_req_i_t=_gen64
	dcache_req_o_t=_gen65
	dcache_req_t=_internal_typedef_165
	dcache_rtrn_t=_internal_typedef_166
	NumPorts=32'b00000000000000000000000000000100
	RdAmoTxId=2'b01
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	wbuffer_t=_internal_typedef_167
   Generated name = wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	dcache_req_i_t=_gen68
	dcache_req_o_t=_gen69
	RdTxId=2'b01
   Generated name = wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0
Running optimization stage 1 on wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DCACHE_CL_IDX_WIDTH=32'b00000000000000000000000000001000
	dcache_req_i_t=_gen70
	dcache_req_o_t=_gen71
	RdTxId=2'b01
   Generated name = wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0
Running optimization stage 1 on wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0 .......
Finished optimization stage 1 on wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_5
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_6
   Generated name = rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6
Running optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 .......
Finished optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=_gen62
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s
Running optimization stage 1 on cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=_internal_typedef_165
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s
Running optimization stage 1 on cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s .......
Finished optimization stage 1 on cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000000010
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_0_2_4_0_2s_4
Running optimization stage 1 on cva6_fifo_v3_0_2_4_0_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_0_2_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	FALL_THROUGH=1'b1
	DATA_WIDTH=32'b00000000000000000000000000000101
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_51
	FPGA_EN=1'b0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = cva6_fifo_v3_1_5_4_0_2s_4
Running optimization stage 1 on cva6_fifo_v3_1_5_4_0_2s_4 .......
Finished optimization stage 1 on cva6_fifo_v3_1_5_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AxiNumWords=32'b00000000000000000000000000000010
	axi_req_t=_gen66
	axi_rsp_t=_gen67
	AddrIndex=32'b00000000000000000000000000000001
   Generated name = axi_shim__gen66__gen67_82_2_1s_55_layer0
Running optimization stage 1 on axi_shim__gen66__gen67_82_2_1s_55_layer0 .......
Finished optimization stage 1 on axi_shim__gen66__gen67_82_2_1s_55_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ReqFifoDepth=32'b00000000000000000000000000000010
	MetaFifoDepth=32'b00000000000000000000000000000100
	axi_req_t=_gen66
	axi_rsp_t=_gen67
	dcache_req_t=_internal_typedef_165
	dcache_rtrn_t=_internal_typedef_166
	dcache_inval_t=_internal_typedef_164
	icache_req_t=_gen62
	icache_rtrn_t=_gen63
	AxiNumWords=32'b00000000000000000000000000000010
	MaxNumWords=32'b00000000000000000000000000000011
	AxiRdBlenIcache=32'b00000000000000000000000000000001
	AxiRdBlenDcache=32'b00000000000000000000000000000001
   Generated name = wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0
Running optimization stage 1 on wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:247:21:247:25:@W:CL177:@XP_MSG">wt_axi_adapter.sv(247)</a><!@TM:1725942326> | Sharing sequential element axi_rd_req and merging axi_rd_lock. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)

	CVA6Cfg=17103'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100010000000000000000000000000001000101000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000100100000011000000000000000000000000000010000000000000000000000000000000001100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000010001111000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000010000000000000000000000000000000001000000000000000000000000000100000000000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000010100000000000000000000000001000000000000000000000000000000000101000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000110000000000000000000000000000010110000000000000000000000000100000000000000000000000000000001000000001000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000000011000000000000000000000000000011000000000000000000000000000001011000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000100100000000000000000000000000000111000000000000000000000000000101100000000000000000000000000001011000010000000000000000000000000010000000000000000000000000000000100010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	icache_areq_t=_gen58
	icache_arsp_t=_gen59
	icache_dreq_t=_gen60
	icache_drsp_t=_gen61
	dcache_req_i_t=_gen64
	dcache_req_o_t=_gen65
	icache_req_t=_gen62
	icache_rtrn_t=_gen63
	NumPorts=32'b00000000000000000000000000000100
	noc_req_t=_gen66
	noc_resp_t=_gen67
	dcache_inval_t=_internal_typedef_164
	dcache_req_t=_internal_typedef_165
	dcache_rtrn_t=_internal_typedef_166
   Generated name = wt_cache_subsystem__gen58__gen59__gen60__gen61__gen62__gen63__gen64__gen65__gen66__gen67_69_Z57_layer0
Running optimization stage 1 on wt_cache_subsystem__gen58__gen59__gen60__gen61__gen62__gen63__gen64__gen65__gen66__gen67_69_Z57_layer0 .......
Finished optimization stage 1 on wt_cache_subsystem__gen58__gen59__gen60__gen61__gen62__gen63__gen64__gen65__gen66__gen67_69_Z57_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 1 on cva6 .......
Finished optimization stage 1 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_cache_subsystem__gen58__gen59__gen60__gen61__gen62__gen63__gen64__gen65__gen66__gen67_69_Z57_layer0 .......
Finished optimization stage 2 on wt_cache_subsystem__gen58__gen59__gen60__gen61__gen62__gen63__gen64__gen65__gen66__gen67_69_Z57_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:CL189:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942326> | Register bit dcache_rtrn_type_q[2] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@W:CL260:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942326> | Pruning register bit 2 of dcache_rtrn_type_q[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:56:24:56:36:@W:CL246:@XP_MSG">wt_axi_adapter.sv(56)</a><!@TM:1725942326> | Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:89:52:89:63:@A:CL153:@XP_MSG">wt_axi_adapter.sv(89)</a><!@TM:1725942326> | *Unassigned bits of axi_wr_data[1][63:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on axi_shim__gen66__gen67_82_2_1s_55_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:286:2:286:11:@N:CL201:@XP_MSG">axi_shim.sv(286)</a><!@TM:1725942326> | Trying to extract state machine for register wr_state_q.
Extracted state machine for register wr_state_q
State machine has 3 reachable states with original encodings of:
   0000
   0001
   0010
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:51:60:51:69:@W:CL246:@XP_MSG">axi_shim.sv(51)</a><!@TM:1725942326> | Input port bits 127 to 64 of wr_data_i[127:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:52:60:52:69:@W:CL246:@XP_MSG">axi_shim.sv(52)</a><!@TM:1725942326> | Input port bits 63 to 32 of wr_user_i[63:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:53:64:53:71:@W:CL246:@XP_MSG">axi_shim.sv(53)</a><!@TM:1725942326> | Input port bits 15 to 8 of wr_be_i[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:66:20:66:30:@W:CL246:@XP_MSG">axi_shim.sv(66)</a><!@TM:1725942326> | Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/axi_shim.sv:66:20:66:30:@W:CL246:@XP_MSG">axi_shim.sv(66)</a><!@TM:1725942326> | Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on axi_shim__gen66__gen67_82_2_1s_55_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on cva6_fifo_v3_1_5_4_0_2s_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:CL134:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942326> | Found RAM gen_asic_queue.mem_q, depth=4, width=5
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:25:34:25:44:@N:CL159:@XP_MSG">cva6_fifo_v3.sv(25)</a><!@TM:1725942326> | Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_1_5_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on cva6_fifo_v3_0_2_4_0_2s_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:CL134:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942326> | Found RAM gen_asic_queue.mem_q, depth=4, width=2
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:25:34:25:44:@N:CL159:@XP_MSG">cva6_fifo_v3.sv(25)</a><!@TM:1725942326> | Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_0_2_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:25:34:25:44:@N:CL159:@XP_MSG">cva6_fifo_v3.sv(25)</a><!@TM:1725942326> | Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:25:34:25:44:@N:CL159:@XP_MSG">cva6_fifo_v3.sv(25)</a><!@TM:1725942326> | Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:93:30:93:34:@N:CL159:@XP_MSG">rr_arb_tree.sv(93)</a><!@TM:1725942326> | Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@N:CL201:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:30:25:30:35:@W:CL246:@XP_MSG">wt_dcache_ctrl.sv(30)</a><!@TM:1725942326> | Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:30:25:30:35:@W:CL246:@XP_MSG">wt_dcache_ctrl.sv(30)</a><!@TM:1725942326> | Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@N:CL201:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:30:25:30:35:@W:CL246:@XP_MSG">wt_dcache_ctrl.sv(30)</a><!@TM:1725942326> | Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:30:25:30:35:@W:CL246:@XP_MSG">wt_dcache_ctrl.sv(30)</a><!@TM:1725942326> | Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:46:41:46:52:@W:CL246:@XP_MSG">wt_dcache.sv(46)</a><!@TM:1725942326> | Input port bits 326 to 218 of req_ports_i[435:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on sram_23_1s_0s_256_none_0s_64_64_8 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_23_1s_0s_256_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 .......
Finished optimization stage 2 on sram_cache_23_1s_0s_256_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on tc_sram_wrapper_Z51_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:34:31:34:38:@A:CL153:@XP_MSG">tc_sram_wrapper.sv(34)</a><!@TM:1725942326> | *Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:25:31:25:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(25)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:26:31:26:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(26)</a><!@TM:1725942326> | Input rst_ni is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:28:31:28:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(28)</a><!@TM:1725942326> | Input req_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:29:31:29:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(29)</a><!@TM:1725942326> | Input we_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:30:31:30:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(30)</a><!@TM:1725942326> | Input addr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:31:31:31:38:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(31)</a><!@TM:1725942326> | Input wdata_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:32:31:32:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(32)</a><!@TM:1725942326> | Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z51_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on sram_256_256_0_256_none_0s_256_256_32 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_256_256_0_256_none_0s_256_256_32 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on sram_cache_256_256_0_256_none_1s_0_0s_256 .......
Finished optimization stage 2 on sram_cache_256_256_0_256_none_1s_0_0s_256 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:44:64:44:72:@W:CL246:@XP_MSG">wt_dcache_mem.sv(44)</a><!@TM:1725942326> | Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:44:64:44:72:@W:CL246:@XP_MSG">wt_dcache_mem.sv(44)</a><!@TM:1725942326> | Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:44:64:44:72:@W:CL246:@XP_MSG">wt_dcache_mem.sv(44)</a><!@TM:1725942326> | Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:44:64:44:72:@W:CL246:@XP_MSG">wt_dcache_mem.sv(44)</a><!@TM:1725942326> | Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:60:53:60:64:@W:CL246:@XP_MSG">wt_dcache_mem.sv(60)</a><!@TM:1725942326> | Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:70:50:70:58:@W:CL246:@XP_MSG">wt_dcache_mem.sv(70)</a><!@TM:1725942326> | Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 839 to 836 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 831 to 819 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 722 to 719 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 714 to 702 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 605 to 602 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 597 to 585 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 488 to 485 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 480 to 468 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 371 to 368 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 363 to 351 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 254 to 251 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 246 to 234 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 137 to 134 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 129 to 117 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 20 to 17 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:76:52:76:66:@W:CL246:@XP_MSG">wt_dcache_mem.sv(76)</a><!@TM:1725942326> | Input port bits 12 to 0 of wbuffer_data_i[935:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:93:30:93:34:@N:CL159:@XP_MSG">rr_arb_tree.sv(93)</a><!@TM:1725942326> | Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 419MB peak: 419MB)
Running optimization stage 2 on wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:CL134:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942326> | Found RAM tx_stat_q, depth=4, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:CL134:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942326> | Found RAM tx_stat_q, depth=4, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:CL134:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942326> | Found RAM wbuffer_q[0].hit, depth=8, width=8
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:69:25:69:35:@W:CL246:@XP_MSG">wt_dcache_wbuffer.sv(69)</a><!@TM:1725942326> | Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:69:25:69:35:@W:CL246:@XP_MSG">wt_dcache_wbuffer.sv(69)</a><!@TM:1725942326> | Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:69:25:69:35:@W:CL247:@XP_MSG">wt_dcache_wbuffer.sv(69)</a><!@TM:1725942326> | Input port bit 9 of req_port_i[108:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:69:25:69:35:@W:CL246:@XP_MSG">wt_dcache_wbuffer.sv(69)</a><!@TM:1725942326> | Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:92:35:92:44:@N:CL159:@XP_MSG">wt_dcache_wbuffer.sv(92)</a><!@TM:1725942326> | Input rd_data_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:93:47:93:60:@N:CL159:@XP_MSG">wt_dcache_wbuffer.sv(93)</a><!@TM:1725942326> | Input rd_vld_bits_i is unused.
Finished optimization stage 2 on wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0 (CPU Time 0h:00m:05s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__internal_typedef_167_75_8_32s_0_0_0_1_3__internal_typedef_171 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:93:30:93:34:@N:CL159:@XP_MSG">rr_arb_tree.sv(93)</a><!@TM:1725942326> | Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__internal_typedef_167_75_8_32s_0_0_0_1_3__internal_typedef_171 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__internal_typedef_167_74_8_32s_0_0_1_1_3__internal_typedef_169 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:93:30:93:34:@N:CL159:@XP_MSG">rr_arb_tree.sv(93)</a><!@TM:1725942326> | Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree__internal_typedef_167_74_8_32s_0_0_1_1_3__internal_typedef_169 (CPU Time 0h:00m:01s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:93:30:93:34:@N:CL159:@XP_MSG">rr_arb_tree.sv(93)</a><!@TM:1725942326> | Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4_1s_0_0_1_1_2__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on cva6_fifo_v3_0_2s_4_0_2s_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:CL134:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942326> | Found RAM gen_asic_queue.mem_q, depth=4, width=2
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:25:34:25:44:@N:CL159:@XP_MSG">cva6_fifo_v3.sv(25)</a><!@TM:1725942326> | Input testmode_i is unused.
Finished optimization stage 2 on cva6_fifo_v3_0_2s_4_0_2s_4 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:587:2:587:11:@N:CL201:@XP_MSG">wt_dcache_missunit.sv(587)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:39:20:39:29:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(39)</a><!@TM:1725942326> | Input port bits 127 to 98 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:39:20:39:29:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(39)</a><!@TM:1725942326> | Input port bits 63 to 32 of amo_req_i[134:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:58:64:58:74:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(58)</a><!@TM:1725942326> | Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:58:64:58:74:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(58)</a><!@TM:1725942326> | Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:58:64:58:74:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(58)</a><!@TM:1725942326> | Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:58:64:58:74:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(58)</a><!@TM:1725942326> | Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:73:24:73:34:@W:CL246:@XP_MSG">wt_dcache_missunit.sv(73)</a><!@TM:1725942326> | Input port bits 8 to 5 of mem_rtrn_i[277:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on exp_backoff_3s_16s_16s .......
Finished optimization stage 2 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on lfsr_8s_3s_255_0s_1_47_layer0 .......
Finished optimization stage 2 on lfsr_8s_3s_255_0s_1_47_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on lzc_8_0_3 .......
Finished optimization stage 2 on lzc_8_0_3 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on lzc_4s_0_2 .......
Finished optimization stage 2 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on sram_128_128_0_256s_none_0s_128_128_16 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_128_128_0_256s_none_0s_128_128_16 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on sram_cache_128_128_0_256s_none_0s_0_0s_128 .......
Finished optimization stage 2 on sram_cache_128_128_0_256s_none_0s_0_0s_128 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on tc_sram_wrapper_Z46_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:34:31:34:38:@A:CL153:@XP_MSG">tc_sram_wrapper.sv(34)</a><!@TM:1725942326> | *Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:25:31:25:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(25)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:26:31:26:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(26)</a><!@TM:1725942326> | Input rst_ni is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:28:31:28:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(28)</a><!@TM:1725942326> | Input req_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:29:31:29:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(29)</a><!@TM:1725942326> | Input we_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:30:31:30:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(30)</a><!@TM:1725942326> | Input addr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:31:31:31:38:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(31)</a><!@TM:1725942326> | Input wdata_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:32:31:32:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(32)</a><!@TM:1725942326> | Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z46_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on sram_23_1s_0s_256s_none_0s_64_64_8 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_23_1s_0s_256s_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 .......
Finished optimization stage 2 on sram_cache_23_1s_0s_256s_none_0s_0_0s_23 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:CL201:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:52:25:52:31:@W:CL246:@XP_MSG">cva6_icache.sv(52)</a><!@TM:1725942326> | Input port bits 143 to 132 of areq_i[166:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:55:25:55:31:@W:CL247:@XP_MSG">cva6_icache.sv(55)</a><!@TM:1725942326> | Input port bit 32 of dreq_i[35:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:59:25:59:35:@W:CL246:@XP_MSG">cva6_icache.sv(59)</a><!@TM:1725942326> | Input port bits 7 to 4 of mem_rtrn_i[274:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:59:25:59:35:@W:CL246:@XP_MSG">cva6_icache.sv(59)</a><!@TM:1725942326> | Input port bits 1 to 0 of mem_rtrn_i[274:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on lfsr_8s_2_255_0s_1_44_layer0 .......
Finished optimization stage 2 on lfsr_8s_2_255_0s_1_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on lzc_4_0_2 .......
Finished optimization stage 2 on lzc_4_0_2 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on perf_counters__gen52__gen53__gen54__gen55__gen56__gen57_68_4s_43_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:CL134:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942326> | Found RAM mhpmevent_q, depth=6, width=5
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:37:58:37:72:@W:CL246:@XP_MSG">perf_counters.sv(37)</a><!@TM:1725942326> | Input port bits 539 to 505 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:37:58:37:72:@W:CL246:@XP_MSG">perf_counters.sv(37)</a><!@TM:1725942326> | Input port bits 492 to 483 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:37:58:37:72:@W:CL246:@XP_MSG">perf_counters.sv(37)</a><!@TM:1725942326> | Input port bits 477 to 235 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:37:58:37:72:@W:CL246:@XP_MSG">perf_counters.sv(37)</a><!@TM:1725942326> | Input port bits 222 to 213 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:37:58:37:72:@W:CL246:@XP_MSG">perf_counters.sv(37)</a><!@TM:1725942326> | Input port bits 207 to 0 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:50:22:50:26:@W:CL246:@XP_MSG">perf_counters.sv(50)</a><!@TM:1725942326> | Input port bits 131 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:52:23:52:40:@W:CL246:@XP_MSG">perf_counters.sv(52)</a><!@TM:1725942326> | Input port bits 68 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:52:23:52:40:@W:CL246:@XP_MSG">perf_counters.sv(52)</a><!@TM:1725942326> | Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:54:22:54:41:@W:CL246:@XP_MSG">perf_counters.sv(54)</a><!@TM:1725942326> | Input port bits 131 to 1 of branch_exceptions_i[131:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:55:24:55:42:@W:CL246:@XP_MSG">perf_counters.sv(55)</a><!@TM:1725942326> | Input port bits 34 to 0 of l1_icache_access_i[35:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:56:31:56:49:@W:CL246:@XP_MSG">perf_counters.sv(56)</a><!@TM:1725942326> | Input port bits 326 to 229 of l1_dcache_access_i[326:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:56:31:56:49:@W:CL246:@XP_MSG">perf_counters.sv(56)</a><!@TM:1725942326> | Input port bits 227 to 120 of l1_dcache_access_i[326:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:56:31:56:49:@W:CL246:@XP_MSG">perf_counters.sv(56)</a><!@TM:1725942326> | Input port bits 118 to 11 of l1_dcache_access_i[326:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:56:31:56:49:@W:CL246:@XP_MSG">perf_counters.sv(56)</a><!@TM:1725942326> | Input port bits 9 to 0 of l1_dcache_access_i[326:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:57:61:57:76:@W:CL246:@XP_MSG">perf_counters.sv(57)</a><!@TM:1725942326> | Input port bits 31 to 24 of miss_vld_bits_i[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:60:23:60:38:@W:CL246:@XP_MSG">perf_counters.sv(60)</a><!@TM:1725942326> | Input port bits 31 to 9 of mcountinhibit_i[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:60:23:60:38:@W:CL246:@XP_MSG">perf_counters.sv(60)</a><!@TM:1725942326> | Input port bits 2 to 0 of mcountinhibit_i[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on perf_counters__gen52__gen53__gen54__gen55__gen56__gen57_68_4s_43_layer0 (CPU Time 0h:00m:01s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on cva6 .......
Finished optimization stage 2 on cva6 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_67_Z42_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:41:57:41:71:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(41)</a><!@TM:1725942326> | Input port bits 507 to 501 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:41:57:41:71:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(41)</a><!@TM:1725942326> | Input port bits 444 to 270 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:41:57:41:71:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(41)</a><!@TM:1725942326> | Input port bits 237 to 231 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:41:57:41:71:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(41)</a><!@TM:1725942326> | Input port bits 174 to 0 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:43:22:43:33:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(43)</a><!@TM:1725942326> | Input port bits 99 to 1 of ex_commit_i[131:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:46:67:46:77:@W:CL247:@XP_MSG">cva6_rvfi_probes.sv(46)</a><!@TM:1725942326> | Input port bit 119 of lsu_ctrl_i[119:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:46:67:46:77:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(46)</a><!@TM:1725942326> | Input port bits 86 to 19 of lsu_ctrl_i[119:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:46:67:46:77:@W:CL246:@XP_MSG">cva6_rvfi_probes.sv(46)</a><!@TM:1725942326> | Input port bits 10 to 3 of lsu_ctrl_i[119:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_rvfi_probes.sv:53:28:53:33:@N:CL159:@XP_MSG">cva6_rvfi_probes.sv(53)</a><!@TM:1725942326> | Input csr_i is unused.
Finished optimization stage 2 on cva6_rvfi_probes__internal_typedef_11__internal_typedef_17__internal_typedef_20__internal_typedef_7__internal_typedef_8__internal_typedef_9_67_Z42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on controller__internal_typedef_18_66__internal_typedef_18_41_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:63:23:63:40:@W:CL246:@XP_MSG">controller.sv(63)</a><!@TM:1725942326> | Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:63:23:63:40:@W:CL246:@XP_MSG">controller.sv(63)</a><!@TM:1725942326> | Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:23:16:23:21:@N:CL159:@XP_MSG">controller.sv(23)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:25:16:25:22:@N:CL159:@XP_MSG">controller.sv(25)</a><!@TM:1725942326> | Input rst_ni is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:27:16:27:19:@N:CL159:@XP_MSG">controller.sv(27)</a><!@TM:1725942326> | Input v_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:45:16:45:34:@N:CL159:@XP_MSG">controller.sv(45)</a><!@TM:1725942326> | Input flush_dcache_ack_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:72:16:72:29:@N:CL159:@XP_MSG">controller.sv(72)</a><!@TM:1725942326> | Input hfence_vvma_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/controller.sv:73:16:73:29:@N:CL159:@XP_MSG">controller.sv(73)</a><!@TM:1725942326> | Input hfence_gvma_i is unused.
Finished optimization stage 2 on controller__internal_typedef_18_66__internal_typedef_18_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 551MB peak: 583MB)
Running optimization stage 2 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL279:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:CL260:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942326> | Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:38:57:38:71:@W:CL246:@XP_MSG">csr_regfile.sv(38)</a><!@TM:1725942326> | Input port bits 539 to 270 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:38:57:38:71:@W:CL246:@XP_MSG">csr_regfile.sv(38)</a><!@TM:1725942326> | Input port bits 237 to 235 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:38:57:38:71:@W:CL246:@XP_MSG">csr_regfile.sv(38)</a><!@TM:1725942326> | Input port bits 230 to 37 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:38:57:38:71:@W:CL246:@XP_MSG">csr_regfile.sv(38)</a><!@TM:1725942326> | Input port bits 3 to 0 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:47:22:47:26:@W:CL246:@XP_MSG">csr_regfile.sv(47)</a><!@TM:1725942326> | Input port bits 67 to 1 of ex_i[131:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:57:16:57:32:@N:CL159:@XP_MSG">csr_regfile.sv(57)</a><!@TM:1725942326> | Input dirty_fp_state_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:59:16:59:34:@N:CL159:@XP_MSG">csr_regfile.sv(59)</a><!@TM:1725942326> | Input csr_write_fflags_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:61:16:61:31:@N:CL159:@XP_MSG">csr_regfile.sv(61)</a><!@TM:1725942326> | Input dirty_v_state_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:77:22:77:37:@N:CL159:@XP_MSG">csr_regfile.sv(77)</a><!@TM:1725942326> | Input acc_fflags_ex_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:79:16:79:37:@N:CL159:@XP_MSG">csr_regfile.sv(79)</a><!@TM:1725942326> | Input acc_fflags_ex_valid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:107:16:107:35:@N:CL159:@XP_MSG">csr_regfile.sv(107)</a><!@TM:1725942326> | Input csr_hs_ld_st_inst_i is unused.
Finished optimization stage 2 on csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0 (CPU Time 0h:00m:05s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on commit_stage__internal_typedef_11__internal_typedef_17_64__internal_typedef_17_39_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 539 to 505 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 500 to 483 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 444 to 311 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 309 to 271 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 222 to 213 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 174 to 172 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:38:57:38:71:@W:CL246:@XP_MSG">commit_stage.sv(38)</a><!@TM:1725942326> | Input port bits 39 to 1 of commit_instr_i[539:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:54:21:54:31:@W:CL246:@XP_MSG">commit_stage.sv(54)</a><!@TM:1725942326> | Input port bits 63 to 32 of amo_resp_i[64:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:64:22:64:37:@W:CL246:@XP_MSG">commit_stage.sv(64)</a><!@TM:1725942326> | Input port bits 99 to 68 of csr_exception_i[131:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:24:16:24:21:@N:CL159:@XP_MSG">commit_stage.sv(24)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/commit_stage.sv:26:16:26:22:@N:CL159:@XP_MSG">commit_stage.sv(26)</a><!@TM:1725942326> | Input rst_ni is unused.
Finished optimization stage 2 on commit_stage__internal_typedef_11__internal_typedef_17_64__internal_typedef_17_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:45:61:45:77:@W:CL246:@XP_MSG">ex_stage.sv(45)</a><!@TM:1725942326> | Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:139:17:139:26:@A:CL153:@XP_MSG">ex_stage.sv(139)</a><!@TM:1725942326> | *Unassigned bits of x_ready_o are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:151:17:151:23:@A:CL153:@XP_MSG">ex_stage.sv(151)</a><!@TM:1725942326> | *Unassigned bits of x_we_o are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:153:23:153:29:@A:CL153:@XP_MSG">ex_stage.sv(153)</a><!@TM:1725942326> | *Unassigned bits of x_rd_o[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:117:43:117:54:@N:CL159:@XP_MSG">ex_stage.sv(117)</a><!@TM:1725942326> | Input fpu_valid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:119:22:119:31:@N:CL159:@XP_MSG">ex_stage.sv(119)</a><!@TM:1725942326> | Input fpu_fmt_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:121:22:121:30:@N:CL159:@XP_MSG">ex_stage.sv(121)</a><!@TM:1725942326> | Input fpu_rm_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:123:22:123:31:@N:CL159:@XP_MSG">ex_stage.sv(123)</a><!@TM:1725942326> | Input fpu_frm_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:125:22:125:32:@N:CL159:@XP_MSG">ex_stage.sv(125)</a><!@TM:1725942326> | Input fpu_prec_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:135:43:135:55:@N:CL159:@XP_MSG">ex_stage.sv(135)</a><!@TM:1725942326> | Input alu2_valid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:137:43:137:52:@N:CL159:@XP_MSG">ex_stage.sv(137)</a><!@TM:1725942326> | Input x_valid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:141:23:141:36:@N:CL159:@XP_MSG">ex_stage.sv(141)</a><!@TM:1725942326> | Input x_off_instr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:155:16:155:32:@N:CL159:@XP_MSG">ex_stage.sv(155)</a><!@TM:1725942326> | Input x_result_valid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:156:21:156:31:@N:CL159:@XP_MSG">ex_stage.sv(156)</a><!@TM:1725942326> | Input x_result_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:159:16:159:40:@N:CL159:@XP_MSG">ex_stage.sv(159)</a><!@TM:1725942326> | Input x_transaction_rejected_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:161:16:161:27:@N:CL159:@XP_MSG">ex_stage.sv(161)</a><!@TM:1725942326> | Input acc_valid_i is unused.
Finished optimization stage 2 on ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:57:17:57:36:@A:CL153:@XP_MSG">cva6_mmu.sv(57)</a><!@TM:1725942326> | *Unassigned bits of csr_hs_ld_st_inst_o are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:55:23:55:34:@N:CL159:@XP_MSG">cva6_mmu.sv(55)</a><!@TM:1725942326> | Input lsu_tinst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:76:16:76:31:@N:CL159:@XP_MSG">cva6_mmu.sv(76)</a><!@TM:1725942326> | Input hs_ld_st_inst_i is unused.
Finished optimization stage 2 on cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:CL201:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:54:26:54:36:@W:CL247:@XP_MSG">cva6_ptw.sv(54)</a><!@TM:1725942326> | Input port bit 64 of req_port_i[66:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:54:26:54:36:@W:CL246:@XP_MSG">cva6_ptw.sv(54)</a><!@TM:1725942326> | Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:190:45:190:55:@A:CL153:@XP_MSG">cva6.sv(190)</a><!@TM:1725942326> | *Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:127:44:127:53:@A:CL153:@XP_MSG">cva6_mmu.sv(127)</a><!@TM:1725942326> | *Unassigned bits of shared_tlb_update_o.v_st_enbl[0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:90:37:90:49:@A:CL153:@XP_MSG">cva6_ptw.sv(90)</a><!@TM:1725942326> | *Unassigned bits of bad_gpaddr_o[33:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:44:16:44:36:@N:CL159:@XP_MSG">cva6_ptw.sv(44)</a><!@TM:1725942326> | Input enable_translation_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:45:16:45:38:@N:CL159:@XP_MSG">cva6_ptw.sv(45)</a><!@TM:1725942326> | Input enable_g_translation_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:46:16:46:38:@N:CL159:@XP_MSG">cva6_ptw.sv(46)</a><!@TM:1725942326> | Input en_ld_st_translation_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:47:16:47:40:@N:CL159:@XP_MSG">cva6_ptw.sv(47)</a><!@TM:1725942326> | Input en_ld_st_g_translation_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:65:41:65:47:@N:CL159:@XP_MSG">cva6_ptw.sv(65)</a><!@TM:1725942326> | Input vmid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:77:35:77:46:@N:CL159:@XP_MSG">cva6_ptw.sv(77)</a><!@TM:1725942326> | Input vsatp_ppn_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:78:35:78:46:@N:CL159:@XP_MSG">cva6_ptw.sv(78)</a><!@TM:1725942326> | Input hgatp_ppn_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:80:35:80:41:@N:CL159:@XP_MSG">cva6_ptw.sv(80)</a><!@TM:1725942326> | Input vmxr_i is unused.
Finished optimization stage 2 on cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on pmp_entry_34_32_35_layer0 .......
Finished optimization stage 2 on pmp_entry_34_32_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on lzc_34_0_6 .......
Finished optimization stage 2 on lzc_34_0_6 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on pmp_34_32_8_34_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:26:44:26:55:@W:CL246:@XP_MSG">pmp.sv(26)</a><!@TM:1725942326> | Input port bits 287 to 256 of conf_addr_i[287:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 71 to 64 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 62 to 61 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 54 to 53 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 46 to 45 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 38 to 37 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 30 to 29 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 22 to 21 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 14 to 13 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp.sv:27:41:27:47:@W:CL246:@XP_MSG">pmp.sv(27)</a><!@TM:1725942326> | Input port bits 6 to 5 of conf_i[71:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on pmp_34_32_8_34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on sram_32_1s_0s_64_none_0s_64_64_8 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_32_1s_0s_64_none_0s_64_64_8 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on tc_sram_wrapper_Z33_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:34:31:34:38:@A:CL153:@XP_MSG">tc_sram_wrapper.sv(34)</a><!@TM:1725942326> | *Unassigned bits of rdata_o[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:25:31:25:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(25)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:26:31:26:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(26)</a><!@TM:1725942326> | Input rst_ni is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:28:31:28:36:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(28)</a><!@TM:1725942326> | Input req_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:29:31:29:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(29)</a><!@TM:1725942326> | Input we_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:30:31:30:37:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(30)</a><!@TM:1725942326> | Input addr_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:31:31:31:38:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(31)</a><!@TM:1725942326> | Input wdata_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/tc_sram_wrapper.sv:32:31:32:35:@N:CL159:@XP_MSG">tc_sram_wrapper.sv(32)</a><!@TM:1725942326> | Input be_i is unused.
Finished optimization stage 2 on tc_sram_wrapper_Z33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on sram_24s_1s_0s_64_none_0s_64s_64s_8s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:34:41:34:48:@N:CL159:@XP_MSG">sram.sv(34)</a><!@TM:1725942326> | Input wuser_i is unused.
Finished optimization stage 2 on sram_24s_1s_0s_64_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:74:28:74:47:@W:CL246:@XP_MSG">cva6_shared_tlb.sv(74)</a><!@TM:1725942326> | Input port bits 84 to 74 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:74:28:74:47:@W:CL246:@XP_MSG">cva6_shared_tlb.sv(74)</a><!@TM:1725942326> | Input port bits 41 to 0 of shared_tlb_update_i[108:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:37:16:37:27:@N:CL159:@XP_MSG">cva6_shared_tlb.sv(37)</a><!@TM:1725942326> | Input g_st_enbl_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:38:16:38:19:@N:CL159:@XP_MSG">cva6_shared_tlb.sv(38)</a><!@TM:1725942326> | Input v_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:40:16:40:30:@N:CL159:@XP_MSG">cva6_shared_tlb.sv(40)</a><!@TM:1725942326> | Input g_ld_st_enbl_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:41:16:41:25:@N:CL159:@XP_MSG">cva6_shared_tlb.sv(41)</a><!@TM:1725942326> | Input ld_st_v_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:45:41:45:50:@N:CL159:@XP_MSG">cva6_shared_tlb.sv(45)</a><!@TM:1725942326> | Input lu_vmid_i is unused.
Finished optimization stage 2 on cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on lfsr_8s_1s_255_0s_1_31_layer0 .......
Finished optimization stage 2 on lfsr_8s_1s_255_0s_1_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 565MB peak: 583MB)
Running optimization stage 2 on cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:42:28:42:36:@W:CL247:@XP_MSG">cva6_tlb.sv(42)</a><!@TM:1725942326> | Input port bit 85 of update_i[108:0] is unused</font>


Only the first 100 messages of id 'CL246' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL246' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL246} -count unlimited' in the Tcl shell.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:36:16:36:28:@N:CL159:@XP_MSG">cva6_tlb.sv(36)</a><!@TM:1725942326> | Input flush_vvma_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:37:16:37:28:@N:CL159:@XP_MSG">cva6_tlb.sv(37)</a><!@TM:1725942326> | Input flush_gvma_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:39:16:39:27:@N:CL159:@XP_MSG">cva6_tlb.sv(39)</a><!@TM:1725942326> | Input g_st_enbl_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:40:16:40:19:@N:CL159:@XP_MSG">cva6_tlb.sv(40)</a><!@TM:1725942326> | Input v_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:46:41:46:50:@N:CL159:@XP_MSG">cva6_tlb.sv(46)</a><!@TM:1725942326> | Input lu_vmid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:52:41:52:61:@N:CL159:@XP_MSG">cva6_tlb.sv(52)</a><!@TM:1725942326> | Input vmid_to_be_flushed_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:54:36:54:58:@N:CL159:@XP_MSG">cva6_tlb.sv(54)</a><!@TM:1725942326> | Input gpaddr_to_be_flushed_i is unused.
Finished optimization stage 2 on cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:42:28:42:36:@W:CL247:@XP_MSG">cva6_tlb.sv(42)</a><!@TM:1725942326> | Input port bit 85 of update_i[108:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:36:16:36:28:@N:CL159:@XP_MSG">cva6_tlb.sv(36)</a><!@TM:1725942326> | Input flush_vvma_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:37:16:37:28:@N:CL159:@XP_MSG">cva6_tlb.sv(37)</a><!@TM:1725942326> | Input flush_gvma_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:39:16:39:27:@N:CL159:@XP_MSG">cva6_tlb.sv(39)</a><!@TM:1725942326> | Input g_st_enbl_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:40:16:40:19:@N:CL159:@XP_MSG">cva6_tlb.sv(40)</a><!@TM:1725942326> | Input v_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:46:41:46:50:@N:CL159:@XP_MSG">cva6_tlb.sv(46)</a><!@TM:1725942326> | Input lu_vmid_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:52:41:52:61:@N:CL159:@XP_MSG">cva6_tlb.sv(52)</a><!@TM:1725942326> | Input vmid_to_be_flushed_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:54:36:54:58:@N:CL159:@XP_MSG">cva6_tlb.sv(54)</a><!@TM:1725942326> | Input gpaddr_to_be_flushed_i is unused.
Finished optimization stage 2 on cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:142:32:142:54:@N:CL159:@XP_MSG">load_store_unit.sv(142)</a><!@TM:1725942326> | Input dcache_wbuffer_empty_i is unused.
Finished optimization stage 2 on load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0 .......
Finished optimization stage 2 on lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on shift_reg__internal_typedef_160_57_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv:20:17:20:22:@N:CL159:@XP_MSG">shift_reg.sv(20)</a><!@TM:1725942326> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv:21:17:21:23:@N:CL159:@XP_MSG">shift_reg.sv(21)</a><!@TM:1725942326> | Input rst_ni is unused.
Finished optimization stage 2 on shift_reg__internal_typedef_160_57_0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on shift_reg__internal_typedef_159_56_1 .......
Finished optimization stage 2 on shift_reg__internal_typedef_159_56_1 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on lzc_2_0_1 .......
Finished optimization stage 2 on lzc_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:458:2:458:11:@N:CL201:@XP_MSG">load_unit.sv(458)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0110
   0111
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:39:21:39:31:@W:CL247:@XP_MSG">load_unit.sv(39)</a><!@TM:1725942326> | Input port bit 119 of lsu_ctrl_i[119:0] is unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:190:45:190:55:@A:CL153:@XP_MSG">cva6.sv(190)</a><!@TM:1725942326> | *Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:67:35:67:45:@N:CL159:@XP_MSG">load_unit.sv(67)</a><!@TM:1725942326> | Input dtlb_ppn_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:73:16:73:36:@N:CL159:@XP_MSG">load_unit.sv(73)</a><!@TM:1725942326> | Input store_buffer_empty_i is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on amo_buffer_25_layer0 .......
Finished optimization stage 2 on amo_buffer_25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on cva6_fifo_v3_amo_op_t_54_0_32s_1s_0_1s_1s .......
Finished optimization stage 2 on cva6_fifo_v3_amo_op_t_54_0_32s_1s_0_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52__internal_typedef_20_24_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:40:21:40:31:@W:CL247:@XP_MSG">store_unit.sv(40)</a><!@TM:1725942326> | Input port bit 119 of lsu_ctrl_i[119:0] is unused</font>

Finished optimization stage 2 on store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_52__internal_typedef_20_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:190:45:190:55:@A:CL153:@XP_MSG">cva6.sv(190)</a><!@TM:1725942326> | *Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on mult__internal_typedef_21_50__internal_typedef_21_22_layer0 .......
Finished optimization stage 2 on mult__internal_typedef_21_50__internal_typedef_21_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on serdiv_32_0s_21_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@N:CL201:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942326> | Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on serdiv_32_0s_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on lzc_32_18446744073709551615s_5 .......
Finished optimization stage 2 on lzc_32_18446744073709551615s_5 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on multiplier_20_layer0 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:48:6:48:13:@A:CL153:@XP_MSG">multiplier.sv(48)</a><!@TM:1725942326> | *Unassigned bits of clmul_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:48:24:48:32:@A:CL153:@XP_MSG">multiplier.sv(48)</a><!@TM:1725942326> | *Unassigned bits of clmulr_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on multiplier_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on csr_buffer__internal_typedef_21_49__internal_typedef_21_19_layer0 .......
Finished optimization stage 2 on csr_buffer__internal_typedef_21_49__internal_typedef_21_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48__internal_typedef_21_18_layer0 .......
Finished optimization stage 2 on branch_unit__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21_48__internal_typedef_21_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on alu__internal_typedef_21_47_1__internal_typedef_21_17_layer0 .......
Finished optimization stage 2 on alu__internal_typedef_21_47_1__internal_typedef_21_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10_Z16_layer0 .......
Finished optimization stage 2 on issue_stage__internal_typedef_18__internal_typedef_10__internal_typedef_11__internal_typedef_21__internal_typedef_17__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_10_Z16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on ariane_regfile_32_2_18446744073709551615s_5s_32s_15_layer0 .......
Finished optimization stage 2 on ariane_regfile_32_2_18446744073709551615s_5s_32s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:40:56:40:69:@W:CL247:@XP_MSG">issue_read_operands.sv(40)</a><!@TM:1725942326> | Input port bit 175 of issue_instr_i[269:0] is unused</font>

Finished optimization stage 2 on issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45__internal_typedef_42_13_layer0 .......
Finished optimization stage 2 on cvxif_issue_register_commit_if_driver__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_45__internal_typedef_42_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree_12_32_1_1_0_1_4__internal_typedef_6 .......
Finished optimization stage 2 on rr_arb_tree_12_32_1_1_0_1_4__internal_typedef_6 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen44_43_9_32s_1_1_0_1_4__internal_typedef_158 .......
Finished optimization stage 2 on rr_arb_tree__gen44_43_9_32s_1_1_0_1_4__internal_typedef_158 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen43_42_9_32s_1_1_0_1_4__internal_typedef_156 .......
Finished optimization stage 2 on rr_arb_tree__gen43_42_9_32s_1_1_0_1_4__internal_typedef_156 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen42_41_9_32s_1_1_0_1_4__internal_typedef_154 .......
Finished optimization stage 2 on rr_arb_tree__gen42_41_9_32s_1_1_0_1_4__internal_typedef_154 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen41_40_9_32s_1_1_0_1_4__internal_typedef_152 .......
Finished optimization stage 2 on rr_arb_tree__gen41_40_9_32s_1_1_0_1_4__internal_typedef_152 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen40_39_9_32s_1_1_0_1_4__internal_typedef_150 .......
Finished optimization stage 2 on rr_arb_tree__gen40_39_9_32s_1_1_0_1_4__internal_typedef_150 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen39_38_9_32s_1_1_0_1_4__internal_typedef_148 .......
Finished optimization stage 2 on rr_arb_tree__gen39_38_9_32s_1_1_0_1_4__internal_typedef_148 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen38_37_9_32s_1_1_0_1_4__internal_typedef_146 .......
Finished optimization stage 2 on rr_arb_tree__gen38_37_9_32s_1_1_0_1_4__internal_typedef_146 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen37_36_9_32s_1_1_0_1_4__internal_typedef_144 .......
Finished optimization stage 2 on rr_arb_tree__gen37_36_9_32s_1_1_0_1_4__internal_typedef_144 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen36_35_9_32s_1_1_0_1_4__internal_typedef_142 .......
Finished optimization stage 2 on rr_arb_tree__gen36_35_9_32s_1_1_0_1_4__internal_typedef_142 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen35_34_9_32s_1_1_0_1_4__internal_typedef_140 .......
Finished optimization stage 2 on rr_arb_tree__gen35_34_9_32s_1_1_0_1_4__internal_typedef_140 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen34_33_9_32s_1_1_0_1_4__internal_typedef_138 .......
Finished optimization stage 2 on rr_arb_tree__gen34_33_9_32s_1_1_0_1_4__internal_typedef_138 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen33_32_9_32s_1_1_0_1_4__internal_typedef_136 .......
Finished optimization stage 2 on rr_arb_tree__gen33_32_9_32s_1_1_0_1_4__internal_typedef_136 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen32_31_9_32s_1_1_0_1_4__internal_typedef_134 .......
Finished optimization stage 2 on rr_arb_tree__gen32_31_9_32s_1_1_0_1_4__internal_typedef_134 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen31_30_9_32s_1_1_0_1_4__internal_typedef_132 .......
Finished optimization stage 2 on rr_arb_tree__gen31_30_9_32s_1_1_0_1_4__internal_typedef_132 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen30_29_9_32s_1_1_0_1_4__internal_typedef_130 .......
Finished optimization stage 2 on rr_arb_tree__gen30_29_9_32s_1_1_0_1_4__internal_typedef_130 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen29_28_9_32s_1_1_0_1_4__internal_typedef_128 .......
Finished optimization stage 2 on rr_arb_tree__gen29_28_9_32s_1_1_0_1_4__internal_typedef_128 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen28_27_9_32s_1_1_0_1_4__internal_typedef_126 .......
Finished optimization stage 2 on rr_arb_tree__gen28_27_9_32s_1_1_0_1_4__internal_typedef_126 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen27_26_9_32s_1_1_0_1_4__internal_typedef_124 .......
Finished optimization stage 2 on rr_arb_tree__gen27_26_9_32s_1_1_0_1_4__internal_typedef_124 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen26_25_9_32s_1_1_0_1_4__internal_typedef_122 .......
Finished optimization stage 2 on rr_arb_tree__gen26_25_9_32s_1_1_0_1_4__internal_typedef_122 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen25_24_9_32s_1_1_0_1_4__internal_typedef_120 .......
Finished optimization stage 2 on rr_arb_tree__gen25_24_9_32s_1_1_0_1_4__internal_typedef_120 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen24_23_9_32s_1_1_0_1_4__internal_typedef_118 .......
Finished optimization stage 2 on rr_arb_tree__gen24_23_9_32s_1_1_0_1_4__internal_typedef_118 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen23_22_9_32s_1_1_0_1_4__internal_typedef_116 .......
Finished optimization stage 2 on rr_arb_tree__gen23_22_9_32s_1_1_0_1_4__internal_typedef_116 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen22_21_9_32s_1_1_0_1_4__internal_typedef_114 .......
Finished optimization stage 2 on rr_arb_tree__gen22_21_9_32s_1_1_0_1_4__internal_typedef_114 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen21_20_9_32s_1_1_0_1_4__internal_typedef_112 .......
Finished optimization stage 2 on rr_arb_tree__gen21_20_9_32s_1_1_0_1_4__internal_typedef_112 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen20_19_9_32s_1_1_0_1_4__internal_typedef_110 .......
Finished optimization stage 2 on rr_arb_tree__gen20_19_9_32s_1_1_0_1_4__internal_typedef_110 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen19_18_9_32s_1_1_0_1_4__internal_typedef_108 .......
Finished optimization stage 2 on rr_arb_tree__gen19_18_9_32s_1_1_0_1_4__internal_typedef_108 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen18_17_9_32s_1_1_0_1_4__internal_typedef_106 .......
Finished optimization stage 2 on rr_arb_tree__gen18_17_9_32s_1_1_0_1_4__internal_typedef_106 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen17_16_9_32s_1_1_0_1_4__internal_typedef_104 .......
Finished optimization stage 2 on rr_arb_tree__gen17_16_9_32s_1_1_0_1_4__internal_typedef_104 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen16_15_9_32s_1_1_0_1_4__internal_typedef_102 .......
Finished optimization stage 2 on rr_arb_tree__gen16_15_9_32s_1_1_0_1_4__internal_typedef_102 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen15_14_9_32s_1_1_0_1_4__internal_typedef_100 .......
Finished optimization stage 2 on rr_arb_tree__gen15_14_9_32s_1_1_0_1_4__internal_typedef_100 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen14_13_9_32s_1_1_0_1_4__internal_typedef_98 .......
Finished optimization stage 2 on rr_arb_tree__gen14_13_9_32s_1_1_0_1_4__internal_typedef_98 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on rr_arb_tree__gen13_12_9_32s_1_1_0_1_4__internal_typedef_96 .......
Finished optimization stage 2 on rr_arb_tree__gen13_12_9_32s_1_1_0_1_4__internal_typedef_96 (CPU Time 0h:00m:00s, Memory Used current: 572MB peak: 583MB)
Running optimization stage 2 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:CL134:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Found RAM mem_q, depth=8, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:CL134:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942326> | Found RAM mem_q, depth=8, width=32
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[7][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[8][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[9][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[10][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[11][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[12][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[13][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[14][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[15][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[16][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[17][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[18][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[19][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[20][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[21][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[22][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[23][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[24][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[25][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[26][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[27][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[28][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[29][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[30][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:35:63:35:79:@A:CL153:@XP_MSG">scoreboard.sv(35)</a><!@TM:1725942326> | *Unassigned bits of rd_clobber_fpr_o[31][3:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0 (CPU Time 0h:00m:19s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:56:22:56:27:@W:CL247:@XP_MSG">decoder.sv(56)</a><!@TM:1725942326> | Input port bit 0 of irq_i[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 108 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 106 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 104 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 102 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 100 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 76 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 74 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 72 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 70 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 68 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 44 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 42 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 40 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 38 of irq_ctrl_i[129:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:58:21:58:31:@W:CL247:@XP_MSG">decoder.sv(58)</a><!@TM:1725942326> | Input port bit 36 of irq_ctrl_i[129:0] is unused</font>

Finished optimization stage 2 on decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on cvxif_compressed_if_driver__gen6__gen7_8__gen7_10_layer0 .......
Finished optimization stage 2 on cvxif_compressed_if_driver__gen6__gen7_8__gen7_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on compressed_decoder_9_layer0 .......
Finished optimization stage 2 on compressed_decoder_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0 .......
Finished optimization stage 2 on id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on instr_scan_7_layer0 .......
Finished optimization stage 2 on instr_scan_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/frontend/bht.sv:37:23:37:35:@W:CL247:@XP_MSG">bht.sv(37)</a><!@TM:1725942326> | Input port bit 1 of bht_update_i[33:0] is unused</font>

Finished optimization stage 2 on bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on btb__gen3__gen4_5_Z5_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/anonymous/code/cva6/core/frontend/btb.sv:45:23:45:35:@W:CL247:@XP_MSG">btb.sv(45)</a><!@TM:1725942326> | Input port bit 32 of btb_update_i[64:0] is unused</font>

Finished optimization stage 2 on btb__gen3__gen4_5_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on ras__gen2_4_2_4_layer0 .......
Finished optimization stage 2 on ras__gen2_4_2_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 .......
Finished optimization stage 2 on frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s .......
Finished optimization stage 2 on cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s .......
Finished optimization stage 2 on cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on popcount_2_2s_2s .......
Finished optimization stage 2 on popcount_2_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on lzc_2_0s_1 .......
Finished optimization stage 2 on lzc_2_0s_1 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 720MB)
Running optimization stage 2 on instr_queue__internal_typedef_16_1_0s_2_layer0 .......
Finished optimization stage 2 on instr_queue__internal_typedef_16_1_0s_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 752MB)
Running optimization stage 2 on cva6_fifo_v3_0_32_2s_0_1s_2s .......
Finished optimization stage 2 on cva6_fifo_v3_0_32_2s_0_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 752MB)
Running optimization stage 2 on instr_realign_1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/anonymous/code/cva6/core/instr_realign.sv:347:2:347:11:@W:CL260:@XP_MSG">instr_realign.sv(347)</a><!@TM:1725942326> | Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Finished optimization stage 2 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 720MB peak: 752MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:47s; Memory used current: 720MB peak: 752MB)


Process completed successfully.
# Tue Sep 10 12:25:25 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574</a>

@N: : <!@TM:1725942326> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 259MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 10 12:25:26 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/cva6_1_impl_1_comp.rt.csv:@XP_FILE">cva6_1_impl_1_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:50s; Memory used current: 39MB peak: 39MB)

Process took 0h:00m:50s realtime, 0h:00m:50s cputime

Process completed successfully.
# Tue Sep 10 12:25:26 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1725942275>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:22:43, @5398574</a>

@N: : <!@TM:1725942328> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 294MB peak: 294MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 10 12:25:28 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1725942275>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1725942275>
# Tue Sep 10 12:25:28 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 544MB peak: 544MB)

Reading constraint file: /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1_scck.rpt:@XP_FILE">cva6_1_impl_1_scck.rpt</a>
See clock summary report "/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1725942334> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1725942334> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1725942334> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1725942334> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 621MB peak: 622MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 621MB peak: 622MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 630MB peak: 630MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 632MB peak: 632MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/anonymous/code/cva6/core/frontend/btb.sv:63:9:63:17:@W:BN114:@XP_MSG">btb.sv(63)</a><!@TM:1725942334> | Removing instance i_unread (in view: work.btb__gen3__gen4_5_Z5_layer0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/anonymous/code/cva6/core/frontend/bht.sv:51:9:51:17:@W:BN114:@XP_MSG">bht.sv(51)</a><!@TM:1725942334> | Removing instance i_unread (in view: work.bht__gen5_6_128_1s_64_1s_1s_8s_6_layer0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:510:9:510:26:@W:BN114:@XP_MSG">instr_queue.sv(510)</a><!@TM:1725942334> | Removing instance i_unread_fifo_pos (in view: work.instr_queue__internal_typedef_16_1_0s_2_layer0(verilog)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:509:9:509:29:@W:BN114:@XP_MSG">instr_queue.sv(509)</a><!@TM:1725942334> | Removing instance i_unread_branch_mask (in view: work.instr_queue__internal_typedef_16_1_0s_2_layer0(verilog)) because it does not drive other instances.</font>
NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942334> | Removing sequential instance id_stage_i.issue_q[0].sbe.ex.valid because it is equivalent to instance id_stage_i.issue_q[0].sbe.valid. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_7(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_5(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_7(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_4(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_4(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256_none_0s_64_8_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256_none_0s_0_0s_23_5(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[2\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[3\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_256_256_0_none_1s_0_0s_256_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[2\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[3\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_256_256_0_none_1s_0_0s_256_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[2\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[3\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_256_256_0_none_1s_0_0s_256_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[2\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[3\]\.i_tc_sram_wrapper (in view: work.sram_256_256_0_none_0s_256_256_32_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_256_256_0_none_1s_0_0s_256_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:355:2:355:11:@N:BN362:@XP_MSG">wt_dcache_mem.sv(355)</a><!@TM:1725942334> | Removing sequential instance cmp_en_q (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[2\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[3\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[1\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[5\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[6\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[7\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[4\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:341:6:341:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(341)</a><!@TM:1725942334> | Removing instance gen_tag_srams\[0\]\.i_tag_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:315:6:315:17:@N:BN115:@XP_MSG">wt_dcache_mem.sv(315)</a><!@TM:1725942334> | Removing instance gen_data_banks\[3\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:315:6:315:17:@N:BN115:@XP_MSG">wt_dcache_mem.sv(315)</a><!@TM:1725942334> | Removing instance gen_data_banks\[0\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:315:6:315:17:@N:BN115:@XP_MSG">wt_dcache_mem.sv(315)</a><!@TM:1725942334> | Removing instance gen_data_banks\[1\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:315:6:315:17:@N:BN115:@XP_MSG">wt_dcache_mem.sv(315)</a><!@TM:1725942334> | Removing instance gen_data_banks\[2\]\.i_data_sram (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:263:4:263:16:@N:BN115:@XP_MSG">wt_dcache_mem.sv(263)</a><!@TM:1725942334> | Removing instance i_lzc_rd_hit (in view: work.wt_dcache_mem__internal_typedef_167_76_8s_4s_4_2s_3s_50_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@N:BN362:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942334> | Removing sequential instance rd_req_q (in view: work.wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@N:BN362:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942334> | Removing sequential instance rd_req_q (in view: work.wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:203:4:203:14:@N:BN115:@XP_MSG">wt_dcache_missunit.sv(203)</a><!@TM:1725942334> | Removing instance i_lfsr_inv (in view: work.wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:193:4:193:13:@N:BN115:@XP_MSG">wt_dcache_missunit.sv(193)</a><!@TM:1725942334> | Removing instance i_lzc_inv (in view: work.wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:225:10:225:21:@N:BN115:@XP_MSG">rr_arb_tree.sv(225)</a><!@TM:1725942334> | Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_lower (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv:216:10:216:21:@N:BN115:@XP_MSG">rr_arb_tree.sv(216)</a><!@TM:1725942334> | Removing instance gen_arbiter\.gen_int_rr\.gen_fair_arb\.i_lzc_upper (in view: work.rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_6(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:MO129:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942334> | Sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.inv_q is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_23_1s_0s_256s_none_0s_64_64_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_23_1s_0s_256s_none_0s_0_0s_23_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_2(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[1\]\.i_tc_sram_wrapper (in view: work.sram_128_128_0_256s_none_0s_128_128_16_3(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram_cache.sv:111:8:111:17:@N:BN115:@XP_MSG">sram_cache.sv(111)</a><!@TM:1725942334> | Removing instance genblk1\.data_sram (in view: work.sram_cache_128_128_0_256s_none_0s_0_0s_128_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:BN362:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942334> | Removing sequential instance repl_way_oh_q[3:0] (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:492:6:492:15:@N:BN115:@XP_MSG">cva6_icache.sv(492)</a><!@TM:1725942334> | Removing instance gen_sram\[3\]\.data_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:492:6:492:15:@N:BN115:@XP_MSG">cva6_icache.sv(492)</a><!@TM:1725942334> | Removing instance gen_sram\[0\]\.data_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:492:6:492:15:@N:BN115:@XP_MSG">cva6_icache.sv(492)</a><!@TM:1725942334> | Removing instance gen_sram\[1\]\.data_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:492:6:492:15:@N:BN115:@XP_MSG">cva6_icache.sv(492)</a><!@TM:1725942334> | Removing instance gen_sram\[2\]\.data_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:466:6:466:14:@N:BN115:@XP_MSG">cva6_icache.sv(466)</a><!@TM:1725942334> | Removing instance gen_sram\[2\]\.tag_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:466:6:466:14:@N:BN115:@XP_MSG">cva6_icache.sv(466)</a><!@TM:1725942334> | Removing instance gen_sram\[0\]\.tag_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:466:6:466:14:@N:BN115:@XP_MSG">cva6_icache.sv(466)</a><!@TM:1725942334> | Removing instance gen_sram\[1\]\.tag_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:466:6:466:14:@N:BN115:@XP_MSG">cva6_icache.sv(466)</a><!@TM:1725942334> | Removing instance gen_sram\[3\]\.tag_sram (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:435:4:435:13:@N:BN115:@XP_MSG">cva6_icache.sv(435)</a><!@TM:1725942334> | Removing instance i_lzc_hit (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:412:4:412:10:@N:BN115:@XP_MSG">cva6_icache.sv(412)</a><!@TM:1725942334> | Removing instance i_lfsr (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:402:4:402:9:@N:BN115:@XP_MSG">cva6_icache.sv(402)</a><!@TM:1725942334> | Removing instance i_lzc (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942334> | Removing sequential instance icache_rtrn_tid_q[1:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942334> | Removing sequential instance write_pointer_q[1:0] (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942334> | Removing sequential instance read_pointer_q[1:0] (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q[1:0] (in view: work.cva6_fifo_v3_0_2_4_2s_4_2(verilog)) of type view:PrimLib.ram2(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:140:8:140:20:@N:BN115:@XP_MSG">load_unit.sv(140)</a><!@TM:1725942334> | Removing instance ldbuf_free_index_multi_gen\.lzc_windex_i (in view: work.load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.gva is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.reserved[9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.reserved[9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.rsw[1:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.rsw[1:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.x (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.v (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.r (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[1\]\.pte\.a (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.x (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.v (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.r (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance content_q\[0\]\.pte\.a (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_32_1s_0s_64_none_0s_64_8_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_24s_1s_0s_64_none_0s_64s_64s_8s_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_32_1s_0s_64_none_0s_64_8_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/common/local/util/sram.sv:75:8:75:25:@N:BN115:@XP_MSG">sram.sv(75)</a><!@TM:1725942334> | Removing instance gen_cut\[0\]\.i_tc_sram_wrapper (in view: work.sram_24s_1s_0s_64_none_0s_64s_64s_8s_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:484:10:484:18:@N:BN115:@XP_MSG">cva6_shared_tlb.sv(484)</a><!@TM:1725942334> | Removing instance gen_sram\[0\]\.genblk1\.g_content_sram\[0\]\.pte_sram (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:484:10:484:18:@N:BN115:@XP_MSG">cva6_shared_tlb.sv(484)</a><!@TM:1725942334> | Removing instance gen_sram\[1\]\.genblk1\.g_content_sram\[0\]\.pte_sram (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:464:8:464:16:@N:BN115:@XP_MSG">cva6_shared_tlb.sv(464)</a><!@TM:1725942334> | Removing instance gen_sram\[0\]\.genblk1\.tag_sram (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:464:8:464:16:@N:BN115:@XP_MSG">cva6_shared_tlb.sv(464)</a><!@TM:1725942334> | Removing instance gen_sram\[1\]\.genblk1\.tag_sram (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:MO129:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.plru_tree_q[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:MO129:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_itlb.tags_q[1].asid[0] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.valid (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[1\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[1\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.asid[0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_60_2_0s_18446744073709551615_29_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:182:4:182:10:@N:BN115:@XP_MSG">cva6_mmu.sv(182)</a><!@TM:1725942334> | Removing instance i_itlb (in view: work.cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942334> | Removing sequential instance tlb_update_asid_q[0] (in view: work.cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942334> | Removing sequential instance global_mapping_q (in view: work.cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@N:BN362:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942334> | Removing sequential instance itlb_vpn_q[19:0] (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:MO129:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.plru_tree_q[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@W:MO129:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_dtlb.tags_q[1].asid[0] is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.valid (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[1\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[1\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.vpn\[1\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.vpn\[0\][9:0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_tlb.sv:387:2:387:11:@N:BN362:@XP_MSG">cva6_tlb.sv(387)</a><!@TM:1725942334> | Removing sequential instance tags_q\[0\]\.asid[0] (in view: work.cva6_tlb__internal_typedef_162__internal_typedef_163_61_2_0s_18446744073709551615_30_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_hit_q is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_is_page_q[0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.d is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.u is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:MO129:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942334> | Sequential instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.dtlb_pte_q.w is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:210:4:210:10:@N:BN115:@XP_MSG">cva6_mmu.sv(210)</a><!@TM:1725942334> | Removing instance i_dtlb (in view: work.cva6_mmu__gen45__gen46__gen47__gen48__gen49__gen50__gen51_59_Z37_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@N:BN362:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942334> | Removing sequential instance dtlb_req_q (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@N:BN362:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942334> | Removing sequential instance dtlb_vpn_q[19:0] (in view: work.cva6_shared_tlb__internal_typedef_162__internal_typedef_163_62_2s_0s_32_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:444:4:444:20:@N:BN115:@XP_MSG">load_store_unit.sv(444)</a><!@TM:1725942334> | Removing instance i_pipe_reg_store (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:692:6:692:15:@N:BN362:@XP_MSG">ex_stage.sv(692)</a><!@TM:1725942334> | Removing sequential instance genblk3\.genblk2\.vaddr_to_be_flushed[31:0] (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:692:6:692:15:@N:BN362:@XP_MSG">ex_stage.sv(692)</a><!@TM:1725942334> | Removing sequential instance genblk3\.genblk2\.asid_to_be_flushed[0] (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/ex_stage.sv:660:6:660:15:@N:BN362:@XP_MSG">ex_stage.sv(660)</a><!@TM:1725942334> | Removing sequential instance genblk3\.genblk1\.current_instruction_is_sfence_vma (in view: work.ex_stage__internal_typedef_18__internal_typedef_10__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20__internal_typedef_43_46_Z38_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@N:BN362:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942334> | Removing sequential instance x_transaction_rejected_o (in view: work.issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:471:6:471:15:@N:BN115:@XP_MSG">scoreboard.sv(471)</a><!@TM:1725942334> | Removing instance genblk4\[0\]\.i_sel_rs3 (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:342:6:342:24:@N:BN115:@XP_MSG">scoreboard.sv(342)</a><!@TM:1725942334> | Removing instance gen_sel_clobbers\[0\]\.i_sel_gpr_clobbers (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:200:4:200:43:@N:BN115:@XP_MSG">issue_read_operands.sv(200)</a><!@TM:1725942334> | Removing instance i_cvxif_issue_register_commit_if_driver (in view: work.issue_read_operands__internal_typedef_10__internal_typedef_21__internal_typedef_17_rs3_len_t__internal_typedef_39__internal_typedef_40__internal_typedef_41__internal_typedef_42_44_Z14_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@N:BN362:@XP_MSG">frontend.sv(417)</a><!@TM:1725942334> | Removing sequential instance speculative_q (in view: work.frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:161:6:161:24:@N:BN115:@XP_MSG">instr_queue.sv(161)</a><!@TM:1725942334> | Removing instance gen_multiple_instr_per_fetch_with_C\.i_lzc_branch_index (in view: work.instr_queue__internal_typedef_16_1_0s_2_layer0(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN115' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synlog/cva6_1_impl_1_premap.srr -id BN115' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN115} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@N:BN362:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942334> | Removing sequential instance issue_q\[0\]\.is_ctrl_flow (in view: work.id_stage__internal_typedef_10__internal_typedef_11__internal_typedef_16__internal_typedef_19__internal_typedef_17__internal_typedef_46__internal_typedef_37__internal_typedef_38_7_Z8_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942334> | Removing sequential instance dcache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942334> | Removing sequential instance dcache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942334> | Removing sequential instance icache_rd_shift_user_q\[1\][31:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942334> | Removing sequential instance icache_rd_shift_user_q\[0\][31:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 696MB peak: 696MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_gva (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_gva (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_gva (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_gva (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_gva (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_gva (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_gva (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942334> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_gva (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[0\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[1\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[2\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[3\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[4\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[5\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[6\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942334> | Removing sequential instance mem_q\[7\]\.sbe\.vfp (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine state_q[2:0] (in view: work.serdiv_32_0s_21_layer0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_q[6:0] (in view: work.cva6_ptw__internal_typedef_162__internal_typedef_163__gen50__gen51_63_0s_36_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state_q[6:0] (in view: work.load_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_20_55_0_1s_26_layer0(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0110 -> 0100000
   0111 -> 1000000
Encoding state machine state_q[5:0] (in view: work.cva6_icache__gen58__gen59__gen60__gen61__gen62__gen63_70_Z45_layer0(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine state_q[6:0] (in view: work.wt_dcache_missunit__internal_typedef_165__internal_typedef_166_72_8s_1_4s_48_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl__gen68__gen69_77_8s_1_53_layer0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state_q[7:0] (in view: work.wt_dcache_ctrl__gen70__gen71_78_8s_1_54_layer0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine wr_state_q[2:0] (in view: work.axi_shim__gen66__gen67_82_2_1s_55_layer0(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10

Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 705MB peak: 705MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 706MB peak: 706MB)

@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1725942334> | Applying syn_allowed_resources blockrams=2 on compile point scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1725942334> | Applying syn_allowed_resources blockrams=1 on compile point load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1725942334> | Applying syn_allowed_resources blockrams=4 on compile point wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1725942334> | Applying syn_allowed_resources blockrams=990 on top level netlist cva6  

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 706MB peak: 706MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start          Requested     Requested     Clock        Clock          Clock
Level     Clock          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------
0 -       cva6|clk_i     200.0 MHz     5.000         inferred     (multiple)     10892
======================================================================================



Clock Load Summary
***********************

               Clock     Source          Clock Pin                                                   Non-clock Pin     Non-clock Pin
Clock          Load      Pin             Seq Example                                                 Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
cva6|clk_i     10892     clk_i(port)     gen_cache_wt\.i_cache_subsystem.i_adapter.amo_gen_r_q.C     -                 -            
====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/anonymous/code/cva6/core/instr_realign.sv:347:2:347:11:@W:MT530:@XP_MSG">instr_realign.sv(347)</a><!@TM:1725942334> | Found inferred clock cva6|clk_i which controls 10892 sequential elements including i_frontend.i_instr_realign.unaligned_q. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport8></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 10807 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ===================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                               
--------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/cva6_1_impl_1_prem.srm@|S:clk_i@|E:gen_perf_counter\.perf_counters_i.generic_counter_q\[6\][63:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       clk_i               port                   10807      gen_perf_counter\.perf_counters_i.generic_counter_q\[6\][63:0]
======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1725942334> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 705MB peak: 706MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 705MB peak: 706MB)


Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 705MB peak: 706MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 617MB peak: 706MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Sep 10 12:25:34 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1725942275>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1725942275>
# Tue Sep 10 12:25:35 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
<a name=mapperReport19></a>Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1725942666> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1725942666> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1725942666> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:15:7:15:17:@N:MF104:@XP_MSG">scoreboard.sv(15)</a><!@TM:1725942666> | Found compile point of type hard on View view:work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:16:7:16:22:@N:MF104:@XP_MSG">load_store_unit.sv(16)</a><!@TM:1725942666> | Found compile point of type hard on View view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:16:7:16:16:@N:MF104:@XP_MSG">wt_dcache.sv(16)</a><!@TM:1725942666> | Found compile point of type hard on View view:work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue Sep 10 12:25:36 2024
Mapping cva6 as a separate process
Mapping load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0 as a separate process
Mapping scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0 as a separate process
Mapping wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0 as a separate process
MCP Status: 4 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv:16:7:16:16:@N:MF106:@XP_MSG">wt_dcache.sv(16)</a><!@TM:1725942666> | Mapping Compile point view:work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 593MB peak: 593MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1725942666> | Removing instance CP_fanout_cell_work_wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.</font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[2:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[2:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:MF135:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1[3:0] is 4 words by 4 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:MF135:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.hit[7:0] is 8 words by 8 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 594MB peak: 594MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:237:2:237:11:@N:BN362:@XP_MSG">store_buffer.sv(237)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net inp_01[134] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_26844 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[4] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[5] has multiple drivers .</font> 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:230:9:230:46:@N:MF179:@XP_MSG">store_buffer.sv(230)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[6\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[4\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs2_fwd_req (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_scoreboard.genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs1_fwd_req (in view: work.cva6(verilog))
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_8 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_9 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_10 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_11 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_12 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_13 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_14 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_15 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_16 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_17 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_18 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_19 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_20 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_21 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_22 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_23 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_24 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_25 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_26 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_27 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_28 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_29 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_30 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_31 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_8 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_9 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_10 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_11 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_12 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_13 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_14 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_15 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_16 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_17 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_18 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_19 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_20 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_21 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_22 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_23 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_24 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_25 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_26 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_27 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_28 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_29 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_30 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_31 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_32 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_8 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_9 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_10 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_11 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_12 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_13 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_14 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_15 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_16 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_17 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_18 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_19 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_20 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_21 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_22 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_23 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_24 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_25 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_26 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_27 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_28 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_31 has multiple drivers .</font> 

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@W:BN132:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@W:BN132:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:587:2:587:11:@N:MO231:@XP_MSG">wt_dcache_missunit.sv(587)</a><!@TM:1725942666> | Found counter in view:work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog) instance i_wt_dcache_missunit.cnt_q[7:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[2\]\.un28_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[3\]\.un38_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[4\]\.un48_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[5\]\.un58_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[6\]\.un68_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[7\]\.un78_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l2\.un46_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l3\.un62_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un3_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un9_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un21_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv:68:2:68:11:@N:MO231:@XP_MSG">exp_backoff.sv(68)</a><!@TM:1725942666> | Found counter in view:work.exp_backoff_3s_16s_16s(verilog) instance cnt_q[15:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:MF135:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2:0] is 4 words by 3 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF135:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_rtrn_id_fifo.gen_asic_queue\.mem_q[1:0] is 4 words by 2 bits.
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@N:FO126:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Generating RAM tx_stat_q_1[3:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[5\]\.un34_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[6\]\.un40_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[7\]\.un46_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[1\]\.un14_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[2\]\.un22_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[3\]\.un30_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[4\]\.un38_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[5\]\.un46_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[6\]\.un54_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[7\]\.un62_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[2\]\.un16_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[3\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_flags\[4\]\.un28_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[0\]\.un3_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[1\]\.un11_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[2\]\.un19_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[3\]\.un27_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[4\]\.un35_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[5\]\.un43_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[6\]\.un51_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:434:54:434:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(434)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[7\]\.un59_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:435:54:435:82:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(435)</a><!@TM:1725942666> | Found 8 by 8 bit equality operator ('==') gen_flags\[0\]\.un6_inval_hit (in view: work.wt_dcache_wbuffer__gen64__gen65__internal_typedef_167_73_8s__internal_typedef_167_49_layer0(verilog))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram1_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram1_[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram1_[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram2_[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram2_[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram2_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram3_[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram3_[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram3_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram0_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram0_[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:611:2:611:11:@W:BN132:@XP_MSG">wt_dcache_wbuffer.sv(611)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q.tx_stat_q_ram0_[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1725942666> | RAM tx_stat_q_1[3:0] required 12 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1725942666> | RAM tx_stat_q[2:0] required 3 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 605MB peak: 606MB)


Finished factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 623MB peak: 623MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 1245MB peak: 1245MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1245MB peak: 1245MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 1245MB peak: 1245MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 1245MB peak: 1245MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q_1 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 1245MB peak: 1245MB)


Finished technology mapping (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 1307MB peak: 1307MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:22s		   -15.72ns		6754 /      2456
   2		0h:01m:22s		   -15.72ns		6733 /      2456
   3		0h:01m:22s		   -15.67ns		6747 /      2456
   4		0h:01m:22s		   -15.62ns		6751 /      2456
   5		0h:01m:23s		   -15.28ns		6760 /      2456
   6		0h:01m:23s		   -15.28ns		6760 /      2456
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][1] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][0] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][2] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][17] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][16] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][3] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][18] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][19] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][5] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][4] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[7\][1] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[7\][0] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][21] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][6] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][20] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[7\][2] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][22] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[1\][23] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[7\][5] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[7\][4] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 20 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   7		0h:01m:28s		   -15.14ns		6760 /      2476
   8		0h:01m:28s		   -14.99ns		6773 /      2476
   9		0h:01m:29s		   -15.23ns		6776 /      2476
  10		0h:01m:29s		   -15.14ns		6783 /      2476
  11		0h:01m:29s		   -14.93ns		6785 /      2476
  12		0h:01m:29s		   -14.88ns		6785 /      2476
  13		0h:01m:29s		   -14.84ns		6787 /      2476
  14		0h:01m:30s		   -15.14ns		6795 /      2476
  15		0h:01m:30s		   -15.22ns		6798 /      2476
  16		0h:01m:30s		   -15.35ns		6803 /      2476
  17		0h:01m:30s		   -15.23ns		6807 /      2476
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][0] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][1] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][2] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][3] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][17] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][16] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][18] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[2\][9] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[2\][8] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][5] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[3\][4] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][19] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[2\][10] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][1] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][0] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][2] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][1] (in view: work.cva6(verilog)) with 7 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][16] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][17] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][20] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][21] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][0] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][17] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][16] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][2] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[6\][1] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[6\][0] (in view: work.cva6(verilog)) with 6 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][18] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[6\][2] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][18] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[5\][22] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][21] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[0\][20] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[2\][12] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[2\][13] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
Added 35 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  18		0h:01m:31s		   -15.21ns		6791 /      2511
  19		0h:01m:31s		   -15.34ns		6801 /      2511
  20		0h:01m:31s		   -14.74ns		6801 /      2511
  21		0h:01m:31s		   -14.71ns		6804 /      2511
  22		0h:01m:32s		   -15.08ns		6820 /      2511
  23		0h:01m:32s		   -14.84ns		6823 /      2511
  24		0h:01m:33s		   -14.85ns		6827 /      2511

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:33s; Memory used current: 1307MB peak: 1307MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1725942666> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:34s; Memory used current: 1307MB peak: 1307MB)


Finished mapping wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0
MCP Status: 3 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/anonymous/code/cva6/core/load_store_unit.sv:16:7:16:22:@N:MF106:@XP_MSG">load_store_unit.sv(16)</a><!@TM:1725942666> | Mapping Compile point view:work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 591MB peak: 591MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1725942666> | Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0_verilog_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1725942666> | Removing instance CP_fanout_cell_work_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0_verilog_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.</font> 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:BZ173:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:MO106:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10290 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10293 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10295 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10296 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10306 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10309 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10310 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10311 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10312 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10315 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .</font> 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 599MB peak: 599MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:587:2:587:11:@N:BN362:@XP_MSG">wt_dcache_missunit.sv(587)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:587:2:587:11:@N:BN362:@XP_MSG">wt_dcache_missunit.sv(587)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mshr_q\.paddr[0] (in view: work.cva6(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@W:BN132:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:BN362:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:BN362:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.vaddr_q[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[3] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[2] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[1] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_rtrn_inv_q\.idx[0] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.in_i_sn[0] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[3\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[4\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[4\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[5\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[5\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_hit_lzc.index_nodes\[6\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.in_i_sn[0] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[3\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[4\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[4\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[5\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[5\]_1_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.index_nodes\[6\]_0_sqmuxa_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10378 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10390 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10392 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10394 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10396 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10398 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10400 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10412 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10414 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10422 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10426 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10428 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10429 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10430 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10431 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10432 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_10433 has multiple drivers .</font> 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[4\]\.un28_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[5\]\.un34_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[6\]\.un40_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[7\]\.un46_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[2\]\.un16_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.gen_flags\[3\]\.un22_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[5\]\.un58_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[6\]\.un68_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[7\]\.un78_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[2\]\.un28_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[3\]\.un38_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[4\]\.un48_wbuffer_hit_oh (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.cva6(verilog))
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net csr_regfile_i.privilege_check\.un1_csr_addr_i_76lto7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net csr_regfile_i.privilege_check\.un1_csr_addr_i_78lto7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .</font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv:256:2:256:11:@N:BN362:@XP_MSG">wt_dcache_ctrl.sv(256)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_wt_dcache.gen_rd_ports\[1\]\.genblk1\.i_wt_dcache_ctrl.address_tag_q[20] (in view: work.cva6(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12548 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12549 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12550 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12551 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12552 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12553 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12554 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12555 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12556 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12557 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12558 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12559 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12560 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12561 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12562 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12563 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12564 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12565 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12566 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12567 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12568 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12569 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12570 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12571 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12572 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12573 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12574 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12575 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12576 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12577 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12578 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12579 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12580 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12581 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12582 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12583 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12584 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12585 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12586 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12587 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12588 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12589 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12590 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12591 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12592 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12593 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12594 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_12595 has multiple drivers .</font> 

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942666> | Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[9] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942666> | Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[8] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942666> | Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[5] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_ptw.sv:617:2:617:11:@N:BN362:@XP_MSG">cva6_ptw.sv(617)</a><!@TM:1725942666> | Removing sequential instance gen_mmu\.i_cva6_mmu.i_ptw.data_rdata_q[4] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_mmu.sv:831:2:831:11:@W:BN132:@XP_MSG">cva6_mmu.sv(831)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[3] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.misaligned_ex_q.cause[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[12] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[13] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[14] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[15] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[16] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[17] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[18] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[19] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[20] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[21] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[0][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[22] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[23] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[24] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[25] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[26] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[27] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[28] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[29] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[30] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@W:BN132:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.shared_tlb_vaddr_q[31] because it is equivalent to instance ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.vpn_q[1][9]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_7_7(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0_2(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_7_8(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0_1(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_7_16(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') un8_match_o (in view: work.pmp_entry_34_32_35_layer0_load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l0\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l1\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l2\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l3\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l0\.un1_page_offset_i_1 (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:230:9:230:46:@N:MF179:@XP_MSG">store_buffer.sv(230)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l1\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l2\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') address_checker_l3\.un1_page_offset_i (in view: work.store_buffer__internal_typedef_24__internal_typedef_25_53__internal_typedef_25_23_layer0(verilog))
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.g_overflow (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.hlvx_inst (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.hs_ld_st_inst (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[10] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[9] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[8] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[7] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[6] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[5] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[4] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[3] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[2] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[1] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.tinst[0] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[31] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[30] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[29] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[28] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[27] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[26] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[25] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[24] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[23] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[22] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[21] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[20] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[19] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[18] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[17] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[16] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[15] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[14] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[13] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[12] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[11] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[10] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[9] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[8] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[7] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[6] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[5] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[4] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[3] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[2] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[1] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.tinst[0] (in view: work.lsu_bypass__internal_typedef_20_58__internal_typedef_20_27_layer0(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 608MB peak: 608MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_mmu/cva6_shared_tlb.sv:342:2:342:11:@N:BN362:@XP_MSG">cva6_shared_tlb.sv(342)</a><!@TM:1725942666> | Removing sequential instance gen_mmu\.i_cva6_mmu.i_shared_tlb.tlb_update_asid_q[0] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 650MB peak: 650MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@W:BN132:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id_0[80:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[0].trans_id[80:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:172:2:172:11:@W:BN132:@XP_MSG">load_unit.sv(172)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation_0[12:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[0].operation[12:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@W:BN132:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_1 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@W:BN132:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q_0 because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.write_pointer_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:348:2:348:11:@W:BN132:@XP_MSG">store_unit.sv(348)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_store_unit.st_data_q_0[31:0] because it is equivalent to instance ex_stage_i.lsu_i.i_store_unit.st_data_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:172:2:172:11:@W:BN132:@XP_MSG">load_unit.sv(172)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation_0[12:0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_q[1].operation[12:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@W:BN132:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id_0[80:0] because it is equivalent to instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q[1].trans_id[80:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:172:2:172:11:@W:BN132:@XP_MSG">load_unit.sv(172)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_1[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/load_unit.sv:172:2:172:11:@W:BN132:@XP_MSG">load_unit.sv(172)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q_0[0] because it is equivalent to instance ex_stage_i.lsu_i.i_load_unit.ldbuf_valid_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:348:2:348:11:@N:BN362:@XP_MSG">store_unit.sv(348)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.st_be_q_mod[1] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:348:2:348:11:@N:BN362:@XP_MSG">store_unit.sv(348)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.st_be_q_mod[2] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_unit.sv:348:2:348:11:@N:BN362:@XP_MSG">store_unit.sv(348)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.st_be_q_mod[3] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 1243MB peak: 1243MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 1243MB peak: 1247MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:01m:07s; Memory used current: 1267MB peak: 1267MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:07s; Memory used current: 1268MB peak: 1268MB)

@N:<a href="@N:FX211:@XP_HELP">FX211</a> : <!@TM:1725942666> | Packed ROM i_store_unit.amo_op_d_0[3:0] (7 input, 4 output) to Block SelectRAM  
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q_1 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Finished preparing to map (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:11s; Memory used current: 1268MB peak: 1268MB)


Finished technology mapping (Real Time elapsed 0h:02m:13s; CPU Time elapsed 0h:02m:13s; Memory used current: 1352MB peak: 1352MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:13s		   -16.45ns		7768 /      3124
   2		0h:02m:14s		   -16.44ns		7684 /      3124
   3		0h:02m:15s		   -15.93ns		7702 /      3124
   4		0h:02m:15s		   -15.91ns		7708 /      3124
   5		0h:02m:15s		   -15.91ns		7707 /      3124

   6		0h:02m:20s		   -15.91ns		7712 /      3124
   7		0h:02m:21s		   -15.48ns		7733 /      3124
   8		0h:02m:22s		   -15.47ns		7747 /      3124
   9		0h:02m:23s		   -15.31ns		7752 /      3124
  10		0h:02m:23s		   -15.38ns		7757 /      3124
  11		0h:02m:23s		   -15.29ns		7757 /      3124
  12		0h:02m:23s		   -15.21ns		7759 /      3124
  13		0h:02m:24s		   -15.34ns		7761 /      3124
  14		0h:02m:24s		   -15.15ns		7764 /      3124
  15		0h:02m:24s		   -15.15ns		7767 /      3124
  16		0h:02m:25s		   -15.05ns		7768 /      3124
  17		0h:02m:25s		   -15.07ns		7773 /      3124


  18		0h:02m:27s		   -14.75ns		7781 /      3124
  19		0h:02m:28s		   -14.56ns		7791 /      3124
  20		0h:02m:28s		   -14.56ns		7792 /      3124
  21		0h:02m:28s		   -14.56ns		7790 /      3124
  22		0h:02m:29s		   -14.56ns		7792 /      3124
  23		0h:02m:29s		   -14.42ns		7791 /      3124
  24		0h:02m:30s		   -14.42ns		7793 /      3124
  25		0h:02m:30s		   -14.51ns		7793 /      3124
  26		0h:02m:31s		   -14.51ns		7795 /      3124
  27		0h:02m:31s		   -14.50ns		7795 /      3124

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:32s; CPU Time elapsed 0h:02m:32s; Memory used current: 1352MB peak: 1352MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[0\]\.address[32] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[0\]\.address[33] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[1\]\.address[32] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[1\]\.address[33] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[2\]\.address[32] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[2\]\.address[33] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[3\]\.address[32] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:252:2:252:11:@N:BN362:@XP_MSG">store_buffer.sv(252)</a><!@TM:1725942666> | Removing sequential instance i_store_unit.store_buffer_i.commit_queue_q\[3\]\.address[33] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance lsu_bypass_i.mem_q\[1\]\.operation[7] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance lsu_bypass_i.mem_q\[0\]\.operation[7] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance lsu_bypass_i.mem_q\[1\]\.fu[3] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance lsu_bypass_i.mem_q\[0\]\.fu[3] (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1725942666> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:02m:33s; CPU Time elapsed 0h:02m:33s; Memory used current: 1352MB peak: 1352MB)


Finished mapping load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:15:7:15:17:@N:MF106:@XP_MSG">scoreboard.sv(15)</a><!@TM:1725942666> | Mapping Compile point view:work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 589MB peak: 589MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1725942666> | Removing instance CP_fanout_cell_work_scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1725942666> | Removing instance CP_fanout_cell_work_scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0_verilog_0_0_0_0_0_0_0_0_inst (in view: work.cva6(verilog)) because it does not drive other instances.</font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.valid (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[2:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[2:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.fu[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/lsu_bypass.sv:118:2:118:11:@N:BN362:@XP_MSG">lsu_bypass.sv(118)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.ex\.tval2[33:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.ex\.tinst[31:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.ex\.gva (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.bp\.cf[2:0] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.use_zimm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.use_pc (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.use_imm (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:BZ173:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:MO106:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | Found ROM csr_regfile_i.csr_update\.flush_o_2 (in view: work.cva6(verilog)) with 236 words by 1 bit.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19711 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19714 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19716 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19717 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19727 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19730 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19731 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19732 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19733 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19736 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net csr_regfile_i.csr_update$flush_o_2 has multiple drivers .</font> 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:MF135:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | RAM issue_stage_i.i_scoreboard.mem_q_1[269:238] is 8 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:MF135:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | RAM issue_stage_i.i_scoreboard.mem_q[269:238] is 8 words by 32 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 594MB peak: 594MB)

<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.alu_valid_i_sn[0] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.flu_result_o8_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.flu_result_o9_sn has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19942 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19957 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19962 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19964 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[4] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.state_q_ns[5] has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19987 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_19989 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20003 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20004 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20005 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20006 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20007 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net N_20008 has multiple drivers .</font> 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[6\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[4\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:700:34:700:68:@N:MF179:@XP_MSG">issue_read_operands.sv(700)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_issue_read_operands.gen_check_waw_dependencies_l0_l0\.un1_issue_instr_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:700:34:700:68:@N:MF179:@XP_MSG">issue_read_operands.sv(700)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_issue_read_operands.gen_check_waw_dependencies_l0_l1\.un1_issue_instr_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/branch_unit.sv:94:57:94:108:@N:MF179:@XP_MSG">branch_unit.sv(94)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_8 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_9 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_10 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_11 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_12 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_13 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_14 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_15 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_16 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_17 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_18 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_19 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_20 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_21 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_22 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_23 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_24 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_25 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_26 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_27 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_28 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_29 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_30 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_31 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un1_addr_i_32 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_7 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_8 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_9 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_10 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_11 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_12 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_13 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_14 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_15 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_16 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_17 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_18 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_19 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_20 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_21 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_22 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_23 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_24 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_25 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_26 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_27 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_28 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_29 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_30 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un1_addr_i_31 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .</font> 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <!@TM:1725942666> | Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .</font> 

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FO126:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Generating RAM mem_q_1[269:238]
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FO126:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Generating RAM mem_q[269:238]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un45_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un17_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un31_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un45_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un17_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un31_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un71_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un78_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[4\]\.un85_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[5\]\.un92_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[6\]\.un99_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[7\]\.un106_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un64_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un71_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un78_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[4\]\.un85_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[5\]\.un92_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[6\]\.un99_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[7\]\.un106_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un64_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_qrff_1 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q_1rff_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_qrff_2 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q_1rff_2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q_1rff_3 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_qrff_3. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q_1rff_4 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_qrff_4. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q_1rff_5 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_qrff_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_qrff_6 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q_1rff_6. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_qrff_7 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q_1rff_7. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_qrff_0 because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q_1rff_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1725942666> | RAM mem_q_1[269:238] required 8 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 617MB peak: 617MB)


Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 647MB peak: 647MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:154:2:154:11:@W:BN132:@XP_MSG">multiplier.sv(154)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.is_compressed_instr_o_0 because it is equivalent to instance issue_stage_i.i_issue_read_operands.is_compressed_instr_o. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_1[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o_0_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_0_0[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_0[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 1256MB peak: 1270MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[3].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[3].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[0].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[0].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[5].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[5].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[6].sbe.op[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[6].sbe.fu[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[29] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[28] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[27] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[26] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[25] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[24] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[23] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[22] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[21] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[20] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[19] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[18] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[17] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[16] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[15] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[14] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[13] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[12] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[11] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[9] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[8] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[7] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[6] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[5] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[1].sbe.ex.cause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@W:BN132:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[30] because it is equivalent to instance issue_stage_i.i_scoreboard.mem_q[2].sbe.ex.cause[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:158:20:158:77:@N:FA113:@XP_MSG">serdiv.sv(158)</a><!@TM:1725942666> | Pipelining module add_out[31:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@N:MF169:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Pushed in register op_a_q[31:0].
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.ex\.cause[10] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[7\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[6\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[5\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[4\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[3\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[2\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[1\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:BN362:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Removing sequential instance mem_q\[0\]\.sbe\.fu[3] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:29s; Memory used current: 1256MB peak: 1270MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 1264MB peak: 1270MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:28s; Memory used current: 1265MB peak: 1270MB)


Finished preparing to map (Real Time elapsed 0h:01m:31s; CPU Time elapsed 0h:01m:31s; Memory used current: 1265MB peak: 1270MB)


Finished technology mapping (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:26s; Memory used current: 1364MB peak: 1364MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:27s		   -14.25ns		10691 /      2542
   2		0h:02m:27s		   -14.22ns		10564 /      2542
   3		0h:02m:28s		   -13.76ns		10568 /      2542
   4		0h:02m:28s		   -13.35ns		10574 /      2542
   5		0h:02m:28s		   -13.46ns		10579 /      2542
   6		0h:02m:29s		   -13.75ns		10581 /      2542
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][9] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][8] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][10] (in view: work.cva6(verilog)) with 5 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:FX271:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Replicating instance csr_regfile_i.pmpaddr_q\[4\][11] (in view: work.cva6(verilog)) with 4 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[27] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[23] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[26] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[28] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[14] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[22] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[25] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[20] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[10] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[31] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[21] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[29] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[15] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[1] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[13] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[12] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[24] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[19] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[9] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[8] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[7] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[2] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[18] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[30] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[16] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[11] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[6] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[0] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[17] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[3] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[5] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs2_forwarding_o[4] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing. 
Timing driven replication report
Added 4 Registers via timing driven replication
Added 32 LUTs via timing driven replication

   7		0h:02m:35s		   -13.41ns		10614 /      2546
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FX271:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Replicating instance commit_pointer_q\[0\][2] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) with 665 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FX271:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Replicating instance commit_pointer_q\[0\][1] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) with 348 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[3] (in view: work.cva6(verilog)) with 64 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[5] (in view: work.cva6(verilog)) with 59 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[11] (in view: work.cva6(verilog)) with 59 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[2] (in view: work.cva6(verilog)) with 66 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.cva6(verilog)) with 70 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[8] (in view: work.cva6(verilog)) with 65 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[1] (in view: work.cva6(verilog)) with 59 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[4] (in view: work.cva6(verilog)) with 72 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[0] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[8] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[10] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[2] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[1] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[13] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[7] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[6] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[18] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[17] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[20] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[9] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[15] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[14] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[30] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[4] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[3] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[27] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[31] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[16] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[23] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[5] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[11] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[21] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[26] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[25] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[24] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[12] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[19] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[22] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[29] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:562:6:562:8:@N:FX271:@XP_MSG">issue_read_operands.sv(562)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.rs1_forwarding_o_iv[28] (in view: work.cva6(verilog)) with 2 loads 1 time(s) to improve timing.
Added 30 Registers via timing driven replication
Added 32 LUTs via timing driven replication

   8		0h:02m:36s		   -12.05ns		10648 /      2576
   9		0h:02m:36s		   -11.62ns		10655 /      2576
  10		0h:02m:36s		   -10.91ns		10656 /      2576
  11		0h:02m:37s		   -10.95ns		10663 /      2576
  12		0h:02m:37s		   -10.91ns		10667 /      2576
  13		0h:02m:37s		   -10.75ns		10670 /      2576
  14		0h:02m:37s		   -10.60ns		10673 /      2576
  15		0h:02m:38s		   -10.86ns		10673 /      2576

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:02m:39s; CPU Time elapsed 0h:02m:39s; Memory used current: 1364MB peak: 1364MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1725942666> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:02m:40s; CPU Time elapsed 0h:02m:40s; Memory used current: 1364MB peak: 1364MB)


Finished mapping scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@N:MF106:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Mapping Top level view:work.cva6(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 633MB peak: 633MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen0_2_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_gpaddr[33:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[3\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[2\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.ex_tinst[31:0] (in view: work.cva6_fifo_v3__gen1_3_0_32s_4s_0_2s_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1315:19:1315:23:@N:BZ173:@XP_MSG">decoder.sv(1315)</a><!@TM:1725942666> | ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:723:19:723:23:@N:BZ173:@XP_MSG">decoder.sv(723)</a><!@TM:1725942666> | ROM instruction_o\.op_14[6:0] (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:723:19:723:23:@N:MO106:@XP_MSG">decoder.sv(723)</a><!@TM:1725942666> | Found ROM instruction_o\.op_14[6:0] (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) with 18 words by 7 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:188:6:188:10:@N:BZ173:@XP_MSG">decoder.sv(188)</a><!@TM:1725942666> | ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:188:6:188:10:@N:MO106:@XP_MSG">decoder.sv(188)</a><!@TM:1725942666> | Found ROM decoder\.instruction_o\.use_pc_2 (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) with 21 words by 1 bit.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1315:19:1315:23:@N:BZ173:@XP_MSG">decoder.sv(1315)</a><!@TM:1725942666> | ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/decoder.sv:1315:19:1315:23:@N:MO106:@XP_MSG">decoder.sv(1315)</a><!@TM:1725942666> | Found ROM instruction_o\.op_20[6:0] (in view: work.decoder__gen8__gen9__gen10__gen11__gen12_9__gen12_11_layer0(verilog)) with 11 words by 7 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:BZ173:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | ROM csr_update\.perf_we_o_2[1:0] (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:1000:13:1000:17:@N:MO106:@XP_MSG">csr_regfile.sv(1000)</a><!@TM:1725942666> | Found ROM csr_update\.perf_we_o_2[1:0] (in view: work.csr_regfile__internal_typedef_11__internal_typedef_19__internal_typedef_17__internal_typedef_8_65_Z40_layer0(verilog)) with 236 words by 2 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:247:21:247:25:@N:BZ173:@XP_MSG">wt_axi_adapter.sv(247)</a><!@TM:1725942666> | ROM p_axi_req\.axi_rd_lock_2[8:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:247:21:247:25:@N:MO106:@XP_MSG">wt_axi_adapter.sv(247)</a><!@TM:1725942666> | Found ROM p_axi_req\.axi_rd_lock_2[8:0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) with 11 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF135:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | RAM gen_perf_counter\.perf_counters_i.mhpmevent_q[4:0] is 8 words by 5 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF135:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_adapter.i_b_fifo.gen_asic_queue\.mem_q[4:0] is 4 words by 5 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 638MB peak: 638MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:BN132:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:MO231:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Found counter in view:work.cva6(verilog) instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.flush_cnt_q[7:0] 
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_8 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net alu_valid_id_ex_sn[0] has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net ex_stage_i.flu_result_o8_sn has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net ex_stage_i.flu_result_o9_sn has multiple drivers .</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:BN362:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.state_q[5] (in view: work.cva6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_30 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_31 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_32 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_35 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_38 has multiple drivers .</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/branch_unit.sv:94:57:94:108:@N:MF179:@XP_MSG">branch_unit.sv(94)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') ex_stage_i.branch_unit_i.mispredict_handler\.un1_branch_predict_i_1 (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:700:34:700:68:@N:MF179:@XP_MSG">issue_read_operands.sv(700)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_issue_read_operands.gen_check_waw_dependencies_l0_l1\.un1_issue_instr_i (in view: work.cva6(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:700:34:700:68:@N:MF179:@XP_MSG">issue_read_operands.sv(700)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') issue_stage_i.i_issue_read_operands.gen_check_waw_dependencies_l0_l0\.un1_issue_instr_i (in view: work.cva6(verilog))
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net gen_cache_wt\.i_cache_subsystem.i_cva6_icache.is_inside_cacheable_regions_0_l0\.range_check_5\.un8_passlto31 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@N:BN362:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt\.i_cache_subsystem.i_cva6_icache.cl_tag_q[20] (in view: work.cva6(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_895 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_896 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_897 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_898 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_899 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_900 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_901 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_902 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_903 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_904 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_905 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_906 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_907 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_908 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_909 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_910 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_911 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_912 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_913 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_914 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_915 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_916 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_917 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_918 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_919 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_920 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_921 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_922 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_923 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_924 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_925 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_926 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_927 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_928 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_929 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_930 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_931 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_932 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_933 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_934 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_935 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_936 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_937 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_938 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_939 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_940 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_941 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_942 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_943 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_944 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_945 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_946 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_947 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_948 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_949 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_950 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_951 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_952 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_953 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_954 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_955 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_956 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_957 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_958 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_959 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_960 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_961 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_962 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_963 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_964 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_965 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_966 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_967 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_968 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_969 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_970 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_971 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_972 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_973 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_974 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_975 has multiple drivers .</font>
<font color=#A52A2A>@W:<a href="@W:BN161:@XP_HELP">BN161</a> : <a href="/home/anonymous/code/cva6/core/cva6.sv:18:7:18:11:@W:BN161:@XP_MSG">cva6.sv(18)</a><!@TM:1725942666> | Net N_976 has multiple drivers .</font>

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_scan.sv:83:40:83:72:@N:MF179:@XP_MSG">instr_scan.sv(83)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') gen_instr_scan\[0\]\.i_instr_scan.un13_rvi_return_o (in view: work.frontend__internal_typedef_18__internal_typedef_16__internal_typedef_14__internal_typedef_15_0__internal_typedef_90_3_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[7\]\.un106_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un45_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un64_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un71_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un78_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[4\]\.un85_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[5\]\.un92_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:404:52:404:80:@N:MF179:@XP_MSG">scoreboard.sv(404)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[6\]\.un99_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[5\]\.un92_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[6\]\.un99_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[7\]\.un106_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un17_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:392:34:392:74:@N:MF179:@XP_MSG">scoreboard.sv(392)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un31_rs2_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[3\]\.un45_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[1\]\.un64_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[2\]\.un71_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[3\]\.un78_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:401:52:401:80:@N:MF179:@XP_MSG">scoreboard.sv(401)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_entries\[4\]\.un85_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[2\]\.un31_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[1\]\.un17_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:389:34:389:74:@N:MF179:@XP_MSG">scoreboard.sv(389)</a><!@TM:1725942666> | Found 5 by 5 bit equality operator ('==') genblk4\[0\]\.gen_rs_wb\[0\]\.un3_rs1_fwd_req (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@N:MO231:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Found counter in view:work.serdiv_32_0s_21_layer0(verilog) instance cnt_q[4:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:154:25:154:42:@N:MF179:@XP_MSG">serdiv.sv(154)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') un2_ab_comp (in view: work.serdiv_32_0s_21_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[4\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[6\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[7\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[6\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[4\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv:77:19:77:43:@N:MF179:@XP_MSG">pmp_entry.sv(77)</a><!@TM:1725942666> | Found 34 by 34 bit equality operator ('==') gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:216:11:216:66:@N:MF179:@XP_MSG">store_buffer.sv(216)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:224:11:224:71:@N:MF179:@XP_MSG">store_buffer.sv(224)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/store_buffer.sv:230:9:230:46:@N:MF179:@XP_MSG">store_buffer.sv(230)</a><!@TM:1725942666> | Found 9 by 9 bit equality operator ('==') i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0(verilog))
<font color=#A52A2A>@W: : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@W::@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | ram mhpmevent_q[4:0] has non-zero low address -- force it to zero for safety. </font>
<font color=#A52A2A>@W: : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@W::@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | ram mhpmevent_q[4:0] has non-zero low address -- force it to zero for safety. </font>
<font color=#A52A2A>@W: : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@W::@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | ram mhpmevent_q[4:0] has non-zero low address -- force it to zero for safety. </font>
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:FO126:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Generating RAM mhpmevent_q[4:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[2\]\.un16_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[6\]\.un40_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[5\]\.un34_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[4\]\.un28_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[3\]\.un22_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv:428:43:428:170:@N:MF179:@XP_MSG">wt_dcache_wbuffer.sv(428)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_wbuffer.gen_flags\[7\]\.un46_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[2\]\.un28_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[7\]\.un78_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[6\]\.un68_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[5\]\.un58_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[4\]\.un48_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv:250:63:250:170:@N:MF179:@XP_MSG">wt_dcache_mem.sv(250)</a><!@TM:1725942666> | Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[3\]\.un38_wbuffer_hit_oh (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un3_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un9_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:227:39:227:159:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(227)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un21_mshr_rdrd_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l2\.un46_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv:239:28:239:161:@N:MF179:@XP_MSG">wt_dcache_missunit.sv(239)</a><!@TM:1725942666> | Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l3\.un62_tx_rdwr_collision (in view: work.wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0(verilog))
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF135:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_adapter.i_wr_dcache_id.gen_asic_queue\.mem_q[1:0] is 4 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF135:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | RAM gen_cache_wt\.i_cache_subsystem.i_adapter.i_rd_dcache_id.gen_asic_queue\.mem_q[1:0] is 4 words by 2 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance dcache_rtrn_inv_q\.idx[3] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance dcache_rtrn_inv_q\.idx[2] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance dcache_rtrn_inv_q\.idx[1] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/wt_axi_adapter.sv:633:2:633:11:@N:BN362:@XP_MSG">wt_axi_adapter.sv(633)</a><!@TM:1725942666> | Removing sequential instance dcache_rtrn_inv_q\.idx[0] (in view: work.wt_axi_adapter__gen66__gen67__internal_typedef_165__internal_typedef_166__internal_typedef_164__gen62__gen63_79_Z56_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.tid[1] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.tid[0] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.way[1] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.way[0] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.tid[1] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.tid[0] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.way[1] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.way[0] (in view: work.cva6_fifo_v3__gen62_80_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.nc (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.nc (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.way[2] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.way[1] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[0\]\.way[0] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.way[2] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.way[1] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:BN362:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Removing sequential instance gen_asic_queue\.mem_q\[1\]\.way[0] (in view: work.cva6_fifo_v3__internal_typedef_165_81_0_32s_2s_0_1s_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:FO126:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Generating RAM gen_asic_queue\.mem_q[4:0]
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1725942666> | RAM mhpmevent_q[4:0] required 11 registers during mapping  
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1725942666> | RAM gen_asic_queue\.mem_q[4:0] required 4 registers during mapping  

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 694MB peak: 694MB)


Finished factoring (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 761MB peak: 761MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing instance i_frontend.npc_rst_load_q because it is equivalent to instance csr_regfile_i.mtvec_rst_load_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.res_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.res_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.mtvec_rst_load_q_0 because it is equivalent to instance csr_regfile_i.mtvec_rst_load_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing sequential instance i_frontend.icache_vaddr_q_4[31:2] because it is equivalent to instance i_frontend.icache_vaddr_q_3[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing sequential instance i_frontend.icache_vaddr_q_3[31:2] because it is equivalent to instance i_frontend.icache_vaddr_q_2[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing sequential instance i_frontend.icache_vaddr_q_2[31:2] because it is equivalent to instance i_frontend.icache_vaddr_q_1[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing sequential instance i_frontend.icache_vaddr_q_1[31:2] because it is equivalent to instance i_frontend.icache_vaddr_q_0[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/frontend.sv:417:2:417:11:@W:BN132:@XP_MSG">frontend.sv(417)</a><!@TM:1725942666> | Removing sequential instance i_frontend.icache_vaddr_q_0[31:2] because it is equivalent to instance i_frontend.icache_vaddr_q[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_1[11:4] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_0[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_0[11:4] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_a_q_0[31:0] because it is equivalent to instance ex_stage_i.i_mult.i_div.op_a_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.rem_sel_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.rem_sel_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_b_neg_one_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_neg_one_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@W:BN132:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_div.op_b_zero_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_div.op_b_zero_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_2[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_3_mod[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_1[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod_0[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_1_mod[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_mod[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_2_mod[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.fu_data_q[0].operand_b_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.is_compressed_instr_o_0 because it is equivalent to instance issue_stage_i.i_issue_read_operands.is_compressed_instr_o. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/instr_realign.sv:347:2:347:11:@W:BN132:@XP_MSG">instr_realign.sv(347)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_realign.unaligned_address_q_1[31:2] because it is equivalent to instance i_frontend.i_instr_realign.unaligned_address_q_0[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/instr_realign.sv:347:2:347:11:@W:BN132:@XP_MSG">instr_realign.sv(347)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_realign.unaligned_address_q_0[31:2] because it is equivalent to instance i_frontend.i_instr_realign.unaligned_address_q[31:2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0[11:4] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address[11:4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_5[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_4[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_4[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_3[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_3[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_2[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_2[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_1[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@W:BN132:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Removing sequential instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q_0[31:0] because it is equivalent to instance i_frontend.i_instr_queue.gen_pc_q_with_c.pc_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_mod[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod_0[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_2_mod[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod_2[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod_1[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@W:BN132:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_1_mod[31:0] because it is equivalent to instance ex_stage_i.csr_buffer_i.csr_reg_q.csr_address_0_0_mod[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[6].locked_0 because it is equivalent to instance csr_regfile_i.pmpcfg_q[6].locked. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[3].locked_0 because it is equivalent to instance csr_regfile_i.pmpcfg_q[3].locked. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[7].locked_0 because it is equivalent to instance csr_regfile_i.pmpcfg_q[7].locked. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Removing sequential instance id_stage_i.issue_q[0].sbe.result_0[31:0] because it is equivalent to instance id_stage_i.issue_q[0].sbe.result[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:BN132:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q_0[2] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.cl_offset_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[2].locked_0 because it is equivalent to instance csr_regfile_i.pmpcfg_q[2].locked. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Removing sequential instance id_stage_i.issue_q[0].sbe.pc_3[31:0] because it is equivalent to instance id_stage_i.issue_q[0].sbe.pc_2[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Removing sequential instance id_stage_i.issue_q[0].sbe.pc_2[31:0] because it is equivalent to instance id_stage_i.issue_q[0].sbe.pc_1[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Removing sequential instance id_stage_i.issue_q[0].sbe.pc_1[31:0] because it is equivalent to instance id_stage_i.issue_q[0].sbe.pc_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@W:BN132:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Removing sequential instance id_stage_i.issue_q[0].sbe.pc_0[31:0] because it is equivalent to instance id_stage_i.issue_q[0].sbe.pc[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[7].addr_mode_1[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[7].addr_mode_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[7].addr_mode_0[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[7].addr_mode[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[6].addr_mode_1[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[6].addr_mode_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[6].addr_mode_0[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[6].addr_mode[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[3].addr_mode_1[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[3].addr_mode_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[3].addr_mode_0[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[3].addr_mode[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[2].addr_mode_1[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[2].addr_mode_0[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@W:BN132:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.pmpcfg_q[2].addr_mode_0[1:0] because it is equivalent to instance csr_regfile_i.pmpcfg_q[2].addr_mode[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:BN132:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_1[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/cache_subsystem/cva6_icache.sv:507:2:507:11:@W:BN132:@XP_MSG">cva6_icache.sv(507)</a><!@TM:1725942666> | Removing sequential instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q_0[31:0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_cva6_icache.vaddr_q[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:154:2:154:11:@W:BN132:@XP_MSG">multiplier.sv(154)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_1 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:154:2:154:11:@W:BN132:@XP_MSG">multiplier.sv(154)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.i_mult.i_multiplier.mult_valid_q_0 because it is equivalent to instance ex_stage_i.i_mult.i_multiplier.mult_valid_q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_2[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_1[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o_0[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@W:BN132:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Removing sequential instance issue_stage_i.i_issue_read_operands.pc_o_0[31:0] because it is equivalent to instance issue_stage_i.i_issue_read_operands.pc_o[31:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[11] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[10] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[9] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[8] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[7] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[6] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[5] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:BN362:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Removing sequential instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address_0_0_mod[4] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[11] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[10] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[9] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[8] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[7] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[6] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[5] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[4] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[3] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.dcache_q_mod[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.icache_q_mod[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.icache_q_mod[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:BN362:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Removing sequential instance csr_regfile_i.icache_q_mod[29] (in view: work.cva6(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:55s; Memory used current: 1364MB peak: 1374MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[36] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][36]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[37] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][37]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[38] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][38]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[39] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][39]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[40] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][40]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[41] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][41]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[43] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][43]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[44] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][44]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[45] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][45]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[46] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][46]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[47] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][47]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[48] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][48]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[49] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][49]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[50] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][50]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[51] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][51]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[52] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][52]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[53] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][53]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[54] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][54]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[55] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][55]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[56] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][56]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[57] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][57]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[58] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][58]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[59] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][59]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[60] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][60]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[61] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][61]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[62] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][62]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[63] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][63]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[32] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[33] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[34] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[35] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][35]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[1]_mod[42] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[1][42]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[5]_mod[35] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[5][35]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[5]_mod[32] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[5][32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[5]_mod[33] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[5][33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[5]_mod[34] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[5][34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1725942666> | Removing instance gen_perf_counter.perf_counters_i.generic_counter_q[5]_mod[36] because it is equivalent to instance gen_perf_counter.perf_counters_i.generic_counter_q[5][36]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:891:4:891:6:@N:FA113:@XP_MSG">csr_regfile.sv(891)</a><!@TM:1725942666> | Pipelining module csr_update\.instret_d_4[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/csr_regfile.sv:2520:2:2520:11:@N:MF169:@XP_MSG">csr_regfile.sv(2520)</a><!@TM:1725942666> | Pushed in register instret_q[63:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:434:6:435:5:@N:FA113:@XP_MSG">instr_queue.sv(434)</a><!@TM:1725942666> | Pipelining module un1_gen_pc_q_with_c\.pc_q[30:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/frontend/instr_queue.sv:513:4:513:13:@N:MF169:@XP_MSG">instr_queue.sv(513)</a><!@TM:1725942666> | Pushed in register pc_q.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@N:MF169:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Pushed in register issue_q\\\[0\\\]\\\[sbe\\\]\\\[pc\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/id_stage.sv:341:2:341:11:@N:MF169:@XP_MSG">id_stage.sv(341)</a><!@TM:1725942666> | Pushed in register issue_q\\\[0\\\]sbe\\\[bp\\\]\\\[predict_address\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF169:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Pushed in register mem_q\\\[0\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:162:4:162:13:@N:MF169:@XP_MSG">cva6_fifo_v3.sv(162)</a><!@TM:1725942666> | Pushed in register mem_q\\\[1\\\].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/cva6_fifo_v3.sv:130:2:130:11:@N:MF169:@XP_MSG">cva6_fifo_v3.sv(130)</a><!@TM:1725942666> | Pushed in register read_pointer_q[0].
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@N:MF169:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Pushed in register pc_o[31:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[5\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[5\\\].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[1\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[1\\\].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[6\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[6\\\].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:158:20:158:77:@N:FA113:@XP_MSG">serdiv.sv(158)</a><!@TM:1725942666> | Pipelining module add_out[31:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/serdiv.sv:249:2:249:11:@N:MF169:@XP_MSG">serdiv.sv(249)</a><!@TM:1725942666> | Pushed in register op_a_q[31:0].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[4\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[4\\\].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[3\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[3\\\].
@N:<a href="@N:FA113:@XP_HELP">FA113</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:150:6:150:8:@N:FA113:@XP_MSG">perf_counters.sv(150)</a><!@TM:1725942666> | Pipelining module generic_counter\.generic_counter_d\[2\]_5[63:0]. For more information, search for "pipelining" in Online Help.
@N:<a href="@N:MF169:@XP_HELP">MF169</a> : <a href="/home/anonymous/code/cva6/core/perf_counters.sv:207:2:207:11:@N:MF169:@XP_MSG">perf_counters.sv(207)</a><!@TM:1725942666> | Pushed in register generic_counter_q\\\[2\\\].

Starting Early Timing Optimization (Real Time elapsed 0h:01m:16s; CPU Time elapsed 0h:01m:16s; Memory used current: 1376MB peak: 1379MB)


Finished Early Timing Optimization (Real Time elapsed 0h:03m:42s; CPU Time elapsed 0h:03m:42s; Memory used current: 1432MB peak: 1432MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:03m:43s; CPU Time elapsed 0h:03m:43s; Memory used current: 1434MB peak: 1434MB)


Finished preparing to map (Real Time elapsed 0h:03m:50s; CPU Time elapsed 0h:03m:50s; Memory used current: 1434MB peak: 1434MB)


Finished technology mapping (Real Time elapsed 0h:04m:43s; CPU Time elapsed 0h:04m:43s; Memory used current: 1496MB peak: 1496MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:04m:44s		   -17.75ns		24391 /     10333
   2		0h:04m:45s		   -17.75ns		24029 /     10333
   3		0h:04m:46s		   -17.07ns		24027 /     10333
   4		0h:04m:47s		   -16.92ns		24030 /     10333
   5		0h:04m:48s		   -16.92ns		24030 /     10333
   6		0h:04m:48s		   -16.92ns		24030 /     10333

   7		0h:04m:53s		   -16.92ns		24034 /     10333
   8		0h:04m:53s		   -15.91ns		24062 /     10333
   9		0h:04m:55s		   -15.67ns		24081 /     10333
  10		0h:04m:56s		   -15.76ns		24084 /     10333
  11		0h:04m:56s		   -15.37ns		24105 /     10333
  12		0h:04m:57s		   -15.31ns		24105 /     10333
  13		0h:05m:00s		   -15.31ns		24113 /     10333
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@N:FX271:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.alu_valid_q[0] (in view: work.cva6(verilog)) with 102 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@N:FX271:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.csr_valid_q[0] (in view: work.cva6(verilog)) with 85 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FX271:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Replicating instance commit_pointer_q\[0\][2] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) with 696 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/scoreboard.sv:494:2:494:11:@N:FX271:@XP_MSG">scoreboard.sv(494)</a><!@TM:1725942666> | Replicating instance commit_pointer_q\[0\][1] (in view: work.scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0(verilog)) with 350 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:578:2:578:11:@N:FX271:@XP_MSG">issue_read_operands.sv(578)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.branch_valid_q[0] (in view: work.cva6(verilog)) with 129 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/issue_read_operands.sv:897:2:897:11:@N:FX271:@XP_MSG">issue_read_operands.sv(897)</a><!@TM:1725942666> | Replicating instance issue_stage_i.i_issue_read_operands.fu_data_q\[0\]\.operation[6] (in view: work.cva6(verilog)) with 65 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/anonymous/code/cva6/core/csr_buffer.sv:75:2:75:11:@N:FX271:@XP_MSG">csr_buffer.sv(75)</a><!@TM:1725942666> | Replicating instance ex_stage_i.csr_buffer_i.csr_reg_q\.csr_address[9] (in view: work.cva6(verilog)) with 217 loads 3 times to improve timing.
Added 20 Registers via timing driven replication
Added 9 LUTs via timing driven replication

  14		0h:05m:01s		   -15.31ns		24113 /     10353
  15		0h:05m:02s		   -15.02ns		24122 /     10353
  16		0h:05m:04s		   -14.98ns		24128 /     10353
  17		0h:05m:04s		   -14.95ns		24134 /     10353
  18		0h:05m:05s		   -14.90ns		24139 /     10353
  19		0h:05m:06s		   -14.90ns		24142 /     10353
  20		0h:05m:06s		   -14.85ns		24152 /     10353

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:05m:09s; CPU Time elapsed 0h:05m:09s; Memory used current: 1496MB peak: 1496MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1725942666> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:05m:13s; CPU Time elapsed 0h:05m:13s; Memory used current: 1496MB peak: 1496MB)


Finished mapping cva6
Multiprocessing finished at : Tue Sep 10 12:30:52 2024
Multiprocessing took 0h:05m:15s realtime, 0h:12m:07s cputime

<a name=mapperReport20></a>Summary of Compile Points :</a>
*************************** 
Name                                                                                                                                                                                                                           Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0                                                                                                                Mapped     No database     Tue Sep 10 12:25:39 2024     Tue Sep 10 12:27:14 2024     0h:01m:34s     0h:01m:35s     No            
load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0     Mapped     No database     Tue Sep 10 12:25:37 2024     Tue Sep 10 12:28:12 2024     0h:02m:34s     0h:02m:34s     No            
scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0                                                                                                                     Mapped     No database     Tue Sep 10 12:25:38 2024     Tue Sep 10 12:28:18 2024     0h:02m:40s     0h:02m:40s     No            
cva6                                                                                                                                                                                                                           Mapped     No database     Tue Sep 10 12:25:37 2024     Tue Sep 10 12:30:51 2024     0h:05m:13s     0h:05m:13s     No            
================================================================================================================================================================================================================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6/cva6.srr:@XP_FILE">cva6.srr</a>
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0/scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0.srr:@XP_FILE">scoreboard_rs3_len_t__internal_typedef_18__internal_typedef_11__internal_typedef_17_11_rs3_len_t_12_layer0.srr</a>
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0/load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0.srr:@XP_FILE">load_store_unit__internal_typedef_24__internal_typedef_25__internal_typedef_11__internal_typedef_21__internal_typedef_12__internal_typedef_13__internal_typedef_14__internal_typedef_15__internal_typedef_20_51_Z28_layer0.srr</a>
Linked File:  <a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0/wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0.srr:@XP_FILE">wt_dcache__gen64__gen65__internal_typedef_165__internal_typedef_166_71_4s_1s_8s__internal_typedef_167_52_layer0.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:05m:16s; CPU Time elapsed 0h:12m:08s; Memory used current: 681MB peak: 681MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:05m:18s; CPU Time elapsed 0h:12m:09s; Memory used current: 724MB peak: 724MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:05m:18s; CPU Time elapsed 0h:12m:09s; Memory used current: 726MB peak: 726MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:05m:18s; CPU Time elapsed 0h:12m:09s; Memory used current: 726MB peak: 726MB)


Start Writing Netlists (Real Time elapsed 0h:05m:19s; CPU Time elapsed 0h:12m:11s; Memory used current: 725MB peak: 726MB)

Writing Analyst data base /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/synwork/cva6_1_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:05m:23s; CPU Time elapsed 0h:12m:14s; Memory used current: 725MB peak: 726MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:05m:28s; CPU Time elapsed 0h:12m:19s; Memory used current: 725MB peak: 726MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1725942666> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1725942666> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:05m:28s; CPU Time elapsed 0h:12m:20s; Memory used current: 725MB peak: 726MB)


Finished Writing Netlists (Real Time elapsed 0h:05m:28s; CPU Time elapsed 0h:12m:20s; Memory used current: 725MB peak: 726MB)


Start final timing analysis (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:12m:21s; Memory used current: 725MB peak: 726MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:120:4:122:4:@W:MT246:@XP_MSG">multiplier.sv(120)</a><!@TM:1725942666> | Blackbox MULTADDSUB18X18Acva6_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:120:4:122:4:@W:MT246:@XP_MSG">multiplier.sv(120)</a><!@TM:1725942666> | Blackbox MULTADDSUB18X18Acva6_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:120:4:122:4:@W:MT246:@XP_MSG">multiplier.sv(120)</a><!@TM:1725942666> | Blackbox MULT18X18Acva6_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/anonymous/code/cva6/core/multiplier.sv:120:4:122:4:@W:MT246:@XP_MSG">multiplier.sv(120)</a><!@TM:1725942666> | Blackbox MULT18X18Acva6_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1725942666> | Found inferred clock cva6|clk_i with period 5.00ns. Please declare a user-defined clock on port clk_i.</font> 


<a name=timingReport21></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Sep 10 12:31:05 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1725942666> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1725942666> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary22></a>Performance Summary</a>
*******************


Worst slack in design: -14.087

                   Requested     Estimated     Requested     Estimated                 Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group          
-------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     52.4 MHz      5.000         19.087        -14.087     inferred     (multiple)     
System             200.0 MHz     70.5 MHz      5.000         14.177        -9.177      system       system_clkgroup
===================================================================================================================





<a name=clockRelationships23></a>Clock Relationships</a>
*******************

Clocks                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------
System      System      |  5.000       -9.177   |  No paths    -      |  No paths    -      |  No paths    -    
System      cva6|clk_i  |  5.000       -10.461  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  System      |  5.000       -12.803  |  No paths    -      |  No paths    -      |  No paths    -    
cva6|clk_i  cva6|clk_i  |  5.000       -14.087  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo24></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport25></a>Detailed Report for Clock: cva6|clk_i</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                     Arrival            
Instance                                Reference      Type        Pin     Net                       Time        Slack  
                                        Clock                                                                           
------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[4]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[4]     1.066       -14.087
csr_regfile_i.pmpaddr_q\[3\]_0_0[5]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[5]     1.066       -14.087
csr_regfile_i.pmpaddr_q\[3\]_0_0[6]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[6]     1.063       -14.084
csr_regfile_i.pmpaddr_q\[3\]_0_0[7]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[7]     1.057       -14.078
csr_regfile_i.pmpaddr_q\[3\]_0_0[2]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[2]     1.066       -14.000
csr_regfile_i.pmpaddr_q\[3\]_0_0[3]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[3]     1.063       -13.997
csr_regfile_i.pmpaddr_q\[3\]_0[1]       cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0[1]       1.069       -13.979
csr_regfile_i.pmpaddr_q\[3\]_0_0[9]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[9]     1.069       -13.979
csr_regfile_i.pmpaddr_q\[3\]_0_0[8]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_0_0[8]     1.066       -13.976
csr_regfile_i.pmpaddr_q\[3\]_mod[0]     cva6|clk_i     FD1P3DX     Q       pmpaddr_q\[3\]_mod[0]     1.066       -13.976
========================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                             Required            
Instance                                                    Reference      Type        Pin     Net               Time         Slack  
                                                            Clock                                                                    
-------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140]     cva6|clk_i     FD1P3DX     D       ld_result[8]      4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]     cva6|clk_i     FD1P3DX     D       ld_result[9]      4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]     cva6|clk_i     FD1P3DX     D       ld_result[10]     4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[156]     cva6|clk_i     FD1P3DX     D       ld_result[24]     4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[157]     cva6|clk_i     FD1P3DX     D       ld_result[25]     4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[158]     cva6|clk_i     FD1P3DX     D       ld_result[26]     4.946        -14.087
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[143]     cva6|clk_i     FD1P3DX     D       ld_result[11]     4.946        -13.817
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[144]     cva6|clk_i     FD1P3DX     D       ld_result[12]     4.946        -13.817
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[145]     cva6|clk_i     FD1P3DX     D       ld_result[13]     4.946        -13.817
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[146]     cva6|clk_i     FD1P3DX     D       ld_result[14]     4.946        -13.817
=====================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1.srr:srsf/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1.srs:fp:1672143:1694373:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      19.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.087

    Number of logic level(s):                37
    Starting point:                          csr_regfile_i.pmpaddr_q\[3\]_0_0[4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[4]                                                                                                 FD1P3DX     Q        Out     1.066     1.066 r      -         
pmpaddr_q\[3\]_0_0[4]                                                                                                               Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        A        In      0.000     1.066 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        Z        Out     0.738     1.804 f      -         
N_39                                                                                                                                Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        A        In      0.000     1.804 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        Z        Out     0.390     2.194 f      -         
sel_nodes_sx[3]                                                                                                                     Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        D        In      0.000     2.194 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        Z        Out     0.819     3.013 f      -         
N_45                                                                                                                                Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        B        In      0.000     3.013 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        Z        Out     0.822     3.835 r      -         
index_nodes\[1\]_1[0]                                                                                                               Net         -        -       -         -            15        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        B        In      0.000     3.835 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        Z        Out     0.660     4.495 r      -         
mask_2_10_1_i_o2_0_1                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        B        In      0.000     4.495 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        Z        Out     0.708     5.203 r      -         
N_298                                                                                                                               Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        C        In      0.000     5.203 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        Z        Out     0.660     5.863 r      -         
N_306                                                                                                                               Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        A        In      0.000     5.863 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        Z        Out     0.390     6.253 r      -         
un8_match_o_0_I_81_0_RNO_2                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        C        In      0.000     6.253 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        Z        Out     0.606     6.859 r      -         
un8_match_o_0_I_81_0_RNO_1                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       A0       In      0.000     6.859 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       COUT     Out     0.900     7.759 r      -         
un8_match_o_0_data_tmp[5]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       CIN      In      0.000     7.759 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       COUT     Out     0.061     7.820 r      -         
un8_match_o_0_data_tmp[7]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       CIN      In      0.000     7.820 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       COUT     Out     0.061     7.881 r      -         
un8_match_o_0_data_tmp[9]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       CIN      In      0.000     7.881 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       COUT     Out     0.061     7.942 r      -         
un8_match_o_0_data_tmp[11]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       CIN      In      0.000     7.942 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       COUT     Out     0.061     8.003 r      -         
un8_match_o_0_data_tmp[13]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       CIN      In      0.000     8.003 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       COUT     Out     0.061     8.064 r      -         
un8_match_o_0_data_tmp[15]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       CIN      In      0.000     8.064 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       S1       Out     0.799     8.864 r      -         
un8_match_o_0_I_9_0_S1_6                                                                                                            Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        C        In      0.000     8.864 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        Z        Out     0.390     9.254 f      -         
allow_o_18_0_a9_2_sx_0                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        D        In      0.000     9.254 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        Z        Out     0.708     9.961 r      -         
N_73                                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        C        In      0.000     9.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        Z        Out     0.390     10.351 r     -         
gen_m1_e_4_sx                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        B        In      0.000     10.351 r     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        Z        Out     0.708     11.059 f     -         
gen_N_3_mux_2                                                                                                                       Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        A        In      0.000     11.059 f     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        Z        Out     0.180     11.239 f     -         
un1_allow_o75_2_RNIOM3F5J                                                                                                           Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        C        In      0.000     11.239 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        Z        Out     0.390     11.630 r     -         
wbuffer_cmp_addr_N_2L1_6                                                                                                            Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        C        In      0.000     11.630 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        Z        Out     0.792     12.421 f     -         
wbuffer_cmp_addr[16]                                                                                                                Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        A        In      0.000     12.421 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        Z        Out     0.606     13.027 r     -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       A1       In      0.000     13.027 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       COUT     Out     0.900     13.928 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       CIN      In      0.000     13.928 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       COUT     Out     0.061     13.989 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       CIN      In      0.000     13.989 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       COUT     Out     0.061     14.050 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       CIN      In      0.000     14.050 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       COUT     Out     0.061     14.111 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       CIN      In      0.000     14.111 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       COUT     Out     0.589     14.700 r     -         
un8_wbuffer_hit_oh                                                                                                                  Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        A        In      0.000     14.700 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        Z        Out     0.828     15.527 r     -         
wbuffer_be_1                                                                                                                        Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        A        In      0.000     15.527 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        Z        Out     0.914     16.441 f     -         
wbuffer_hit_idx[1]                                                                                                                  Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        C        In      0.000     16.441 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        Z        Out     0.390     16.831 r     -         
N_290_0_0_0                                                                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        A        In      0.000     16.831 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        Z        Out     0.792     17.623 r     -         
wbuffer_be_1[3]                                                                                                                     Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        C        In      0.000     17.623 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        Z        Out     0.180     17.803 r     -         
req_ports_o[57]                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        A        In      0.000     17.803 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        Z        Out     0.660     18.463 r     -         
m25_2_03                                                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        B        In      0.000     18.463 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        Z        Out     0.390     18.853 r     -         
result_o_2[9]                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        B        In      0.000     18.853 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        Z        Out     0.180     19.033 r     -         
ld_result[9]                                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]                                                                             FD1P3DX     D        In      0.000     19.033 r     -         
==================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      19.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.087

    Number of logic level(s):                37
    Starting point:                          csr_regfile_i.pmpaddr_q\[3\]_0_0[5] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[5]                                                                                                 FD1P3DX     Q        Out     1.066     1.066 r      -         
pmpaddr_q\[3\]_0_0[5]                                                                                                               Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        B        In      0.000     1.066 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        Z        Out     0.738     1.804 f      -         
N_39                                                                                                                                Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        A        In      0.000     1.804 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        Z        Out     0.390     2.194 f      -         
sel_nodes_sx[3]                                                                                                                     Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        D        In      0.000     2.194 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        Z        Out     0.819     3.013 f      -         
N_45                                                                                                                                Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        B        In      0.000     3.013 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        Z        Out     0.822     3.835 r      -         
index_nodes\[1\]_1[0]                                                                                                               Net         -        -       -         -            15        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        B        In      0.000     3.835 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        Z        Out     0.660     4.495 r      -         
mask_2_10_1_i_o2_0_1                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        B        In      0.000     4.495 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        Z        Out     0.708     5.203 r      -         
N_298                                                                                                                               Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        C        In      0.000     5.203 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        Z        Out     0.660     5.863 r      -         
N_306                                                                                                                               Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        A        In      0.000     5.863 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        Z        Out     0.390     6.253 r      -         
un8_match_o_0_I_81_0_RNO_2                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        C        In      0.000     6.253 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        Z        Out     0.606     6.859 r      -         
un8_match_o_0_I_81_0_RNO_1                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       A0       In      0.000     6.859 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       COUT     Out     0.900     7.759 r      -         
un8_match_o_0_data_tmp[5]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       CIN      In      0.000     7.759 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       COUT     Out     0.061     7.820 r      -         
un8_match_o_0_data_tmp[7]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       CIN      In      0.000     7.820 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       COUT     Out     0.061     7.881 r      -         
un8_match_o_0_data_tmp[9]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       CIN      In      0.000     7.881 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       COUT     Out     0.061     7.942 r      -         
un8_match_o_0_data_tmp[11]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       CIN      In      0.000     7.942 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       COUT     Out     0.061     8.003 r      -         
un8_match_o_0_data_tmp[13]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       CIN      In      0.000     8.003 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       COUT     Out     0.061     8.064 r      -         
un8_match_o_0_data_tmp[15]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       CIN      In      0.000     8.064 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       S1       Out     0.799     8.864 r      -         
un8_match_o_0_I_9_0_S1_6                                                                                                            Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        C        In      0.000     8.864 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        Z        Out     0.390     9.254 f      -         
allow_o_18_0_a9_2_sx_0                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        D        In      0.000     9.254 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        Z        Out     0.708     9.961 r      -         
N_73                                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        C        In      0.000     9.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        Z        Out     0.390     10.351 r     -         
gen_m1_e_4_sx                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        B        In      0.000     10.351 r     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        Z        Out     0.708     11.059 f     -         
gen_N_3_mux_2                                                                                                                       Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        A        In      0.000     11.059 f     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        Z        Out     0.180     11.239 f     -         
un1_allow_o75_2_RNIOM3F5J                                                                                                           Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        C        In      0.000     11.239 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        Z        Out     0.390     11.630 r     -         
wbuffer_cmp_addr_N_2L1_6                                                                                                            Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        C        In      0.000     11.630 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        Z        Out     0.792     12.421 f     -         
wbuffer_cmp_addr[16]                                                                                                                Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        A        In      0.000     12.421 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        Z        Out     0.606     13.027 r     -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       A1       In      0.000     13.027 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       COUT     Out     0.900     13.928 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       CIN      In      0.000     13.928 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       COUT     Out     0.061     13.989 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       CIN      In      0.000     13.989 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       COUT     Out     0.061     14.050 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       CIN      In      0.000     14.050 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       COUT     Out     0.061     14.111 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       CIN      In      0.000     14.111 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       COUT     Out     0.589     14.700 r     -         
un8_wbuffer_hit_oh                                                                                                                  Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        A        In      0.000     14.700 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        Z        Out     0.828     15.527 r     -         
wbuffer_be_1                                                                                                                        Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        A        In      0.000     15.527 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        Z        Out     0.914     16.441 f     -         
wbuffer_hit_idx[1]                                                                                                                  Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        C        In      0.000     16.441 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        Z        Out     0.390     16.831 r     -         
N_290_0_0_0                                                                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        A        In      0.000     16.831 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        Z        Out     0.792     17.623 r     -         
wbuffer_be_1[3]                                                                                                                     Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        C        In      0.000     17.623 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        Z        Out     0.180     17.803 r     -         
req_ports_o[57]                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        A        In      0.000     17.803 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        Z        Out     0.660     18.463 r     -         
m25_2_03                                                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        B        In      0.000     18.463 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        Z        Out     0.390     18.853 r     -         
result_o_2[9]                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        B        In      0.000     18.853 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        Z        Out     0.180     19.033 r     -         
ld_result[9]                                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]                                                                             FD1P3DX     D        In      0.000     19.033 r     -         
==================================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      19.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.087

    Number of logic level(s):                37
    Starting point:                          csr_regfile_i.pmpaddr_q\[3\]_0_0[4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[4]                                                                                                 FD1P3DX     Q        Out     1.066     1.066 r      -         
pmpaddr_q\[3\]_0_0[4]                                                                                                               Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        A        In      0.000     1.066 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        Z        Out     0.738     1.804 f      -         
N_39                                                                                                                                Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        A        In      0.000     1.804 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        Z        Out     0.390     2.194 f      -         
sel_nodes_sx[3]                                                                                                                     Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        D        In      0.000     2.194 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        Z        Out     0.819     3.013 f      -         
N_45                                                                                                                                Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        B        In      0.000     3.013 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        Z        Out     0.822     3.835 r      -         
index_nodes\[1\]_1[0]                                                                                                               Net         -        -       -         -            15        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        B        In      0.000     3.835 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        Z        Out     0.660     4.495 r      -         
mask_2_10_1_i_o2_0_1                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        B        In      0.000     4.495 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        Z        Out     0.708     5.203 r      -         
N_298                                                                                                                               Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        C        In      0.000     5.203 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        Z        Out     0.660     5.863 r      -         
N_306                                                                                                                               Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        A        In      0.000     5.863 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        Z        Out     0.390     6.253 r      -         
un8_match_o_0_I_81_0_RNO_2                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        C        In      0.000     6.253 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        Z        Out     0.606     6.859 r      -         
un8_match_o_0_I_81_0_RNO_1                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       A0       In      0.000     6.859 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       COUT     Out     0.900     7.759 r      -         
un8_match_o_0_data_tmp[5]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       CIN      In      0.000     7.759 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       COUT     Out     0.061     7.820 r      -         
un8_match_o_0_data_tmp[7]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       CIN      In      0.000     7.820 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       COUT     Out     0.061     7.881 r      -         
un8_match_o_0_data_tmp[9]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       CIN      In      0.000     7.881 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       COUT     Out     0.061     7.942 r      -         
un8_match_o_0_data_tmp[11]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       CIN      In      0.000     7.942 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       COUT     Out     0.061     8.003 r      -         
un8_match_o_0_data_tmp[13]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       CIN      In      0.000     8.003 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       COUT     Out     0.061     8.064 r      -         
un8_match_o_0_data_tmp[15]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       CIN      In      0.000     8.064 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       S1       Out     0.799     8.864 r      -         
un8_match_o_0_I_9_0_S1_6                                                                                                            Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        C        In      0.000     8.864 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        Z        Out     0.390     9.254 f      -         
allow_o_18_0_a9_2_sx_0                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        D        In      0.000     9.254 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        Z        Out     0.708     9.961 r      -         
N_73                                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        C        In      0.000     9.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        Z        Out     0.390     10.351 r     -         
gen_m1_e_4_sx                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        B        In      0.000     10.351 r     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        Z        Out     0.708     11.059 f     -         
gen_N_3_mux_2                                                                                                                       Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        A        In      0.000     11.059 f     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        Z        Out     0.180     11.239 f     -         
un1_allow_o75_2_RNIOM3F5J                                                                                                           Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_7                                                LUT4        C        In      0.000     11.239 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_7                                                LUT4        Z        Out     0.390     11.630 r     -         
wbuffer_cmp_addr_N_2L1_7                                                                                                            Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNI81K5J1[0]                                                  LUT4        C        In      0.000     11.630 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNI81K5J1[0]                                                  LUT4        Z        Out     0.792     12.421 f     -         
wbuffer_cmp_addr[17]                                                                                                                Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        B        In      0.000     12.421 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        Z        Out     0.606     13.027 r     -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       A1       In      0.000     13.027 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       COUT     Out     0.900     13.928 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       CIN      In      0.000     13.928 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       COUT     Out     0.061     13.989 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       CIN      In      0.000     13.989 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       COUT     Out     0.061     14.050 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       CIN      In      0.000     14.050 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       COUT     Out     0.061     14.111 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       CIN      In      0.000     14.111 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       COUT     Out     0.589     14.700 r     -         
un8_wbuffer_hit_oh                                                                                                                  Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        A        In      0.000     14.700 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        Z        Out     0.828     15.527 r     -         
wbuffer_be_1                                                                                                                        Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        A        In      0.000     15.527 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        Z        Out     0.914     16.441 f     -         
wbuffer_hit_idx[1]                                                                                                                  Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        C        In      0.000     16.441 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        Z        Out     0.390     16.831 r     -         
N_290_0_0_0                                                                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        A        In      0.000     16.831 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        Z        Out     0.792     17.623 r     -         
wbuffer_be_1[3]                                                                                                                     Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        C        In      0.000     17.623 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                  LUT4        Z        Out     0.180     17.803 r     -         
req_ports_o[57]                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        A        In      0.000     17.803 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                    LUT4        Z        Out     0.660     18.463 r     -         
m25_2_03                                                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        B        In      0.000     18.463 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                              LUT4        Z        Out     0.390     18.853 r     -         
result_o_2[9]                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        B        In      0.000     18.853 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                     LUT4        Z        Out     0.180     19.033 r     -         
ld_result[9]                                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]                                                                             FD1P3DX     D        In      0.000     19.033 r     -         
==================================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      19.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.087

    Number of logic level(s):                37
    Starting point:                          csr_regfile_i.pmpaddr_q\[3\]_0_0[4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[4]                                                                                                 FD1P3DX     Q        Out     1.066     1.066 r      -         
pmpaddr_q\[3\]_0_0[4]                                                                                                               Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        A        In      0.000     1.066 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        Z        Out     0.738     1.804 f      -         
N_39                                                                                                                                Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        A        In      0.000     1.804 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        Z        Out     0.390     2.194 f      -         
sel_nodes_sx[3]                                                                                                                     Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        D        In      0.000     2.194 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        Z        Out     0.819     3.013 f      -         
N_45                                                                                                                                Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        B        In      0.000     3.013 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        Z        Out     0.822     3.835 r      -         
index_nodes\[1\]_1[0]                                                                                                               Net         -        -       -         -            15        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        B        In      0.000     3.835 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        Z        Out     0.660     4.495 r      -         
mask_2_10_1_i_o2_0_1                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        B        In      0.000     4.495 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        Z        Out     0.708     5.203 r      -         
N_298                                                                                                                               Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        C        In      0.000     5.203 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        Z        Out     0.660     5.863 r      -         
N_306                                                                                                                               Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        A        In      0.000     5.863 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        Z        Out     0.390     6.253 r      -         
un8_match_o_0_I_81_0_RNO_2                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        C        In      0.000     6.253 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        Z        Out     0.606     6.859 r      -         
un8_match_o_0_I_81_0_RNO_1                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       A0       In      0.000     6.859 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       COUT     Out     0.900     7.759 r      -         
un8_match_o_0_data_tmp[5]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       CIN      In      0.000     7.759 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       COUT     Out     0.061     7.820 r      -         
un8_match_o_0_data_tmp[7]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       CIN      In      0.000     7.820 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       COUT     Out     0.061     7.881 r      -         
un8_match_o_0_data_tmp[9]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       CIN      In      0.000     7.881 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       COUT     Out     0.061     7.942 r      -         
un8_match_o_0_data_tmp[11]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       CIN      In      0.000     7.942 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       COUT     Out     0.061     8.003 r      -         
un8_match_o_0_data_tmp[13]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       CIN      In      0.000     8.003 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       COUT     Out     0.061     8.064 r      -         
un8_match_o_0_data_tmp[15]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       CIN      In      0.000     8.064 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       S1       Out     0.799     8.864 r      -         
un8_match_o_0_I_9_0_S1_6                                                                                                            Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        C        In      0.000     8.864 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        Z        Out     0.390     9.254 f      -         
allow_o_18_0_a9_2_sx_0                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        D        In      0.000     9.254 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        Z        Out     0.708     9.961 r      -         
N_73                                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        C        In      0.000     9.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        Z        Out     0.390     10.351 r     -         
gen_m1_e_4_sx                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        B        In      0.000     10.351 r     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        Z        Out     0.708     11.059 f     -         
gen_N_3_mux_2                                                                                                                       Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        A        In      0.000     11.059 f     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        Z        Out     0.180     11.239 f     -         
un1_allow_o75_2_RNIOM3F5J                                                                                                           Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        C        In      0.000     11.239 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        Z        Out     0.390     11.630 r     -         
wbuffer_cmp_addr_N_2L1_6                                                                                                            Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        C        In      0.000     11.630 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        Z        Out     0.792     12.421 f     -         
wbuffer_cmp_addr[16]                                                                                                                Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        A        In      0.000     12.421 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        Z        Out     0.606     13.027 r     -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       A1       In      0.000     13.027 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       COUT     Out     0.900     13.928 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       CIN      In      0.000     13.928 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       COUT     Out     0.061     13.989 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       CIN      In      0.000     13.989 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       COUT     Out     0.061     14.050 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       CIN      In      0.000     14.050 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       COUT     Out     0.061     14.111 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       CIN      In      0.000     14.111 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       COUT     Out     0.589     14.700 r     -         
un8_wbuffer_hit_oh                                                                                                                  Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        A        In      0.000     14.700 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        Z        Out     0.828     15.527 r     -         
wbuffer_be_1                                                                                                                        Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        A        In      0.000     15.527 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        Z        Out     0.914     16.441 f     -         
wbuffer_hit_idx[1]                                                                                                                  Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        C        In      0.000     16.441 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        Z        Out     0.390     16.831 r     -         
N_290_0_0_0                                                                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        A        In      0.000     16.831 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        Z        Out     0.792     17.623 r     -         
wbuffer_be_1[3]                                                                                                                     Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNITUR7V6[1]                                                  LUT4        C        In      0.000     17.623 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNITUR7V6[1]                                                  LUT4        Z        Out     0.180     17.803 r     -         
req_ports_o[56]                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIAFE4C[8]                                                                    LUT4        A        In      0.000     17.803 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIAFE4C[8]                                                                    LUT4        Z        Out     0.660     18.463 r     -         
m24_2_03                                                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNI3G8D41[8]                                                                   LUT4        B        In      0.000     18.463 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNI3G8D41[8]                                                                   LUT4        Z        Out     0.390     18.853 f     -         
operation_RNI3G8D41[8]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.result_o_3_RNIN3NAU1[8]                                                                                LUT4        B        In      0.000     18.853 f     -         
ex_stage_i.lsu_i.i_load_unit.result_o_3_RNIN3NAU1[8]                                                                                LUT4        Z        Out     0.180     19.033 r     -         
ld_result[8]                                                                                                                        Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140]                                                                             FD1P3DX     D        In      0.000     19.033 r     -         
==================================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      19.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -14.087

    Number of logic level(s):                37
    Starting point:                          csr_regfile_i.pmpaddr_q\[3\]_0_0[4] / Q
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142] / D
    The start point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                  Pin      Pin               Arrival      No. of    
Name                                                                                                                                Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
csr_regfile_i.pmpaddr_q\[3\]_0_0[4]                                                                                                 FD1P3DX     Q        Out     1.066     1.066 r      -         
pmpaddr_q\[3\]_0_0[4]                                                                                                               Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        A        In      0.000     1.066 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_13_i_o2[3]                LUT4        Z        Out     0.738     1.804 f      -         
N_39                                                                                                                                Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        A        In      0.000     1.804 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_sx[3]              LUT4        Z        Out     0.390     2.194 f      -         
sel_nodes_sx[3]                                                                                                                     Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        D        In      0.000     2.194 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes[3]                 LUT4        Z        Out     0.819     3.013 f      -         
N_45                                                                                                                                Net         -        -       -         -            14        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        B        In      0.000     3.013 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1[0]                      LUT4        Z        Out     0.822     3.835 r      -         
index_nodes\[1\]_1[0]                                                                                                               Net         -        -       -         -            15        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        B        In      0.000     3.835 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_1                             LUT4        Z        Out     0.660     4.495 r      -         
mask_2_10_1_i_o2_0_1                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        B        In      0.000     4.495 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0                               LUT4        Z        Out     0.708     5.203 r      -         
N_298                                                                                                                               Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        C        In      0.000     5.203 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.mask_2_10_1_i_o2_0_RNI8FRHE                      LUT4        Z        Out     0.660     5.863 r      -         
N_306                                                                                                                               Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        A        In      0.000     5.863 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO_2                       LUT4        Z        Out     0.390     6.253 r      -         
un8_match_o_0_I_81_0_RNO_2                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        C        In      0.000     6.253 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0_RNO                         LUT4        Z        Out     0.606     6.859 r      -         
un8_match_o_0_I_81_0_RNO_1                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       A0       In      0.000     6.859 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_81_0                             CCU2C       COUT     Out     0.900     7.759 r      -         
un8_match_o_0_data_tmp[5]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       CIN      In      0.000     7.759 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_69_0                             CCU2C       COUT     Out     0.061     7.820 r      -         
un8_match_o_0_data_tmp[7]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       CIN      In      0.000     7.820 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_57_0                             CCU2C       COUT     Out     0.061     7.881 r      -         
un8_match_o_0_data_tmp[9]                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       CIN      In      0.000     7.881 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_45_0                             CCU2C       COUT     Out     0.061     7.942 r      -         
un8_match_o_0_data_tmp[11]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       CIN      In      0.000     7.942 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_33_0                             CCU2C       COUT     Out     0.061     8.003 r      -         
un8_match_o_0_data_tmp[13]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       CIN      In      0.000     8.003 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_21_0                             CCU2C       COUT     Out     0.061     8.064 r      -         
un8_match_o_0_data_tmp[15]                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       CIN      In      0.000     8.064 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[3\]\.i_pmp_entry.un8_match_o_0_I_9_0                              CCU2C       S1       Out     0.799     8.864 r      -         
un8_match_o_0_I_9_0_S1_6                                                                                                            Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        C        In      0.000     8.864 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_sx_0            LUT4        Z        Out     0.390     9.254 f      -         
allow_o_18_0_a9_2_sx_0                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        D        In      0.000     9.254 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2                 LUT4        Z        Out     0.708     9.961 r      -         
N_73                                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        C        In      0.000     9.961 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_2_RNI00OPN2       LUT4        Z        Out     0.390     10.351 r     -         
gen_m1_e_4_sx                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        B        In      0.000     10.351 r     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp\.allow_o_18_0_a9_3_3_RNI8C9P65     LUT4        Z        Out     0.708     11.059 f     -         
gen_N_3_mux_2                                                                                                                       Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        A        In      0.000     11.059 f     -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J      LUT4        Z        Out     0.180     11.239 f     -         
un1_allow_o75_2_RNIOM3F5J                                                                                                           Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        C        In      0.000     11.239 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                LUT4        Z        Out     0.390     11.630 r     -         
wbuffer_cmp_addr_N_2L1_6                                                                                                            Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        C        In      0.000     11.630 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                  LUT4        Z        Out     0.792     12.421 f     -         
wbuffer_cmp_addr[16]                                                                                                                Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        A        In      0.000     12.421 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                 LUT4        Z        Out     0.606     13.027 r     -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       A1       In      0.000     13.027 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                       CCU2C       COUT     Out     0.900     13.928 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       CIN      In      0.000     13.928 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                       CCU2C       COUT     Out     0.061     13.989 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                    Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       CIN      In      0.000     13.989 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                       CCU2C       COUT     Out     0.061     14.050 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       CIN      In      0.000     14.050 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                       CCU2C       COUT     Out     0.061     14.111 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                   Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       CIN      In      0.000     14.111 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                        CCU2C       COUT     Out     0.589     14.700 r     -         
un8_wbuffer_hit_oh                                                                                                                  Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        A        In      0.000     14.700 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                            LUT4        Z        Out     0.828     15.527 r     -         
wbuffer_be_1                                                                                                                        Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        A        In      0.000     15.527 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                            LUT4        Z        Out     0.914     16.441 f     -         
wbuffer_hit_idx[1]                                                                                                                  Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        C        In      0.000     16.441 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                  LUT4        Z        Out     0.390     16.831 r     -         
N_290_0_0_0                                                                                                                         Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        A        In      0.000     16.831 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                  LUT4        Z        Out     0.792     17.623 r     -         
wbuffer_be_1[3]                                                                                                                     Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNILNS7V6[1]                                                  LUT4        B        In      0.000     17.623 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNILNS7V6[1]                                                  LUT4        Z        Out     0.180     17.803 r     -         
req_ports_o[58]                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNICHE4C[8]                                                                    LUT4        A        In      0.000     17.803 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNICHE4C[8]                                                                    LUT4        Z        Out     0.660     18.463 r     -         
m26_2_03                                                                                                                            Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15                                                                              LUT4        B        In      0.000     18.463 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15                                                                              LUT4        Z        Out     0.390     18.853 r     -         
result_o_2[10]                                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15_RNI1L2VV                                                                     LUT4        B        In      0.000     18.853 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15_RNI1L2VV                                                                     LUT4        Z        Out     0.180     19.033 r     -         
ld_result[10]                                                                                                                       Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]                                                                             FD1P3DX     D        In      0.000     19.033 r     -         
==================================================================================================================================================================================================




====================================
<a name=clockReport29></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                   Starting                                                        Arrival            
Instance                                                                                                                           Reference     Type        Pin     Net                           Time        Slack  
                                                                                                                                   Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]            System        WIDEFN9     Z       index_nodes\[1\]_1_m28[0]     0.000       -10.461
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[4\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m24[0]                 System        WIDEFN9     Z       index_nodes\[1\]_1_m24[0]     0.000       -10.223
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[4\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m25[0]                 System        WIDEFN9     Z       index_nodes\[1\]_1_m25[0]     0.000       -10.223
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[4\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m27[0]            System        WIDEFN9     Z       index_nodes\[1\]_1_m27[0]     0.000       -10.223
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[1\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]            System        WIDEFN9     Z       index_nodes\[1\]_1_m28[0]     0.000       -10.139
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[1\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m5s4_i_a3_RNITDJVQ     System        WIDEFN9     Z       index_nodes\[1\]_1_m24[0]     0.000       -9.659 
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[6\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_RNIJ15L91[3]      System        WIDEFN9     Z       index_nodes\[1\]_1[0]         0.000       -9.445 
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[6\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24                     System        WIDEFN9     Z       index_nodes\[1\]_1_ss24       0.000       -9.445 
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[6\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss27              System        WIDEFN9     Z       index_nodes\[1\]_1_ss27       0.000       -9.445 
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_if.gen_pmp\.genblk1\[7\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss24                     System        WIDEFN9     Z       index_nodes\[1\]_1_ss24       0.000       -9.155 
======================================================================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                            Required            
Instance                                                    Reference     Type        Pin     Net               Time         Slack  
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140]     System        FD1P3DX     D       ld_result[8]      4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]     System        FD1P3DX     D       ld_result[9]      4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]     System        FD1P3DX     D       ld_result[10]     4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[156]     System        FD1P3DX     D       ld_result[24]     4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[157]     System        FD1P3DX     D       ld_result[25]     4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[158]     System        FD1P3DX     D       ld_result[26]     4.946        -10.461
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[143]     System        FD1P3DX     D       ld_result[11]     4.946        -10.191
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[144]     System        FD1P3DX     D       ld_result[12]     4.946        -10.191
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[145]     System        FD1P3DX     D       ld_result[13]     4.946        -10.191
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[146]     System        FD1P3DX     D       ld_result[14]     4.946        -10.191
====================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1.srr:srsf/home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/cva6_1_impl_1.srs:fp:1797207:1816311:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      15.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -10.461

    Number of logic level(s):                31
    Starting point:                          ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0] / Z
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]                 WIDEFN9     Z        Out     0.000     0.000 r      -         
index_nodes\[1\]_1_m28[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        C        In      0.000     0.000 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        Z        Out     0.390     0.390 r      -         
index_nodes\[1\]_1_m29[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        D        In      0.000     0.390 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        Z        Out     0.804     1.194 r      -         
index_nodes\[1\]_1[0]                                                                                                                   Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        B        In      0.000     1.194 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        Z        Out     0.801     1.995 r      -         
un3_size_c2                                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        C        In      0.000     1.995 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        Z        Out     0.798     2.793 r      -         
m7_2_03                                                                                                                                 Net         -        -       -         -            9         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        B        In      0.000     2.793 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        Z        Out     0.390     3.183 f      -         
un8_match_o_0_I_38_i_i_0_N_6L11                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        C        In      0.000     3.183 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        Z        Out     0.390     3.573 r      -         
un8_match_o_0_I_38_i_i_0_N_7L13                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        D        In      0.000     3.573 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        Z        Out     0.180     3.753 f      -         
N_110                                                                                                                                   Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       A0       In      0.000     3.753 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       COUT     Out     0.900     4.653 r      -         
un8_match_o_0_data_tmp[13]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       CIN      In      0.000     4.653 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       COUT     Out     0.061     4.714 r      -         
un8_match_o_0_data_tmp[15]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       CIN      In      0.000     4.714 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       S1       Out     0.272     4.986 r      -         
un8_match_o_0_I_9_0_S1_0                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        B        In      0.000     4.986 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        Z        Out     0.390     5.375 f      -         
un1_allow_o75_2_s_0_1_0                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        A        In      0.000     5.375 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        Z        Out     0.738     6.114 f      -         
un1_allow_o75_2_out                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        B        In      0.000     6.114 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        Z        Out     0.660     6.774 r      -         
un1_N_12                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        B        In      0.000     6.774 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        Z        Out     0.660     7.434 r      -         
un1_m9_i_3_sn                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        C        In      0.000     7.434 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        Z        Out     0.180     7.614 r      -         
un1_allow_o75_2_RNIOM3F5J                                                                                                               Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        C        In      0.000     7.614 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        Z        Out     0.390     8.004 r      -         
wbuffer_cmp_addr_N_2L1_6                                                                                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        C        In      0.000     8.004 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        Z        Out     0.792     8.796 f      -         
wbuffer_cmp_addr[16]                                                                                                                    Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        A        In      0.000     8.796 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        Z        Out     0.606     9.402 r      -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       A1       In      0.000     9.402 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       COUT     Out     0.900     10.302 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       CIN      In      0.000     10.302 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       COUT     Out     0.061     10.363 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       CIN      In      0.000     10.363 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       COUT     Out     0.061     10.424 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       CIN      In      0.000     10.424 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       COUT     Out     0.061     10.485 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       CIN      In      0.000     10.485 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       COUT     Out     0.589     11.073 r     -         
un8_wbuffer_hit_oh                                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        A        In      0.000     11.073 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        Z        Out     0.828     11.902 r     -         
wbuffer_be_1                                                                                                                            Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        A        In      0.000     11.902 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        Z        Out     0.914     12.815 f     -         
wbuffer_hit_idx[1]                                                                                                                      Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        C        In      0.000     12.815 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        Z        Out     0.390     13.205 r     -         
N_290_0_0_0                                                                                                                             Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        A        In      0.000     13.205 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        Z        Out     0.792     13.997 r     -         
wbuffer_be_1[3]                                                                                                                         Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        C        In      0.000     13.997 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        Z        Out     0.180     14.177 r     -         
req_ports_o[57]                                                                                                                         Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        A        In      0.000     14.177 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        Z        Out     0.660     14.837 r     -         
m25_2_03                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                                  LUT4        B        In      0.000     14.837 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                                  LUT4        Z        Out     0.390     15.227 r     -         
result_o_2[9]                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                         LUT4        B        In      0.000     15.227 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                         LUT4        Z        Out     0.180     15.407 r     -         
ld_result[9]                                                                                                                            Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]                                                                                 FD1P3DX     D        In      0.000     15.407 r     -         
======================================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      15.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -10.461

    Number of logic level(s):                31
    Starting point:                          ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0] / Z
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]                 WIDEFN9     Z        Out     0.000     0.000 r      -         
index_nodes\[1\]_1_m28[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        C        In      0.000     0.000 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        Z        Out     0.390     0.390 r      -         
index_nodes\[1\]_1_m29[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        D        In      0.000     0.390 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        Z        Out     0.804     1.194 r      -         
index_nodes\[1\]_1[0]                                                                                                                   Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        B        In      0.000     1.194 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        Z        Out     0.801     1.995 r      -         
un3_size_c2                                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        C        In      0.000     1.995 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        Z        Out     0.798     2.793 r      -         
m7_2_03                                                                                                                                 Net         -        -       -         -            9         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        B        In      0.000     2.793 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        Z        Out     0.390     3.183 f      -         
un8_match_o_0_I_38_i_i_0_N_6L11                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        C        In      0.000     3.183 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        Z        Out     0.390     3.573 r      -         
un8_match_o_0_I_38_i_i_0_N_7L13                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        D        In      0.000     3.573 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        Z        Out     0.180     3.753 f      -         
N_110                                                                                                                                   Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       A0       In      0.000     3.753 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       COUT     Out     0.900     4.653 r      -         
un8_match_o_0_data_tmp[13]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       CIN      In      0.000     4.653 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       COUT     Out     0.061     4.714 r      -         
un8_match_o_0_data_tmp[15]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       CIN      In      0.000     4.714 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       S1       Out     0.272     4.986 r      -         
un8_match_o_0_I_9_0_S1_0                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        B        In      0.000     4.986 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        Z        Out     0.390     5.375 f      -         
un1_allow_o75_2_s_0_1_0                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        A        In      0.000     5.375 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        Z        Out     0.738     6.114 f      -         
un1_allow_o75_2_out                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        B        In      0.000     6.114 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        Z        Out     0.660     6.774 r      -         
un1_N_12                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        B        In      0.000     6.774 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        Z        Out     0.660     7.434 r      -         
un1_m9_i_3_sn                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        C        In      0.000     7.434 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        Z        Out     0.180     7.614 r      -         
un1_allow_o75_2_RNIOM3F5J                                                                                                               Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_7                                                    LUT4        C        In      0.000     7.614 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_7                                                    LUT4        Z        Out     0.390     8.004 r      -         
wbuffer_cmp_addr_N_2L1_7                                                                                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNI81K5J1[0]                                                      LUT4        C        In      0.000     8.004 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNI81K5J1[0]                                                      LUT4        Z        Out     0.792     8.796 f      -         
wbuffer_cmp_addr[17]                                                                                                                    Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        B        In      0.000     8.796 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        Z        Out     0.606     9.402 r      -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       A1       In      0.000     9.402 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       COUT     Out     0.900     10.302 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       CIN      In      0.000     10.302 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       COUT     Out     0.061     10.363 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       CIN      In      0.000     10.363 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       COUT     Out     0.061     10.424 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       CIN      In      0.000     10.424 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       COUT     Out     0.061     10.485 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       CIN      In      0.000     10.485 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       COUT     Out     0.589     11.073 r     -         
un8_wbuffer_hit_oh                                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        A        In      0.000     11.073 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        Z        Out     0.828     11.902 r     -         
wbuffer_be_1                                                                                                                            Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        A        In      0.000     11.902 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        Z        Out     0.914     12.815 f     -         
wbuffer_hit_idx[1]                                                                                                                      Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        C        In      0.000     12.815 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        Z        Out     0.390     13.205 r     -         
N_290_0_0_0                                                                                                                             Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        A        In      0.000     13.205 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        Z        Out     0.792     13.997 r     -         
wbuffer_be_1[3]                                                                                                                         Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        C        In      0.000     13.997 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        Z        Out     0.180     14.177 r     -         
req_ports_o[57]                                                                                                                         Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        A        In      0.000     14.177 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        Z        Out     0.660     14.837 r     -         
m25_2_03                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                                  LUT4        B        In      0.000     14.837 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14                                                                                  LUT4        Z        Out     0.390     15.227 r     -         
result_o_2[9]                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                         LUT4        B        In      0.000     15.227 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_14_RNI0L2VV                                                                         LUT4        Z        Out     0.180     15.407 r     -         
ld_result[9]                                                                                                                            Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[141]                                                                                 FD1P3DX     D        In      0.000     15.407 r     -         
======================================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      15.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -10.461

    Number of logic level(s):                31
    Starting point:                          ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0] / Z
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]                 WIDEFN9     Z        Out     0.000     0.000 r      -         
index_nodes\[1\]_1_m28[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        C        In      0.000     0.000 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        Z        Out     0.390     0.390 r      -         
index_nodes\[1\]_1_m29[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        D        In      0.000     0.390 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        Z        Out     0.804     1.194 r      -         
index_nodes\[1\]_1[0]                                                                                                                   Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        B        In      0.000     1.194 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        Z        Out     0.801     1.995 r      -         
un3_size_c2                                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        C        In      0.000     1.995 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        Z        Out     0.798     2.793 r      -         
m7_2_03                                                                                                                                 Net         -        -       -         -            9         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        B        In      0.000     2.793 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        Z        Out     0.390     3.183 f      -         
un8_match_o_0_I_38_i_i_0_N_6L11                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        C        In      0.000     3.183 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        Z        Out     0.390     3.573 r      -         
un8_match_o_0_I_38_i_i_0_N_7L13                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        D        In      0.000     3.573 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        Z        Out     0.180     3.753 f      -         
N_110                                                                                                                                   Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       A0       In      0.000     3.753 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       COUT     Out     0.900     4.653 r      -         
un8_match_o_0_data_tmp[13]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       CIN      In      0.000     4.653 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       COUT     Out     0.061     4.714 r      -         
un8_match_o_0_data_tmp[15]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       CIN      In      0.000     4.714 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       S1       Out     0.272     4.986 r      -         
un8_match_o_0_I_9_0_S1_0                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        B        In      0.000     4.986 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        Z        Out     0.390     5.375 f      -         
un1_allow_o75_2_s_0_1_0                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        A        In      0.000     5.375 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        Z        Out     0.738     6.114 f      -         
un1_allow_o75_2_out                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        B        In      0.000     6.114 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        Z        Out     0.660     6.774 r      -         
un1_N_12                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        B        In      0.000     6.774 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        Z        Out     0.660     7.434 r      -         
un1_m9_i_3_sn                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        C        In      0.000     7.434 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        Z        Out     0.180     7.614 r      -         
un1_allow_o75_2_RNIOM3F5J                                                                                                               Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        C        In      0.000     7.614 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        Z        Out     0.390     8.004 r      -         
wbuffer_cmp_addr_N_2L1_6                                                                                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        C        In      0.000     8.004 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        Z        Out     0.792     8.796 f      -         
wbuffer_cmp_addr[16]                                                                                                                    Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        A        In      0.000     8.796 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        Z        Out     0.606     9.402 r      -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       A1       In      0.000     9.402 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       COUT     Out     0.900     10.302 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       CIN      In      0.000     10.302 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       COUT     Out     0.061     10.363 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       CIN      In      0.000     10.363 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       COUT     Out     0.061     10.424 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       CIN      In      0.000     10.424 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       COUT     Out     0.061     10.485 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       CIN      In      0.000     10.485 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       COUT     Out     0.589     11.073 r     -         
un8_wbuffer_hit_oh                                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        A        In      0.000     11.073 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        Z        Out     0.828     11.902 r     -         
wbuffer_be_1                                                                                                                            Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        A        In      0.000     11.902 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        Z        Out     0.914     12.815 f     -         
wbuffer_hit_idx[1]                                                                                                                      Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        C        In      0.000     12.815 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        Z        Out     0.390     13.205 r     -         
N_290_0_0_0                                                                                                                             Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        A        In      0.000     13.205 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        Z        Out     0.792     13.997 r     -         
wbuffer_be_1[3]                                                                                                                         Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNITUR7V6[1]                                                      LUT4        C        In      0.000     13.997 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNITUR7V6[1]                                                      LUT4        Z        Out     0.180     14.177 r     -         
req_ports_o[56]                                                                                                                         Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIAFE4C[8]                                                                        LUT4        A        In      0.000     14.177 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIAFE4C[8]                                                                        LUT4        Z        Out     0.660     14.837 r     -         
m24_2_03                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNI3G8D41[8]                                                                       LUT4        B        In      0.000     14.837 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNI3G8D41[8]                                                                       LUT4        Z        Out     0.390     15.227 f     -         
operation_RNI3G8D41[8]                                                                                                                  Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.result_o_3_RNIN3NAU1[8]                                                                                    LUT4        B        In      0.000     15.227 f     -         
ex_stage_i.lsu_i.i_load_unit.result_o_3_RNIN3NAU1[8]                                                                                    LUT4        Z        Out     0.180     15.407 r     -         
ld_result[8]                                                                                                                            Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[140]                                                                                 FD1P3DX     D        In      0.000     15.407 r     -         
======================================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      15.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -10.461

    Number of logic level(s):                31
    Starting point:                          ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0] / Z
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]                 WIDEFN9     Z        Out     0.000     0.000 r      -         
index_nodes\[1\]_1_m28[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        C        In      0.000     0.000 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        Z        Out     0.390     0.390 r      -         
index_nodes\[1\]_1_m29[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        D        In      0.000     0.390 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        Z        Out     0.804     1.194 r      -         
index_nodes\[1\]_1[0]                                                                                                                   Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        B        In      0.000     1.194 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        Z        Out     0.801     1.995 r      -         
un3_size_c2                                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        C        In      0.000     1.995 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        Z        Out     0.798     2.793 r      -         
m7_2_03                                                                                                                                 Net         -        -       -         -            9         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        B        In      0.000     2.793 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        Z        Out     0.390     3.183 f      -         
un8_match_o_0_I_38_i_i_0_N_6L11                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        C        In      0.000     3.183 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        Z        Out     0.390     3.573 r      -         
un8_match_o_0_I_38_i_i_0_N_7L13                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        D        In      0.000     3.573 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        Z        Out     0.180     3.753 f      -         
N_110                                                                                                                                   Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       A0       In      0.000     3.753 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       COUT     Out     0.900     4.653 r      -         
un8_match_o_0_data_tmp[13]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       CIN      In      0.000     4.653 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       COUT     Out     0.061     4.714 r      -         
un8_match_o_0_data_tmp[15]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       CIN      In      0.000     4.714 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       S1       Out     0.272     4.986 r      -         
un8_match_o_0_I_9_0_S1_0                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        B        In      0.000     4.986 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        Z        Out     0.390     5.375 f      -         
un1_allow_o75_2_s_0_1_0                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        A        In      0.000     5.375 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        Z        Out     0.738     6.114 f      -         
un1_allow_o75_2_out                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        B        In      0.000     6.114 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        Z        Out     0.660     6.774 r      -         
un1_N_12                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        B        In      0.000     6.774 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        Z        Out     0.660     7.434 r      -         
un1_m9_i_3_sn                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        C        In      0.000     7.434 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        Z        Out     0.180     7.614 r      -         
un1_allow_o75_2_RNIOM3F5J                                                                                                               Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        C        In      0.000     7.614 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        Z        Out     0.390     8.004 r      -         
wbuffer_cmp_addr_N_2L1_6                                                                                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        C        In      0.000     8.004 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        Z        Out     0.792     8.796 f      -         
wbuffer_cmp_addr[16]                                                                                                                    Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        A        In      0.000     8.796 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        Z        Out     0.606     9.402 r      -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       A1       In      0.000     9.402 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       COUT     Out     0.900     10.302 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       CIN      In      0.000     10.302 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       COUT     Out     0.061     10.363 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       CIN      In      0.000     10.363 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       COUT     Out     0.061     10.424 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       CIN      In      0.000     10.424 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       COUT     Out     0.061     10.485 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       CIN      In      0.000     10.485 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       COUT     Out     0.589     11.073 r     -         
un8_wbuffer_hit_oh                                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        A        In      0.000     11.073 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        Z        Out     0.828     11.902 r     -         
wbuffer_be_1                                                                                                                            Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        A        In      0.000     11.902 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        Z        Out     0.914     12.815 f     -         
wbuffer_hit_idx[1]                                                                                                                      Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        C        In      0.000     12.815 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        Z        Out     0.390     13.205 r     -         
N_290_0_0_0                                                                                                                             Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        A        In      0.000     13.205 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        Z        Out     0.792     13.997 r     -         
wbuffer_be_1[3]                                                                                                                         Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNILNS7V6[1]                                                      LUT4        B        In      0.000     13.997 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNILNS7V6[1]                                                      LUT4        Z        Out     0.180     14.177 r     -         
req_ports_o[58]                                                                                                                         Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNICHE4C[8]                                                                        LUT4        A        In      0.000     14.177 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNICHE4C[8]                                                                        LUT4        Z        Out     0.660     14.837 r     -         
m26_2_03                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15                                                                                  LUT4        B        In      0.000     14.837 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15                                                                                  LUT4        Z        Out     0.390     15.227 r     -         
result_o_2[10]                                                                                                                          Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15_RNI1L2VV                                                                         LUT4        B        In      0.000     15.227 r     -         
ex_stage_i.lsu_i.i_load_unit.i_load_unit.result_o_2_15_RNI1L2VV                                                                         LUT4        Z        Out     0.180     15.407 r     -         
ld_result[10]                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[142]                                                                                 FD1P3DX     D        In      0.000     15.407 r     -         
======================================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      15.407
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -10.461

    Number of logic level(s):                31
    Starting point:                          ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0] / Z
    Ending point:                            ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[157] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            cva6|clk_i [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                                                                      Pin      Pin               Arrival      No. of    
Name                                                                                                                                    Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_m28[0]                 WIDEFN9     Z        Out     0.000     0.000 r      -         
index_nodes\[1\]_1_m28[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        C        In      0.000     0.000 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.index_nodes\[1\]_1_ss15_RNISMRBS          LUT4        Z        Out     0.390     0.390 r      -         
index_nodes\[1\]_1_m29[0]                                                                                                               Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        D        In      0.000     0.390 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.gen_lzc\.sel_nodes_2_RNI72AMD2[3]         LUT4        Z        Out     0.804     1.194 r      -         
index_nodes\[1\]_1[0]                                                                                                                   Net         -        -       -         -            11        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        B        In      0.000     1.194 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un3_size_c2                                          LUT4        Z        Out     0.801     1.995 r      -         
un3_size_c2                                                                                                                             Net         -        -       -         -            10        
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        C        In      0.000     1.995 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.m6_2_03_0_o2                                   LUT4        Z        Out     0.798     2.793 r      -         
m7_2_03                                                                                                                                 Net         -        -       -         -            9         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        B        In      0.000     2.793 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_6L11                LUT4        Z        Out     0.390     3.183 f      -         
un8_match_o_0_I_38_i_i_0_N_6L11                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        C        In      0.000     3.183 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_38_i_i_0_N_7L13                LUT4        Z        Out     0.390     3.573 r      -         
un8_match_o_0_I_38_i_i_0_N_7L13                                                                                                         Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        D        In      0.000     3.573 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.i_lzc.un8_match_o_0_I_86_0_a2_2_RNI1F8RA2            LUT4        Z        Out     0.180     3.753 f      -         
N_110                                                                                                                                   Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       A0       In      0.000     3.753 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_33_0                                 CCU2C       COUT     Out     0.900     4.653 r      -         
un8_match_o_0_data_tmp[13]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       CIN      In      0.000     4.653 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_21_0                                 CCU2C       COUT     Out     0.061     4.714 r      -         
un8_match_o_0_data_tmp[15]                                                                                                              Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       CIN      In      0.000     4.714 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[5\]\.i_pmp_entry.un8_match_o_0_I_9_0                                  CCU2C       S1       Out     0.272     4.986 r      -         
un8_match_o_0_I_9_0_S1_0                                                                                                                Net         -        -       -         -            3         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        B        In      0.000     4.986 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0_1_0            LUT4        Z        Out     0.390     5.375 f      -         
un1_allow_o75_2_s_0_1_0                                                                                                                 Net         -        -       -         -            1         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        A        In      0.000     5.375 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l5\.un1_allow_o75_2_s_0                LUT4        Z        Out     0.738     6.114 f      -         
un1_allow_o75_2_out                                                                                                                     Net         -        -       -         -            4         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        B        In      0.000     6.114 f      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNIPCLN73     LUT4        Z        Out     0.660     6.774 r      -         
un1_N_12                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        B        In      0.000     6.774 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l6\.un1_allow_o75_2_tz_0_RNI3PPMP3     LUT4        Z        Out     0.660     7.434 r      -         
un1_m9_i_3_sn                                                                                                                           Net         -        -       -         -            2         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        C        In      0.000     7.434 r      -         
ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[2\]\.i_pmp_entry.i_lzc.gen_pmp_l3\.un1_allow_o75_2_RNIOM3F5J          LUT4        Z        Out     0.180     7.614 r      -         
un1_allow_o75_2_RNIOM3F5J                                                                                                               Net         -        -       -         -            32        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        C        In      0.000     7.614 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_cmp_addr_N_2L1_6                                                    LUT4        Z        Out     0.390     8.004 r      -         
wbuffer_cmp_addr_N_2L1_6                                                                                                                Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        C        In      0.000     8.004 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.vld_sel_q_RNIB3J5J1[0]                                                      LUT4        Z        Out     0.792     8.796 f      -         
wbuffer_cmp_addr[16]                                                                                                                    Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        A        In      0.000     8.796 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0_RNO_0                     LUT4        Z        Out     0.606     9.402 r      -         
un8_wbuffer_hit_oh_0_I_57_0_RNO_0                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       A1       In      0.000     9.402 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_57_0                           CCU2C       COUT     Out     0.900     10.302 r     -         
un8_wbuffer_hit_oh_0_data_tmp[7]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       CIN      In      0.000     10.302 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_75_0                           CCU2C       COUT     Out     0.061     10.363 r     -         
un8_wbuffer_hit_oh_0_data_tmp[9]                                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       CIN      In      0.000     10.363 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_33_0                           CCU2C       COUT     Out     0.061     10.424 r     -         
un8_wbuffer_hit_oh_0_data_tmp[11]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       CIN      In      0.000     10.424 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_93_0                           CCU2C       COUT     Out     0.061     10.485 r     -         
un8_wbuffer_hit_oh_0_data_tmp[13]                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       CIN      In      0.000     10.485 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh_0_I_9_0                            CCU2C       COUT     Out     0.589     11.073 r     -         
un8_wbuffer_hit_oh                                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        A        In      0.000     11.073 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1                                                                LUT4        Z        Out     0.828     11.902 r     -         
wbuffer_be_1                                                                                                                            Net         -        -       -         -            17        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        A        In      0.000     11.902 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_lzc_wbuffer_hit.cnt_o_2[1]                                                LUT4        Z        Out     0.914     12.815 f     -         
wbuffer_hit_idx[1]                                                                                                                      Net         -        -       -         -            68        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        C        In      0.000     12.815 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNI9HR631                                                      LUT4        Z        Out     0.390     13.205 r     -         
N_290_0_0_0                                                                                                                             Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        A        In      0.000     13.205 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wbuffer_be_1_RNIRHHNH3                                                      LUT4        Z        Out     0.792     13.997 r     -         
wbuffer_be_1[3]                                                                                                                         Net         -        -       -         -            8         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        C        In      0.000     13.997 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.wr_cl_off_RNI9BS7V6[1]                                                      LUT4        Z        Out     0.180     14.177 r     -         
req_ports_o[57]                                                                                                                         Net         -        -       -         -            4         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        A        In      0.000     14.177 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIBGE4C[8]                                                                        LUT4        Z        Out     0.660     14.837 r     -         
m25_2_03                                                                                                                                Net         -        -       -         -            2         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIHKPOK1[8]                                                                       LUT4        A        In      0.000     14.837 r     -         
ex_stage_i.lsu_i.i_load_unit.ldbuf_q\[1\]\.operation_RNIHKPOK1[8]                                                                       LUT4        Z        Out     0.390     15.227 r     -         
result_o_1_rn_2[9]                                                                                                                      Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_load_unit.un18_rdata_is_signed_RNIFQPFK4                                                                             LUT4        C        In      0.000     15.227 r     -         
ex_stage_i.lsu_i.i_load_unit.un18_rdata_is_signed_RNIFQPFK4                                                                             LUT4        Z        Out     0.180     15.407 r     -         
ld_result[25]                                                                                                                           Net         -        -       -         -            1         
ex_stage_i.lsu_i.i_pipe_reg_load.gen_register\.d_o[157]                                                                                 FD1P3DX     D        In      0.000     15.407 r     -         
======================================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:12m:21s; Memory used current: 725MB peak: 726MB)


Finished timing report (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:12m:22s; Memory used current: 725MB peak: 726MB)

---------------------------------------
<a name=resourceUsage33></a>Resource Usage Report</a>
Part: lav_at_e70es1lfg676c-1


Register bits: 9467 of 397440 (2%)
I/O cells:       1414
Block Rams : 1 of 990 (0%)

DSP primitives:       4 of 5400 (0%)

Details:
CCU2C:          1730
DPR16X4A:       19
FD1P3BX:        31
FD1P3DX:        9432
GSRA:           1
IB:             185
IFD1P3BX:       1
IFD1P3DX:       3
INV:            18
LUT4:           19684
OB:             1229
SP16KA:         1
SPR16X4A:       2
VHI:            162
VLO:            162
WIDEFN9:        2840
MULTADDSUB18X18A: 2
MULT18X18A:     2

<a name=resourceUsage34></a>Resource Usage inside macros:</a>
Registers: 0
LUTs: 0
EBRs: 0
DSPs: 0
Distributed RAMs: 0
Carry Chains: 0
Blackboxes: 0

Mapping Summary:
Total number of registers: 9467 + 0 = 9467 of 397440 (2.38%)
Total number of LUTs: 19684 + 0 = 19684 
Total number of EBRs: 1 + 0 = 1 of 990 (0.10%)
Total number of DSPs: 4 + 0 = 4 of 1800 (0.22%)
Total number of Distributed RAMs: 21 + 0 = 21 
Total number of Carry Chains: 1730 + 0 = 1730 
Total number of BlackBoxes: 325 + 0 = 325 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:05m:30s; CPU Time elapsed 0h:12m:22s; Memory used current: 637MB peak: 726MB)

Process took 0h:05m:30s realtime, 0h:12m:22s cputime
# Tue Sep 10 12:31:06 2024

###########################################################]

</pre></samp></body></html>
