{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1408090097432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1408090097432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 16:08:17 2014 " "Processing started: Fri Aug 15 16:08:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1408090097432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1408090097432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off CMOS_VIP_HDL_Demo -c CMOS_VIP_HDL_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1408090097432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1408090097792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_matrix_generate_3x3_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_matrix_generate_3x3_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_1Bit " "Found entity 1: VIP_Matrix_Generate_3X3_1Bit" {  } { { "../src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_bit_dilation_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_bit_dilation_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Bit_Dilation_Detector " "Found entity 1: VIP_Bit_Dilation_Detector" {  } { { "../src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_1Bit " "Found entity 1: Line_Shift_RAM_1Bit" {  } { { "../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_ycbcr422_ycbcr444.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_ycbcr422_ycbcr444.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_YCbCr422_YCbCr444 " "Found entity 1: VIP_YCbCr422_YCbCr444" {  } { { "../src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_YCbCr422_YCbCr444.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_skin_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/vip_skin_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Skin_Detector " "Found entity 1: VIP_Skin_Detector" {  } { { "../src/Video_Image_Processor/VIP_Skin_Detector.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Skin_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "../src/key_counter_scan.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_vip_hdl_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_vip_hdl_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_VIP_HDL_Demo " "Found entity 1: CMOS_VIP_HDL_Demo" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "../src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "../src/system_index/system_init_delay.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "../src/system_index/system_ctrl_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/system_index/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl " "Found entity 1: i2c_timing_ctrl" {  } { { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "../src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_YUV422_Config " "Found entity 1: I2C_OV7725_YUV422_Config" {  } { { "../src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/lcd_24bit_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../src/lcd_24bit_ip/lcd_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/lcd_24bit_ip/lcd_driver.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY_CNT delay_cnt led_74595_driver.v(67) " "Verilog HDL Declaration information at led_74595_driver.v(67): object \"DELAY_CNT\" differs only in case from object \"delay_cnt\" in the same scope" {  } { { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1408090097888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/led_display_index/led_74595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/led_display_index/led_74595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_74595_driver " "Found entity 1: led_74595_driver" {  } { { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/write_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/write_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo1 " "Found entity 1: write_fifo1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097888 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control_2Port.v(248) " "Verilog HDL warning at Sdram_Control_2Port.v(248): extended using \"x\" or \"z\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1408090097888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/read_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/read_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo1 " "Found entity 1: read_fifo1" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/control_interface.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /crazy_fpga_examples/15_cmos_ov7725_skin_detector/src/sdram_control_2port_1mx32bit/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090097904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090097904 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sobel_Threshold CMOS_VIP_HDL_Demo.v(214) " "Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(214): created implicit net for \"Sobel_Threshold\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090097904 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sobel_Grade CMOS_VIP_HDL_Demo.v(340) " "Verilog HDL Implicit Net warning at CMOS_VIP_HDL_Demo.v(340): created implicit net for \"Sobel_Grade\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090097904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CMOS_VIP_HDL_Demo " "Elaborating entity \"CMOS_VIP_HDL_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1408090098400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CMOS_VIP_HDL_Demo.v(246) " "Verilog HDL assignment warning at CMOS_VIP_HDL_Demo.v(246): truncated value with size 32 to match size of target (24)" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1408090098416 "|CMOS_VIP_HDL_Demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl_pll system_ctrl_pll:u_system_ctrl_pll " "Elaborating entity \"system_ctrl_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_system_ctrl_pll" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_init_delay system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay " "Elaborating entity \"system_init_delay\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|system_init_delay:u_system_init_delay\"" {  } { { "../src/system_index/system_ctrl_pll.v" "u_system_init_delay" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\"" {  } { { "../src/system_index/system_ctrl_pll.v" "u_sys_pll" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/system_ctrl_pll.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\"" {  } { { "../src/system_index/sys_pll.v" "altpll_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\"" {  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component " "Instantiated megafunction \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098472 ""}  } { { "../src/system_index/sys_pll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/system_index/sys_pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408090098472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/sys_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090098544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090098544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"system_ctrl_pll:u_system_ctrl_pll\|sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_timing_ctrl i2c_timing_ctrl:u_i2c_timing_ctrl " "Elaborating entity \"i2c_timing_ctrl\" for hierarchy \"i2c_timing_ctrl:u_i2c_timing_ctrl\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_i2c_timing_ctrl" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098552 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_timing_ctrl.v(422) " "Verilog HDL Case Statement information at i2c_timing_ctrl.v(422): all case item expressions in this case statement are onehot" {  } { { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 422 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1408090098552 "|CMOS_VIP_HDL_Demo|i2c_timing_ctrl:u_i2c_timing_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7725_YUV422_Config I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config " "Elaborating entity \"I2C_OV7725_YUV422_Config\" for hierarchy \"I2C_OV7725_YUV422_Config:u_I2C_OV7725_YUV422_Config\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_I2C_OV7725_YUV422_Config" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture_RGB565 CMOS_Capture_RGB565:u_CMOS_Capture_RGB565 " "Elaborating entity \"CMOS_Capture_RGB565\" for hierarchy \"CMOS_Capture_RGB565:u_CMOS_Capture_RGB565\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_CMOS_Capture_RGB565" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Image_Processor Video_Image_Processor:u_Video_Image_Processor " "Elaborating entity \"Video_Image_Processor\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_Video_Image_Processor" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_YCbCr422_YCbCr444 Video_Image_Processor:u_Video_Image_Processor\|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444 " "Elaborating entity \"VIP_YCbCr422_YCbCr444\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_YCbCr422_YCbCr444:u_VIP_YCbCr422_YCbCr444\"" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_YCbCr422_YCbCr444" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Skin_Detector Video_Image_Processor:u_Video_Image_Processor\|VIP_Skin_Detector:u_VIP_Skin_Detector " "Elaborating entity \"VIP_Skin_Detector\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Skin_Detector:u_VIP_Skin_Detector\"" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Skin_Detector" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VIP_Skin_Detector.v(68) " "Verilog HDL assignment warning at VIP_Skin_Detector.v(68): truncated value with size 32 to match size of target (1)" {  } { { "../src/Video_Image_Processor/VIP_Skin_Detector.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Skin_Detector.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1408090098576 "|CMOS_VIP_HDL_Demo|Video_Image_Processor:u_Video_Image_Processor|VIP_Skin_Detector:u_VIP_Skin_Detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Bit_Dilation_Detector Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector " "Elaborating entity \"VIP_Bit_Dilation_Detector\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\"" {  } { { "../src/Video_Image_Processor/Video_Image_Processor.v" "u_VIP_Bit_Dilation_Detector" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Video_Image_Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIP_Matrix_Generate_3X3_1Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit " "Elaborating entity \"VIP_Matrix_Generate_3X3_1Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\"" {  } { { "../src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v" "u_VIP_Matrix_Generate_3X3_1Bit" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Bit_Dilation_Detector.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Shift_RAM_1Bit Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit " "Elaborating entity \"Line_Shift_RAM_1Bit\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\"" {  } { { "../src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v" "u_Line_Shift_RAM_1Bit" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_1Bit.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" "ALTSHIFT_TAPS_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1010000000 " "Parameter \"tap_distance\" = \"1010000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098672 ""}  } { { "../src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Video_Image_Processor/Line_Shift_RAM_1Bit.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408090098672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0rv " "Found entity 1: shift_taps_0rv" {  } { { "db/shift_taps_0rv.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_0rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090098728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090098728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_0rv Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated " "Elaborating entity \"shift_taps_0rv\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fga1 " "Found entity 1: altsyncram_fga1" {  } { { "db/altsyncram_fga1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_fga1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090098792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090098792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fga1 Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2 " "Elaborating entity \"altsyncram_fga1\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|altsyncram_fga1:altsyncram2\"" {  } { { "db/shift_taps_0rv.tdf" "altsyncram2" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_0rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090098856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090098856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_0rv.tdf" "cntr1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/shift_taps_0rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090098936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090098936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"Video_Image_Processor:u_Video_Image_Processor\|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector\|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit\|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_0rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_counter_scan key_counter_scan:u_key_counter_scan " "Elaborating entity \"key_counter_scan\" for hierarchy \"key_counter_scan:u_key_counter_scan\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_key_counter_scan" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_2Port Sdram_Control_2Port:u_Sdram_Control_2Port " "Elaborating entity \"Sdram_Control_2Port\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_Sdram_Control_2Port" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_2Port:u_Sdram_Control_2Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|control_interface:control1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "control1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|command:command1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "command1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_fifo1 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1 " "Elaborating entity \"write_fifo1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "u_write_fifo1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090098985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "dcfifo_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099065 ""}  } { { "../src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408090099065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hhj1 " "Found entity 1: dcfifo_hhj1" {  } { { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hhj1 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated " "Elaborating entity \"dcfifo_hhj1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hhj1.tdf" "rdptr_g_gray2bin" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_hhj1.tdf" "rdptr_g1p" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_hhj1.tdf" "wrptr_g1p" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_sj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_hhj1.tdf" "fifo_ram" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_hhj1.tdf" "rs_brp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_hhj1.tdf" "rs_dgwp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_hhj1.tdf" "ws_dgrp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hhj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|write_fifo1:u_write_fifo1\|dcfifo:dcfifo_component\|dcfifo_hhj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hhj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo1 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1 " "Elaborating entity \"read_fifo1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "u_read_fifo1" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "dcfifo_component" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099585 ""}  } { { "../src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1408090099585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_4ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4ij1 " "Found entity 1: dcfifo_4ij1" {  } { { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4ij1 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated " "Elaborating entity \"dcfifo_4ij1\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_4ij1.tdf" "rs_dgwp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_4ij1.tdf" "ws_dgrp" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090099697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090099697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_2Port:u_Sdram_Control_2Port\|read_fifo1:u_read_fifo1\|dcfifo:dcfifo_component\|dcfifo_4ij1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:u_lcd_driver " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:u_lcd_driver\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_lcd_driver" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_74595_driver led_74595_driver:u_led_74595_driver " "Elaborating entity \"led_74595_driver\" for hierarchy \"led_74595_driver:u_led_74595_driver\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "u_led_74595_driver" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1408090099737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/altsyncram_au14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8nb " "Found entity 1: mux_8nb" {  } { { "db/mux_8nb.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_8nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sei " "Found entity 1: cntr_sei" {  } { { "db/cntr_sei.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_sei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_gbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090101970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090101970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090102042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090102042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090102194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090102194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1408090102274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1408090102274 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090102362 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1408090105386 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 60 2 0 } } { "db/dcfifo_4ij1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_4ij1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 32 2 0 } } { "../src/led_display_index/led_74595_driver.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/led_display_index/led_74595_driver.v" 50 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_577.tdf" 45 2 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 159 -1 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 291 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/a_graycounter_1lc.tdf" 45 2 0 } } { "../src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 409 -1 0 } } { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 58 2 0 } } { "db/dcfifo_hhj1.tdf" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/db/dcfifo_hhj1.tdf" 62 2 0 } } { "../src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 401 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1408090105546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1408090105546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led595_dout GND " "Pin \"led595_dout\" is stuck at GND" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1408090106234 "|CMOS_VIP_HDL_Demo|led595_dout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1408090106234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090106514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1408090108899 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1408090108955 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1408090108955 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1408090109035 "|CMOS_VIP_HDL_Demo|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1408090109035 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090109227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg " "Generated suppressed messages file D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/dev/output_files/CMOS_VIP_HDL_Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1408090109747 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 11 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1408090110683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1408090110779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090110779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data\[0\] " "No output dependent on input pin \"key_data\[0\]\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090111155 "|CMOS_VIP_HDL_Demo|key_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data\[1\] " "No output dependent on input pin \"key_data\[1\]\"" {  } { { "../src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/Crazy_FPGA_Examples/15_CMOS_OV7725_Skin_Detector/src/CMOS_VIP_HDL_Demo.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1408090111155 "|CMOS_VIP_HDL_Demo|key_data[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1408090111155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2176 " "Implemented 2176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1408090111155 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1408090111155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1408090111155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1987 " "Implemented 1987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1408090111155 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1408090111155 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1408090111155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1408090111155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1408090111251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 16:08:31 2014 " "Processing ended: Fri Aug 15 16:08:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1408090111251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1408090111251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1408090111251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1408090111251 ""}
