$date
	Fri Oct 13 14:44:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sr_ff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 ! qn $end
$var wire 1 $ r $end
$var wire 1 % rst $end
$var wire 1 & s $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
x$
0#
0"
1!
$end
#5
1#
#10
0#
1%
#15
1#
#20
0#
0$
0&
#25
1#
#30
0#
1$
#35
1#
#40
0#
0$
1&
#45
0!
1"
1#
#50
0#
1$
#55
1#
#60
0#
0$
0&
#65
1#
#70
0#
1$
#75
1!
0"
1#
#80
0#
0$
1&
#85
0!
1"
1#
#90
0#
1$
#95
1#
#100
0#
0$
0&
#105
1#
#110
0#
1$
#115
1!
0"
1#
#120
0#
0$
1&
#125
0!
1"
1#
#130
0#
1$
#135
1#
#140
0#
0$
0&
#145
1#
#150
0#
1$
#155
1!
0"
1#
#160
0#
0$
1&
#165
0!
1"
1#
#170
0#
1$
#175
1#
#180
0#
