

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Tue Feb  8 11:02:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.945 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      75|     178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U345  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |idx_135_fu_114_p2       |         +|   0|  0|   9|           2|           1|
    |and_ln85_4_fu_177_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln85_5_fu_189_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_99_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln85_14_fu_148_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln85_15_fu_154_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln85_1_fu_108_p2   |      icmp|   0|  0|  20|          32|           1|
    |or_ln85_fu_173_p2       |        or|   0|  0|   2|           1|           1|
    |idx_132_fu_194_p3       |    select|   0|  0|   2|           1|           2|
    |idx_134_fu_160_p3       |    select|   0|  0|   2|           1|           2|
    |idx_136_fu_205_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln85_fu_183_p2      |       xor|   0|  0|   2|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 110|          76|          49|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_tmp_22_load_1  |   9|          2|   32|         64|
    |idx_93_fu_48                        |   9|          2|    2|          4|
    |idx_tmp_22_fu_52                    |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  54|         12|   69|        138|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |icmp_ln85_14_reg_274       |   1|   0|    1|          0|
    |icmp_ln85_15_reg_279       |   1|   0|    1|          0|
    |icmp_ln85_1_reg_258        |   1|   0|    1|          0|
    |idx_135_reg_264            |   2|   0|    2|          0|
    |idx_93_fu_48               |   2|   0|    2|          0|
    |idx_tmp_22_fu_52           |  32|   0|   32|          0|
    |idx_tmp_22_load_1_reg_253  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  75|   0|   75|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_84_1|  return value|
|tmp_305                |   in|   32|     ap_none|                        tmp_305|        scalar|
|tmp_306                |   in|   32|     ap_none|                        tmp_306|        scalar|
|tmp_307                |   in|   32|     ap_none|                        tmp_307|        scalar|
|idx_tmp_22_out         |  out|   32|      ap_vld|                 idx_tmp_22_out|       pointer|
|idx_tmp_22_out_ap_vld  |  out|    1|      ap_vld|                 idx_tmp_22_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_93 = alloca i32 1"   --->   Operation 5 'alloca' 'idx_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_tmp_22 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_307_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_307"   --->   Operation 7 'read' 'tmp_307_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_306_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_306"   --->   Operation 8 'read' 'tmp_306_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_305_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_305"   --->   Operation 9 'read' 'tmp_305_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %idx_tmp_22"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %idx_93"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader21"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx = load i2 %idx_93" [../src/ban.cpp:85]   --->   Operation 13 'load' 'idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln84 = icmp_eq  i2 %idx, i2 3" [../src/ban.cpp:84]   --->   Operation 15 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %_ifconv, void %.exitStub" [../src/ban.cpp:84]   --->   Operation 16 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%idx_tmp_22_load_1 = load i32 %idx_tmp_22" [../src/ban.cpp:85]   --->   Operation 17 'load' 'idx_tmp_22_load_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln85_1 = icmp_eq  i32 %idx_tmp_22_load_1, i32 0" [../src/ban.cpp:85]   --->   Operation 18 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.54ns)   --->   "%idx_135 = add i2 %idx, i2 1" [../src/ban.cpp:85]   --->   Operation 19 'add' 'idx_135' <Predicate = (!icmp_ln84)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_305_read, i32 %tmp_306_read, i32 %tmp_307_read, i2 %idx" [../src/ban.cpp:85]   --->   Operation 20 'mux' 'tmp_s' <Predicate = (!icmp_ln84)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln85 = bitcast i32 %tmp_s" [../src/ban.cpp:85]   --->   Operation 21 'bitcast' 'bitcast_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30" [../src/ban.cpp:85]   --->   Operation 22 'partselect' 'tmp_132' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %bitcast_ln85" [../src/ban.cpp:85]   --->   Operation 23 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln85_14 = icmp_ne  i8 %tmp_132, i8 255" [../src/ban.cpp:85]   --->   Operation 24 'icmp' 'icmp_ln85_14' <Predicate = (!icmp_ln84)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln85_15 = icmp_eq  i23 %trunc_ln85, i23 0" [../src/ban.cpp:85]   --->   Operation 25 'icmp' 'icmp_ln85_15' <Predicate = (!icmp_ln84)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [2/2] (2.78ns)   --->   "%tmp_133 = fcmp_oeq  i32 %tmp_s, i32 0" [../src/ban.cpp:85]   --->   Operation 26 'fcmp' 'tmp_133' <Predicate = (!icmp_ln84)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.17ns)   --->   "%idx_134 = select i1 %icmp_ln85_1, i2 %idx_135, i2 %idx" [../src/ban.cpp:85]   --->   Operation 27 'select' 'idx_134' <Predicate = (!icmp_ln84)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln84 = store i2 %idx_134, i2 %idx_93" [../src/ban.cpp:84]   --->   Operation 28 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%idx_tmp_22_load = load i32 %idx_tmp_22"   --->   Operation 40 'load' 'idx_tmp_22_load' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_tmp_22_out, i32 %idx_tmp_22_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.94>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../src/ban.cpp:85]   --->   Operation 29 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node idx_132)   --->   "%or_ln85 = or i1 %icmp_ln85_15, i1 %icmp_ln85_14" [../src/ban.cpp:85]   --->   Operation 30 'or' 'or_ln85' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (2.78ns)   --->   "%tmp_133 = fcmp_oeq  i32 %tmp_s, i32 0" [../src/ban.cpp:85]   --->   Operation 31 'fcmp' 'tmp_133' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node idx_132)   --->   "%and_ln85_4 = and i1 %or_ln85, i1 %tmp_133" [../src/ban.cpp:85]   --->   Operation 32 'and' 'and_ln85_4' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node idx_132)   --->   "%xor_ln85 = xor i1 %and_ln85_4, i1 1" [../src/ban.cpp:85]   --->   Operation 33 'xor' 'xor_ln85' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node idx_132)   --->   "%and_ln85_5 = and i1 %icmp_ln85_1, i1 %xor_ln85" [../src/ban.cpp:85]   --->   Operation 34 'and' 'and_ln85_5' <Predicate = (icmp_ln85_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.28ns) (out node of the LUT)   --->   "%idx_132 = select i1 %and_ln85_5, i2 %idx_135, i2 0" [../src/ban.cpp:85]   --->   Operation 35 'select' 'idx_132' <Predicate = (icmp_ln85_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node idx_136)   --->   "%zext_ln81 = zext i2 %idx_132" [../src/ban.cpp:81]   --->   Operation 36 'zext' 'zext_ln81' <Predicate = (icmp_ln85_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.44ns) (out node of the LUT)   --->   "%idx_136 = select i1 %icmp_ln85_1, i32 %zext_ln81, i32 %idx_tmp_22_load_1" [../src/ban.cpp:85]   --->   Operation 37 'select' 'idx_136' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln84 = store i32 %idx_136, i32 %idx_tmp_22" [../src/ban.cpp:84]   --->   Operation 38 'store' 'store_ln84' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.preheader21" [../src/ban.cpp:84]   --->   Operation 39 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_305]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_306]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_307]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_tmp_22_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_93            (alloca      ) [ 0110]
idx_tmp_22        (alloca      ) [ 0111]
tmp_307_read      (read        ) [ 0110]
tmp_306_read      (read        ) [ 0110]
tmp_305_read      (read        ) [ 0110]
store_ln0         (store       ) [ 0000]
store_ln0         (store       ) [ 0000]
br_ln0            (br          ) [ 0000]
idx               (load        ) [ 0000]
specpipeline_ln0  (specpipeline) [ 0000]
icmp_ln84         (icmp        ) [ 0110]
br_ln84           (br          ) [ 0000]
idx_tmp_22_load_1 (load        ) [ 0101]
icmp_ln85_1       (icmp        ) [ 0101]
idx_135           (add         ) [ 0101]
tmp_s             (mux         ) [ 0101]
bitcast_ln85      (bitcast     ) [ 0000]
tmp_132           (partselect  ) [ 0000]
trunc_ln85        (trunc       ) [ 0000]
icmp_ln85_14      (icmp        ) [ 0101]
icmp_ln85_15      (icmp        ) [ 0101]
idx_134           (select      ) [ 0000]
store_ln84        (store       ) [ 0000]
specloopname_ln85 (specloopname) [ 0000]
or_ln85           (or          ) [ 0000]
tmp_133           (fcmp        ) [ 0000]
and_ln85_4        (and         ) [ 0000]
xor_ln85          (xor         ) [ 0000]
and_ln85_5        (and         ) [ 0000]
idx_132           (select      ) [ 0000]
zext_ln81         (zext        ) [ 0000]
idx_136           (select      ) [ 0000]
store_ln84        (store       ) [ 0000]
br_ln84           (br          ) [ 0000]
idx_tmp_22_load   (load        ) [ 0000]
write_ln0         (write       ) [ 0000]
ret_ln0           (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_305">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_305"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_306">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_306"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_307">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_307"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idx_tmp_22_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_tmp_22_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="idx_93_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_93/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="idx_tmp_22_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_22/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_307_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_307_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_306_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_306_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_305_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_305_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_133/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln0_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="2" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="idx_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="1"/>
<pin id="98" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln84_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="idx_tmp_22_load_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_22_load_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln85_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="idx_135_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_135/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="32" slack="1"/>
<pin id="124" dir="0" index="3" bw="32" slack="1"/>
<pin id="125" dir="0" index="4" bw="2" slack="0"/>
<pin id="126" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bitcast_ln85_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln85/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_132_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln85_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln85_14_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_14/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln85_15_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="23" slack="0"/>
<pin id="156" dir="0" index="1" bw="23" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_15/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="idx_134_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="0"/>
<pin id="164" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_134/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln84_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln85_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="1" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln85/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="and_ln85_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_4/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xor_ln85_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="and_ln85_5_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln85_5/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="idx_132_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="1"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_132/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln81_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="idx_136_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="32" slack="1"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_136/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln84_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="idx_tmp_22_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_22_load/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="idx_93_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="idx_93 "/>
</bind>
</comp>

<comp id="227" class="1005" name="idx_tmp_22_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idx_tmp_22 "/>
</bind>
</comp>

<comp id="235" class="1005" name="tmp_307_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_307_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_306_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_306_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_305_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_305_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="idx_tmp_22_load_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx_tmp_22_load_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln85_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85_1 "/>
</bind>
</comp>

<comp id="264" class="1005" name="idx_135_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="idx_135 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln85_14_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85_14 "/>
</bind>
</comp>

<comp id="279" class="1005" name="icmp_ln85_15_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln85_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="96" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="96" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="129"><net_src comp="120" pin="5"/><net_sink comp="81" pin=0"/></net>

<net id="133"><net_src comp="120" pin="5"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="130" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="134" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="144" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="108" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="114" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="96" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="181"><net_src comp="173" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="81" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="223"><net_src comp="48" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="230"><net_src comp="52" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="238"><net_src comp="56" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="243"><net_src comp="62" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="248"><net_src comp="68" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="256"><net_src comp="105" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="261"><net_src comp="108" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="267"><net_src comp="114" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="272"><net_src comp="120" pin="5"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="277"><net_src comp="148" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="282"><net_src comp="154" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="173" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: idx_tmp_22_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_84_1 : tmp_305 | {1 }
	Port: main_Pipeline_VITIS_LOOP_84_1 : tmp_306 | {1 }
	Port: main_Pipeline_VITIS_LOOP_84_1 : tmp_307 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln84 : 1
		br_ln84 : 2
		icmp_ln85_1 : 1
		idx_135 : 1
		tmp_s : 1
		bitcast_ln85 : 2
		tmp_132 : 3
		trunc_ln85 : 3
		icmp_ln85_14 : 4
		icmp_ln85_15 : 4
		tmp_133 : 2
		idx_134 : 2
		store_ln84 : 3
		write_ln0 : 1
	State 3
		and_ln85_4 : 1
		xor_ln85 : 1
		and_ln85_5 : 1
		idx_132 : 1
		zext_ln81 : 2
		idx_136 : 3
		store_ln84 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln84_fu_99     |    0    |    8    |
|   icmp   |    icmp_ln85_1_fu_108   |    0    |    20   |
|          |   icmp_ln85_14_fu_148   |    0    |    11   |
|          |   icmp_ln85_15_fu_154   |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |      idx_134_fu_160     |    0    |    2    |
|  select  |      idx_132_fu_194     |    0    |    2    |
|          |      idx_136_fu_205     |    0    |    32   |
|----------|-------------------------|---------|---------|
|    mux   |       tmp_s_fu_120      |    0    |    14   |
|----------|-------------------------|---------|---------|
|    add   |      idx_135_fu_114     |    0    |    9    |
|----------|-------------------------|---------|---------|
|    and   |    and_ln85_4_fu_177    |    0    |    2    |
|          |    and_ln85_5_fu_189    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln85_fu_173     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln85_fu_183     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          | tmp_307_read_read_fu_56 |    0    |    0    |
|   read   | tmp_306_read_read_fu_62 |    0    |    0    |
|          | tmp_305_read_read_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  write_ln0_write_fu_74  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_81        |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|      tmp_132_fu_134     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln85_fu_144    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln81_fu_201    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   122   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   icmp_ln85_14_reg_274  |    1   |
|   icmp_ln85_15_reg_279  |    1   |
|   icmp_ln85_1_reg_258   |    1   |
|     idx_135_reg_264     |    2   |
|      idx_93_reg_220     |    2   |
|idx_tmp_22_load_1_reg_253|   32   |
|    idx_tmp_22_reg_227   |   32   |
|   tmp_305_read_reg_245  |   32   |
|   tmp_306_read_reg_240  |   32   |
|   tmp_307_read_reg_235  |   32   |
|      tmp_s_reg_269      |   32   |
+-------------------------+--------+
|          Total          |   199  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_81 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.427  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   199  |   131  |
+-----------+--------+--------+--------+
