// Seed: 1296858933
module module_0 ();
  always_latch if (id_1) id_2 <= id_2;
  parameter id_3 = -1'h0 > id_2;
  generate
    begin : LABEL_0
      reg id_4;
      assign id_2 = id_4;
      assign id_2 = id_3;
      wire id_5;
    end
    assign id_1 = -1;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7,
    output wand id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    id_16,
    output tri1 id_14
);
  always id_0 <= id_1;
  assign id_4 = id_9;
  wire id_17;
  wire id_18, id_19;
  module_0 modCall_1 ();
  wire id_20, id_21, id_22;
endmodule
