{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 14:53:28 2019 " "Info: Processing started: Sun Jun 02 14:53:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lamp_lsl -c lamp_lsl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.G00~latch " "Warning: Node \"C_STATE.G00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.S00~latch " "Warning: Node \"C_STATE.S00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "C_STATE.R00~latch " "Warning: Node \"C_STATE.R00~latch\" is a latch" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk_data\" as buffer" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Timer_lsl:U1\|count\[0\] register Timer_lsl:U1\|count\[22\] 271.3 MHz 3.686 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 271.3 MHz between source register \"Timer_lsl:U1\|count\[0\]\" and destination register \"Timer_lsl:U1\|count\[22\]\" (period= 3.686 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns + Longest register register " "Info: + Longest register to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|count\[0\] 1 REG LCFF_X46_Y34_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y34_N1; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|count[0] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.393 ns) 0.703 ns Timer_lsl:U1\|Add0~1 2 COMB LCCOMB_X46_Y34_N8 2 " "Info: 2: + IC(0.310 ns) + CELL(0.393 ns) = 0.703 ns; Loc. = LCCOMB_X46_Y34_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.774 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X46_Y34_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.774 ns; Loc. = LCCOMB_X46_Y34_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.845 ns Timer_lsl:U1\|Add0~5 4 COMB LCCOMB_X46_Y34_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.845 ns; Loc. = LCCOMB_X46_Y34_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.004 ns Timer_lsl:U1\|Add0~7 5 COMB LCCOMB_X46_Y34_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.004 ns; Loc. = LCCOMB_X46_Y34_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.075 ns Timer_lsl:U1\|Add0~9 6 COMB LCCOMB_X46_Y34_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.075 ns; Loc. = LCCOMB_X46_Y34_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.146 ns Timer_lsl:U1\|Add0~11 7 COMB LCCOMB_X46_Y34_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.146 ns; Loc. = LCCOMB_X46_Y34_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.217 ns Timer_lsl:U1\|Add0~13 8 COMB LCCOMB_X46_Y34_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.217 ns; Loc. = LCCOMB_X46_Y34_N20; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.288 ns Timer_lsl:U1\|Add0~15 9 COMB LCCOMB_X46_Y34_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.288 ns; Loc. = LCCOMB_X46_Y34_N22; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.359 ns Timer_lsl:U1\|Add0~17 10 COMB LCCOMB_X46_Y34_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.359 ns; Loc. = LCCOMB_X46_Y34_N24; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.430 ns Timer_lsl:U1\|Add0~19 11 COMB LCCOMB_X46_Y34_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.430 ns; Loc. = LCCOMB_X46_Y34_N26; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.501 ns Timer_lsl:U1\|Add0~21 12 COMB LCCOMB_X46_Y34_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.501 ns; Loc. = LCCOMB_X46_Y34_N28; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.647 ns Timer_lsl:U1\|Add0~23 13 COMB LCCOMB_X46_Y34_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.647 ns; Loc. = LCCOMB_X46_Y34_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Timer_lsl:U1\|Add0~25 14 COMB LCCOMB_X46_Y33_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X46_Y33_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Timer_lsl:U1\|Add0~27 15 COMB LCCOMB_X46_Y33_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X46_Y33_N2; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Timer_lsl:U1\|Add0~29 16 COMB LCCOMB_X46_Y33_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X46_Y33_N4; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Timer_lsl:U1\|Add0~31 17 COMB LCCOMB_X46_Y33_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X46_Y33_N6; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.002 ns Timer_lsl:U1\|Add0~33 18 COMB LCCOMB_X46_Y33_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.002 ns; Loc. = LCCOMB_X46_Y33_N8; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.073 ns Timer_lsl:U1\|Add0~35 19 COMB LCCOMB_X46_Y33_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.073 ns; Loc. = LCCOMB_X46_Y33_N10; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.144 ns Timer_lsl:U1\|Add0~37 20 COMB LCCOMB_X46_Y33_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.144 ns; Loc. = LCCOMB_X46_Y33_N12; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.303 ns Timer_lsl:U1\|Add0~39 21 COMB LCCOMB_X46_Y33_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.303 ns; Loc. = LCCOMB_X46_Y33_N14; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~39'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~39 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.374 ns Timer_lsl:U1\|Add0~41 22 COMB LCCOMB_X46_Y33_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.374 ns; Loc. = LCCOMB_X46_Y33_N16; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~39 Timer_lsl:U1|Add0~41 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.445 ns Timer_lsl:U1\|Add0~43 23 COMB LCCOMB_X46_Y33_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LCCOMB_X46_Y33_N18; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Timer_lsl:U1|Add0~41 Timer_lsl:U1|Add0~43 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.855 ns Timer_lsl:U1\|Add0~44 24 COMB LCCOMB_X46_Y33_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 2.855 ns; Loc. = LCCOMB_X46_Y33_N20; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Add0~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Timer_lsl:U1|Add0~43 Timer_lsl:U1|Add0~44 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.386 ns Timer_lsl:U1\|count~8 25 COMB LCCOMB_X46_Y33_N30 1 " "Info: 25: + IC(0.256 ns) + CELL(0.275 ns) = 3.386 ns; Loc. = LCCOMB_X46_Y33_N30; Fanout = 1; COMB Node = 'Timer_lsl:U1\|count~8'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { Timer_lsl:U1|Add0~44 Timer_lsl:U1|count~8 } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.470 ns Timer_lsl:U1\|count\[22\] 26 REG LCFF_X46_Y33_N31 3 " "Info: 26: + IC(0.000 ns) + CELL(0.084 ns) = 3.470 ns; Loc. = LCFF_X46_Y33_N31; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[22\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|count~8 Timer_lsl:U1|count[22] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 83.69 % ) " "Info: Total cell delay = 2.904 ns ( 83.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.566 ns ( 16.31 % ) " "Info: Total interconnect delay = 0.566 ns ( 16.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~39 Timer_lsl:U1|Add0~41 Timer_lsl:U1|Add0~43 Timer_lsl:U1|Add0~44 Timer_lsl:U1|count~8 Timer_lsl:U1|count[22] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { Timer_lsl:U1|count[0] {} Timer_lsl:U1|Add0~1 {} Timer_lsl:U1|Add0~3 {} Timer_lsl:U1|Add0~5 {} Timer_lsl:U1|Add0~7 {} Timer_lsl:U1|Add0~9 {} Timer_lsl:U1|Add0~11 {} Timer_lsl:U1|Add0~13 {} Timer_lsl:U1|Add0~15 {} Timer_lsl:U1|Add0~17 {} Timer_lsl:U1|Add0~19 {} Timer_lsl:U1|Add0~21 {} Timer_lsl:U1|Add0~23 {} Timer_lsl:U1|Add0~25 {} Timer_lsl:U1|Add0~27 {} Timer_lsl:U1|Add0~29 {} Timer_lsl:U1|Add0~31 {} Timer_lsl:U1|Add0~33 {} Timer_lsl:U1|Add0~35 {} Timer_lsl:U1|Add0~37 {} Timer_lsl:U1|Add0~39 {} Timer_lsl:U1|Add0~41 {} Timer_lsl:U1|Add0~43 {} Timer_lsl:U1|Add0~44 {} Timer_lsl:U1|count~8 {} Timer_lsl:U1|count[22] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns Timer_lsl:U1\|count\[22\] 3 REG LCFF_X46_Y33_N31 3 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X46_Y33_N31; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[22\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLK~clkctrl Timer_lsl:U1|count[22] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[22] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[22] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.684 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns Timer_lsl:U1\|count\[0\] 3 REG LCFF_X46_Y34_N1 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X46_Y34_N1; Fanout = 3; REG Node = 'Timer_lsl:U1\|count\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[22] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[22] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { Timer_lsl:U1|count[0] Timer_lsl:U1|Add0~1 Timer_lsl:U1|Add0~3 Timer_lsl:U1|Add0~5 Timer_lsl:U1|Add0~7 Timer_lsl:U1|Add0~9 Timer_lsl:U1|Add0~11 Timer_lsl:U1|Add0~13 Timer_lsl:U1|Add0~15 Timer_lsl:U1|Add0~17 Timer_lsl:U1|Add0~19 Timer_lsl:U1|Add0~21 Timer_lsl:U1|Add0~23 Timer_lsl:U1|Add0~25 Timer_lsl:U1|Add0~27 Timer_lsl:U1|Add0~29 Timer_lsl:U1|Add0~31 Timer_lsl:U1|Add0~33 Timer_lsl:U1|Add0~35 Timer_lsl:U1|Add0~37 Timer_lsl:U1|Add0~39 Timer_lsl:U1|Add0~41 Timer_lsl:U1|Add0~43 Timer_lsl:U1|Add0~44 Timer_lsl:U1|count~8 Timer_lsl:U1|count[22] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { Timer_lsl:U1|count[0] {} Timer_lsl:U1|Add0~1 {} Timer_lsl:U1|Add0~3 {} Timer_lsl:U1|Add0~5 {} Timer_lsl:U1|Add0~7 {} Timer_lsl:U1|Add0~9 {} Timer_lsl:U1|Add0~11 {} Timer_lsl:U1|Add0~13 {} Timer_lsl:U1|Add0~15 {} Timer_lsl:U1|Add0~17 {} Timer_lsl:U1|Add0~19 {} Timer_lsl:U1|Add0~21 {} Timer_lsl:U1|Add0~23 {} Timer_lsl:U1|Add0~25 {} Timer_lsl:U1|Add0~27 {} Timer_lsl:U1|Add0~29 {} Timer_lsl:U1|Add0~31 {} Timer_lsl:U1|Add0~33 {} Timer_lsl:U1|Add0~35 {} Timer_lsl:U1|Add0~37 {} Timer_lsl:U1|Add0~39 {} Timer_lsl:U1|Add0~41 {} Timer_lsl:U1|Add0~43 {} Timer_lsl:U1|Add0~44 {} Timer_lsl:U1|count~8 {} Timer_lsl:U1|count[22] {} } { 0.000ns 0.310ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[22] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[22] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl Timer_lsl:U1|count[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "C_STATE.S0 RSTG CLK -2.461 ns register " "Info: tsu for register \"C_STATE.S0\" (data pin = \"RSTG\", clock pin = \"CLK\") is -2.461 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.584 ns + Longest pin register " "Info: + Longest pin to register delay is 4.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTG 1 PIN PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTG } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.420 ns) 3.135 ns C_STATE.S00~3 2 COMB LCCOMB_X61_Y9_N30 3 " "Info: 2: + IC(1.716 ns) + CELL(0.420 ns) = 3.135 ns; Loc. = LCCOMB_X61_Y9_N30; Fanout = 3; COMB Node = 'C_STATE.S00~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { RSTG C_STATE.S00~3 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.150 ns) 3.996 ns C_STATE.S00~head_lut 3 COMB LCCOMB_X61_Y9_N16 1 " "Info: 3: + IC(0.711 ns) + CELL(0.150 ns) = 3.996 ns; Loc. = LCCOMB_X61_Y9_N16; Fanout = 1; COMB Node = 'C_STATE.S00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { C_STATE.S00~3 C_STATE.S00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.242 ns) 4.500 ns WideOr0~0 4 COMB LCCOMB_X61_Y9_N14 1 " "Info: 4: + IC(0.262 ns) + CELL(0.242 ns) = 4.500 ns; Loc. = LCCOMB_X61_Y9_N14; Fanout = 1; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { C_STATE.S00~head_lut WideOr0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.584 ns C_STATE.S0 5 REG LCFF_X61_Y9_N15 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.584 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 41.34 % ) " "Info: Total cell delay = 1.895 ns ( 41.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.689 ns ( 58.66 % ) " "Info: Total interconnect delay = 2.689 ns ( 58.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { RSTG C_STATE.S00~3 C_STATE.S00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.584 ns" { RSTG {} RSTG~combout {} C_STATE.S00~3 {} C_STATE.S00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.716ns 0.711ns 0.262ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.009 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.787 ns) 4.011 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X47_Y34_N5 2 " "Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 5.474 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G9 9 " "Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.009 ns C_STATE.S0 4 REG LCFF_X61_Y9_N15 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.14 % ) " "Info: Total cell delay = 2.323 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 66.86 % ) " "Info: Total interconnect delay = 4.686 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { RSTG C_STATE.S00~3 C_STATE.S00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "4.584 ns" { RSTG {} RSTG~combout {} C_STATE.S00~3 {} C_STATE.S00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.716ns 0.711ns 0.262ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.242ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED0 C_STATE.R00~_emulated 13.513 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED0\" through register \"C_STATE.R00~_emulated\" is 13.513 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.009 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.787 ns) 4.011 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X47_Y34_N5 2 " "Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 5.474 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G9 9 " "Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.009 ns C_STATE.R00~_emulated 4 REG LCFF_X62_Y9_N5 1 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X62_Y9_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.14 % ) " "Info: Total cell delay = 2.323 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 66.86 % ) " "Info: Total interconnect delay = 4.686 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.R00~_emulated {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.254 ns + Longest register pin " "Info: + Longest register to pin delay is 6.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.R00~_emulated 1 REG LCFF_X62_Y9_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y9_N5; Fanout = 1; REG Node = 'C_STATE.R00~_emulated'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.R00~_emulated } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X62_Y9_N4 7 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.420 ns) 2.033 ns LED0~0 3 COMB LCCOMB_X61_Y9_N22 1 " "Info: 3: + IC(1.290 ns) + CELL(0.420 ns) = 2.033 ns; Loc. = LCCOMB_X61_Y9_N22; Fanout = 1; COMB Node = 'LED0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { C_STATE.R00~head_lut LED0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(2.818 ns) 6.254 ns LED0 4 PIN PIN_AE23 0 " "Info: 4: + IC(1.403 ns) + CELL(2.818 ns) = 6.254 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LED0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { LED0~0 LED0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.561 ns ( 56.94 % ) " "Info: Total cell delay = 3.561 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.693 ns ( 43.06 % ) " "Info: Total interconnect delay = 2.693 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut LED0~0 LED0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.254 ns" { C_STATE.R00~_emulated {} C_STATE.R00~head_lut {} LED0~0 {} LED0 {} } { 0.000ns 0.000ns 1.290ns 1.403ns } { 0.000ns 0.323ns 0.420ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.R00~_emulated } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.R00~_emulated {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.254 ns" { C_STATE.R00~_emulated C_STATE.R00~head_lut LED0~0 LED0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.254 ns" { C_STATE.R00~_emulated {} C_STATE.R00~head_lut {} LED0~0 {} LED0 {} } { 0.000ns 0.000ns 1.290ns 1.403ns } { 0.000ns 0.323ns 0.420ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RSTG LED0 8.918 ns Longest " "Info: Longest tpd from source pin \"RSTG\" to destination pin \"LED0\" is 8.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTG 1 PIN PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; PIN Node = 'RSTG'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTG } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.413 ns) 2.987 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X62_Y9_N4 7 " "Info: 2: + IC(1.575 ns) + CELL(0.413 ns) = 2.987 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { RSTG C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.420 ns) 4.697 ns LED0~0 3 COMB LCCOMB_X61_Y9_N22 1 " "Info: 3: + IC(1.290 ns) + CELL(0.420 ns) = 4.697 ns; Loc. = LCCOMB_X61_Y9_N22; Fanout = 1; COMB Node = 'LED0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { C_STATE.R00~head_lut LED0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(2.818 ns) 8.918 ns LED0 4 PIN PIN_AE23 0 " "Info: 4: + IC(1.403 ns) + CELL(2.818 ns) = 8.918 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LED0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { LED0~0 LED0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.650 ns ( 52.14 % ) " "Info: Total cell delay = 4.650 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.268 ns ( 47.86 % ) " "Info: Total interconnect delay = 4.268 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { RSTG C_STATE.R00~head_lut LED0~0 LED0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { RSTG {} RSTG~combout {} C_STATE.R00~head_lut {} LED0~0 {} LED0 {} } { 0.000ns 0.000ns 1.575ns 1.290ns 1.403ns } { 0.000ns 0.999ns 0.413ns 0.420ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C_STATE.S0 RSTR CLK 3.896 ns register " "Info: th for register \"C_STATE.S0\" (data pin = \"RSTR\", clock pin = \"CLK\") is 3.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.009 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.787 ns) 4.011 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X47_Y34_N5 2 " "Info: 2: + IC(2.225 ns) + CELL(0.787 ns) = 4.011 ns; Loc. = LCFF_X47_Y34_N5; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 5.474 ns Timer_lsl:U1\|clk_data~clkctrl 3 COMB CLKCTRL_G9 9 " "Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 5.474 ns; Loc. = CLKCTRL_G9; Fanout = 9; COMB Node = 'Timer_lsl:U1\|clk_data~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl } "NODE_NAME" } } { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 7.009 ns C_STATE.S0 4 REG LCFF_X61_Y9_N15 3 " "Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 7.009 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.14 % ) " "Info: Total cell delay = 2.323 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 66.86 % ) " "Info: Total interconnect delay = 4.686 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RSTR 1 PIN PIN_N26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'RSTR'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTR } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.150 ns) 2.706 ns C_STATE.R00~head_lut 2 COMB LCCOMB_X62_Y9_N4 7 " "Info: 2: + IC(1.557 ns) + CELL(0.150 ns) = 2.706 ns; Loc. = LCCOMB_X62_Y9_N4; Fanout = 7; COMB Node = 'C_STATE.R00~head_lut'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { RSTR C_STATE.R00~head_lut } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.149 ns) 3.295 ns WideOr0~0 3 COMB LCCOMB_X61_Y9_N14 1 " "Info: 3: + IC(0.440 ns) + CELL(0.149 ns) = 3.295 ns; Loc. = LCCOMB_X61_Y9_N14; Fanout = 1; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { C_STATE.R00~head_lut WideOr0~0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.379 ns C_STATE.S0 4 REG LCFF_X61_Y9_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.379 ns; Loc. = LCFF_X61_Y9_N15; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.382 ns ( 40.90 % ) " "Info: Total cell delay = 1.382 ns ( 40.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.997 ns ( 59.10 % ) " "Info: Total interconnect delay = 1.997 ns ( 59.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { RSTR C_STATE.R00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { RSTR {} RSTR~combout {} C_STATE.R00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.557ns 0.440ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { CLK Timer_lsl:U1|clk_data Timer_lsl:U1|clk_data~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} Timer_lsl:U1|clk_data~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 2.225ns 1.463ns 0.998ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.379 ns" { RSTR C_STATE.R00~head_lut WideOr0~0 C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.379 ns" { RSTR {} RSTR~combout {} C_STATE.R00~head_lut {} WideOr0~0 {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.557ns 0.440ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 14:53:28 2019 " "Info: Processing ended: Sun Jun 02 14:53:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
