INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/FSM_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/SlowClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowerClkGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module db_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/down_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downcounterTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/musik.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SongPlayer
INFO: [VRFC 10-311] analyzing module MusicSheet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/upCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RandomGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/upcount3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanf_8/Desktop/ECE3300/nfinal/Final_Lab/Final_Lab.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mod
