<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_53D3DF52-D30A-4489-9F27-BCB201AD194D"><title>VCCHSIO_0P85</title><body><section id="SECTION_145AE4EB-48C6-43AE-A453-80B4B244BBA3" /><section id="SECTION_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_145AE4EB-48C6-43AE-A453-80B4B244BBA3_Settings"><table id="TABLE_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_145AE4EB-48C6-43AE-A453-80B4B244BBA3_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Short all VCCHSIO_0P85 BGAs at surface layer. Recommended to place VCC &amp; VSS vias adjacent to each other.</p></entry><entry><p>VCCHSIO_0P85_1</p></entry></row><row><entry><p>2</p></entry><entry><p>Recommended minimum VCCHSIO_0P85 power plane width of 0.24 mm, with immediate GND reference.</p></entry><entry><p>VCCHSIO_0P85_2</p></entry></row><row><entry><p>3</p></entry><entry><p>VCCHSIO_0P85 can be merged with VCCPRIM_CORE_0P85 in Layer 4.</p></entry><entry><p>VCCHSIO_0P85_3</p></entry></row><row><entry><p>4</p></entry><entry><p>Recommended dimensions for isolation cut in VCCHSIO_0P85 Layer 4.</p></entry><entry><p>VCCHSIO_0P85_3</p></entry></row><row><entry><p>5</p></entry><entry><p>Recommend trace width for merging AE21, AG17 &amp; AH15 pins in Layer 4 to VCCHSIO_0P85 plane is 0.15mm.</p><p /></entry><entry><p>VCCHSIO_0P85_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vcchsio_0p85_1_1"><title>VCCHSIO_0P85_1</title><image href="FIG_vcchsio_0p85_1_1.PNG" scalefit="yes" id="IMG_vcchsio_0p85_1_1_PNG" /></fig><fig id="FIG_vcchsio_0p85_2_1"><title>VCCHSIO_0P85_2</title><image href="FIG_vcchsio_0p85_2_1.PNG" scalefit="yes" id="IMG_vcchsio_0p85_2_1_PNG" /></fig><fig id="FIG_vcchsio_0p85_3_1"><title>VCCHSIO_0P85_3</title><image href="FIG_vcchsio_0p85_3_1.png" scalefit="yes" id="IMG_vcchsio_0p85_3_1_png" /></fig><fig id="FIG_vcchsio_0p85_4_1"><title>VCCHSIO_0P85_4</title><image href="FIG_vcchsio_0p85_4_1.PNG" scalefit="yes" id="IMG_vcchsio_0p85_4_1_PNG" /></fig><table id="TABLE_Power_Integrity_PCH_Power_Rails_53D3DF52-D30A-4489-9F27-BCB201AD194D_145AE4EB-48C6-43AE-A453-80B4B244BBA3_Settings_2" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>22 uF</p></entry><entry><p>4</p></entry><entry><p>Place Capacitor &lt;4.8 mm from package edge.</p></entry><entry><p>VCCHSIO_0P85_4</p></entry></row></tbody></tgroup></table></section></body></topic>