<stg><name>hls_cropping_vert_strm</name>


<trans_list>

<trans id="372" from="1" to="2">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %src_V_V)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %valid_tmp = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %src_valid_V)

]]></node>
<StgValue><ssdm name="valid_tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sof_init = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %sof_src_V)

]]></node>
<StgValue><ssdm name="sof_init"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:18  %begin2pad_load = load i1* @begin2pad, align 1

]]></node>
<StgValue><ssdm name="begin2pad_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:19  %readbuffer_load = load i1* @readbuffer, align 1

]]></node>
<StgValue><ssdm name="readbuffer_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:20  %begin2buffer_load = load i1* @begin2buffer, align 1

]]></node>
<StgValue><ssdm name="begin2buffer_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:21  %counter_load = load i32* @counter, align 4

]]></node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:22  %col_counter_load = load i32* @col_counter, align 4

]]></node>
<StgValue><ssdm name="col_counter_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:23  %brmerge = or i1 %begin2pad_load, %readbuffer_load

]]></node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %p_counter_load = select i1 %sof_init, i32 0, i32 %counter_load

]]></node>
<StgValue><ssdm name="p_counter_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %p_col_counter_load = select i1 %sof_init, i32 0, i32 %col_counter_load

]]></node>
<StgValue><ssdm name="p_col_counter_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %not_brmerge = xor i1 %brmerge, true

]]></node>
<StgValue><ssdm name="not_brmerge"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %begin2buffer_flag = and i1 %sof_init, %not_brmerge

]]></node>
<StgValue><ssdm name="begin2buffer_flag"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %begin2buffer_loc = or i1 %begin2buffer_load, %begin2buffer_flag

]]></node>
<StgValue><ssdm name="begin2buffer_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29  %counter_loc = select i1 %brmerge, i32 %counter_load, i32 %p_counter_load

]]></node>
<StgValue><ssdm name="counter_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %col_counter_loc = select i1 %brmerge, i32 %col_counter_load, i32 %p_col_counter_load

]]></node>
<StgValue><ssdm name="col_counter_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %tmp = and i1 %begin2buffer_loc, %valid_tmp

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:32  %buff_in_load = load i1* @buff_in, align 1

]]></node>
<StgValue><ssdm name="buff_in_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:33  %col_counter2_load = load i32* @col_counter2, align 4

]]></node>
<StgValue><ssdm name="col_counter2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:34  br i1 %tmp, label %0, label %._crit_edge243.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = add nsw i32 %counter_loc, 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %buff_in_load, label %2, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_4 = sext i32 %col_counter_loc to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %linebuffer1_V_addr = getelementptr [64 x i16]* @linebuffer1_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="linebuffer1_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:2  store i16 %tmp_V, i16* %linebuffer1_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %linebuffer1b_V_addr = getelementptr [64 x i16]* @linebuffer1b_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="linebuffer1b_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:4  store i16 %tmp_V, i16* %linebuffer1b_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5 = add nsw i32 %col_counter_loc, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge243.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = sext i32 %col_counter2_load to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %linebuffer2_V_addr = getelementptr [64 x i16]* @linebuffer2_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="linebuffer2_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:2  store i16 %tmp_V, i16* %linebuffer2_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %linebuffer2b_V_addr = getelementptr [64 x i16]* @linebuffer2b_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="linebuffer2b_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:4  store i16 %tmp_V, i16* %linebuffer2b_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_3 = add nsw i32 %col_counter2_load, 1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="buff_in_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge243.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:0  %counter_flag_1 = phi i1 [ %begin2buffer_flag, %_ifconv ], [ true, %2 ], [ true, %1 ]

]]></node>
<StgValue><ssdm name="counter_flag_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:1  %counter_new_1 = phi i32 [ 0, %_ifconv ], [ %tmp_1, %2 ], [ %tmp_1, %1 ]

]]></node>
<StgValue><ssdm name="counter_new_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:2  %counter_loc_1 = phi i32 [ %counter_loc, %_ifconv ], [ %tmp_1, %2 ], [ %tmp_1, %1 ]

]]></node>
<StgValue><ssdm name="counter_loc_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:3  %col_counter_flag_2 = phi i1 [ %begin2buffer_flag, %_ifconv ], [ %begin2buffer_flag, %2 ], [ true, %1 ]

]]></node>
<StgValue><ssdm name="col_counter_flag_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:4  %col_counter_new_2 = phi i32 [ 0, %_ifconv ], [ 0, %2 ], [ %tmp_5, %1 ]

]]></node>
<StgValue><ssdm name="col_counter_new_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:5  %col_counter_loc_2 = phi i32 [ %col_counter_loc, %_ifconv ], [ %col_counter_loc, %2 ], [ %tmp_5, %1 ]

]]></node>
<StgValue><ssdm name="col_counter_loc_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:6  %col_counter2_flag_1 = phi i1 [ false, %_ifconv ], [ true, %2 ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="col_counter2_flag_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:7  %col_counter2_loc_1 = phi i32 [ %col_counter2_load, %_ifconv ], [ %tmp_3, %2 ], [ %col_counter2_load, %1 ]

]]></node>
<StgValue><ssdm name="col_counter2_loc_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:8  %counter2_load = load i32* @counter2, align 4

]]></node>
<StgValue><ssdm name="counter2_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="2" op_0_bw="2">
<![CDATA[
._crit_edge243.i_ifconv:9  %buff2read_load = load i2* @buff2read, align 1

]]></node>
<StgValue><ssdm name="buff2read_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:10  %counter_rd1_load = load i32* @counter_rd1, align 4

]]></node>
<StgValue><ssdm name="counter_rd1_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:11  %counter_rd1b_load = load i32* @counter_rd1b, align 4

]]></node>
<StgValue><ssdm name="counter_rd1b_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:12  %counter_rd2_load = load i32* @counter_rd2, align 4

]]></node>
<StgValue><ssdm name="counter_rd2_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:13  %counter_rd2b_load = load i32* @counter_rd2b, align 4

]]></node>
<StgValue><ssdm name="counter_rd2b_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:14  %tmp_6 = add nsw i32 %counter2_load, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i_ifconv:15  %tmp_7 = icmp eq i2 %buff2read_load, 0

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:16  %tmp_8 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd1_load, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge243.i_ifconv:17  %icmp = icmp slt i26 %tmp_8, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i_ifconv:18  %tmp_9 = icmp eq i2 %buff2read_load, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:19  %tmp_s = sext i32 %counter_rd1_load to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge243.i_ifconv:20  %linebuffer1_V_addr_1 = getelementptr [64 x i16]* @linebuffer1_V, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="linebuffer1_V_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:21  %tmp2i_V = load i16* %linebuffer1_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:23  %tmp_10 = add nsw i32 %counter_rd1_load, 1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:24  %tmp_11 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd1b_load, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge243.i_ifconv:25  %icmp4 = icmp slt i26 %tmp_11, 1

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i_ifconv:26  %tmp_12 = icmp eq i2 %buff2read_load, -2

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:27  %tmp_13 = sext i32 %counter_rd1b_load to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge243.i_ifconv:28  %linebuffer1b_V_addr_1 = getelementptr [64 x i16]* @linebuffer1b_V, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="linebuffer1b_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:29  %tmp2i_V_1 = load i16* %linebuffer1b_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:31  %tmp_14 = add nsw i32 %counter_rd1b_load, 1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:32  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd2_load, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge243.i_ifconv:33  %icmp7 = icmp slt i26 %tmp_15, 1

]]></node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge243.i_ifconv:34  %tmp_16 = icmp eq i2 %buff2read_load, -1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:35  %tmp_17 = sext i32 %counter_rd2_load to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge243.i_ifconv:36  %linebuffer2_V_addr_1 = getelementptr [64 x i16]* @linebuffer2_V, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="linebuffer2_V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:37  %tmp2i_V_2 = load i16* %linebuffer2_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:39  %tmp_18 = add nsw i32 %counter_rd2_load, 1

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:40  %tmp_19 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %counter_rd2b_load, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge243.i_ifconv:41  %icmp1 = icmp slt i26 %tmp_19, 1

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:42  %tmp_20 = sext i32 %counter_rd2b_load to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge243.i_ifconv:43  %linebuffer2b_V_addr_1 = getelementptr [64 x i16]* @linebuffer2b_V, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="linebuffer2b_V_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:44  %tmp2i_V_3 = load i16* %linebuffer2b_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:46  %tmp_21 = add nsw i32 %counter_rd2b_load, 1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:47  %counter2_loc = select i1 %readbuffer_load, i32 %tmp_6, i32 %counter2_load

]]></node>
<StgValue><ssdm name="counter2_loc"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:48  %sel_tmp = and i1 %readbuffer_load, %tmp_7

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:49  %sel_tmp1 = xor i1 %tmp_7, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:50  %sel_tmp2 = and i1 %readbuffer_load, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:51  %sel_tmp3 = xor i1 %tmp_9, true

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:52  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:53  %sel_tmp5 = and i1 %sel_tmp4, %tmp_12

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:54  %sel_tmp6 = xor i1 %tmp_12, true

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:55  %tmp1 = and i1 %tmp_16, %sel_tmp6

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:56  %sel_tmp7 = and i1 %tmp1, %sel_tmp4

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:57  %tmp345_demorgan = or i1 %sel_tmp5, %sel_tmp7

]]></node>
<StgValue><ssdm name="tmp345_demorgan"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:58  %tmp2 = xor i1 %tmp345_demorgan, true

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:59  %counter_rd1_flag = and i1 %sel_tmp, %tmp2

]]></node>
<StgValue><ssdm name="counter_rd1_flag"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:60  %sel_tmp8 = select i1 %sel_tmp, i32 %tmp_10, i32 %counter_rd1_load

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:61  %sel_tmp9 = and i1 %sel_tmp2, %tmp_9

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:62  %sel_tmp10 = select i1 %sel_tmp9, i32 %counter_rd1_load, i32 %sel_tmp8

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:63  %sel_tmp11 = select i1 %sel_tmp5, i32 %counter_rd1_load, i32 %sel_tmp10

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:64  %sel_tmp12 = select i1 %sel_tmp7, i32 %counter_rd1_load, i32 %sel_tmp11

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:65  %counter_rd1_loc = select i1 %readbuffer_load, i32 %sel_tmp12, i32 %counter_rd1_load

]]></node>
<StgValue><ssdm name="counter_rd1_loc"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:66  %sel_tmp13 = select i1 %sel_tmp9, i32 %tmp_14, i32 %counter_rd1b_load

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:67  %sel_tmp14 = select i1 %sel_tmp5, i32 %counter_rd1b_load, i32 %sel_tmp13

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:68  %sel_tmp15 = select i1 %sel_tmp7, i32 %counter_rd1b_load, i32 %sel_tmp14

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:69  %counter_rd1b_loc = select i1 %readbuffer_load, i32 %sel_tmp15, i32 %counter_rd1b_load

]]></node>
<StgValue><ssdm name="counter_rd1b_loc"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:70  %sel_tmp16 = select i1 %sel_tmp5, i32 %tmp_18, i32 %counter_rd2_load

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:71  %sel_tmp17 = select i1 %sel_tmp7, i32 %counter_rd2_load, i32 %sel_tmp16

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:72  %counter_rd2_loc = select i1 %readbuffer_load, i32 %sel_tmp17, i32 %counter_rd2_load

]]></node>
<StgValue><ssdm name="counter_rd2_loc"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:73  %sel_tmp18 = select i1 %sel_tmp7, i32 %tmp_21, i32 %counter_rd2b_load

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:74  %counter_rd2b_loc = select i1 %readbuffer_load, i32 %sel_tmp18, i32 %counter_rd2b_load

]]></node>
<StgValue><ssdm name="counter_rd2b_loc"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:80  %counter_pad_load = load i32* @counter_pad, align 4

]]></node>
<StgValue><ssdm name="counter_pad_load"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:81  %counter3_load = load i32* @counter3, align 4

]]></node>
<StgValue><ssdm name="counter3_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:82  %tmp_22 = add nsw i32 %counter_pad_load, 1

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:83  %tmp_23 = icmp slt i32 %tmp_22, 65

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:84  %tmp_24 = add nsw i32 %counter3_load, 1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:85  %tmp_24_counter3_load = select i1 %tmp_23, i32 %tmp_24, i32 %counter3_load

]]></node>
<StgValue><ssdm name="tmp_24_counter3_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:86  %counter_pad_loc = select i1 %begin2pad_load, i32 %tmp_22, i32 %counter_pad_load

]]></node>
<StgValue><ssdm name="counter_pad_loc"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:87  %counter3_flag_1 = and i1 %begin2pad_load, %tmp_23

]]></node>
<StgValue><ssdm name="counter3_flag_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:88  %counter3_loc_1 = select i1 %begin2pad_load, i32 %tmp_24_counter3_load, i32 %counter3_load

]]></node>
<StgValue><ssdm name="counter3_loc_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:94  %tmp_26 = icmp eq i32 %counter2_loc, 1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:95  %cond_eol1 = icmp eq i32 %counter_rd1_loc, 64

]]></node>
<StgValue><ssdm name="cond_eol1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:96  %cond_eol2 = icmp eq i32 %counter_rd2_loc, 64

]]></node>
<StgValue><ssdm name="cond_eol2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:97  %cond_eol3 = icmp eq i32 %counter_rd1b_loc, 64

]]></node>
<StgValue><ssdm name="cond_eol3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:98  %cond_eol4 = icmp eq i32 %counter_rd2b_loc, 64

]]></node>
<StgValue><ssdm name="cond_eol4"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:99  %cond_eol5 = icmp eq i32 %counter_pad_loc, 64

]]></node>
<StgValue><ssdm name="cond_eol5"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:100  %tmp3 = or i1 %cond_eol1, %cond_eol2

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:101  %tmp4 = or i1 %cond_eol4, %cond_eol5

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:102  %tmp5 = or i1 %tmp4, %cond_eol3

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:104  %tmp_27 = icmp sgt i32 %counter_rd1_loc, 0

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:105  %tmp_28 = icmp slt i32 %counter_rd1_loc, 65

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:106  %cond_vld1 = and i1 %tmp_27, %tmp_28

]]></node>
<StgValue><ssdm name="cond_vld1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:107  %tmp_29 = icmp sgt i32 %counter_rd1b_loc, 0

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:108  %tmp_30 = icmp slt i32 %counter_rd1b_loc, 65

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:109  %cond_vld2 = and i1 %tmp_29, %tmp_30

]]></node>
<StgValue><ssdm name="cond_vld2"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:110  %tmp_31 = icmp sgt i32 %counter_rd2_loc, 0

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:111  %tmp_32 = icmp slt i32 %counter_rd2_loc, 65

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:112  %cond_vld3 = and i1 %tmp_31, %tmp_32

]]></node>
<StgValue><ssdm name="cond_vld3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:113  %tmp_33 = icmp sgt i32 %counter_rd2b_loc, 0

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:114  %tmp_34 = icmp slt i32 %counter_rd2b_loc, 65

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:115  %cond_vld4 = and i1 %tmp_33, %tmp_34

]]></node>
<StgValue><ssdm name="cond_vld4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:116  %tmp_35 = icmp sgt i32 %counter_pad_loc, 0

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:117  %tmp_36 = icmp slt i32 %counter_pad_loc, 65

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:118  %cond_vld5 = and i1 %tmp_35, %tmp_36

]]></node>
<StgValue><ssdm name="cond_vld5"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:120  %tmp7 = or i1 %cond_vld4, %cond_vld5

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:123  %tmp_37 = icmp sgt i32 %counter_rd1_loc, 65

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:124  %tmp_38 = icmp slt i32 %counter_rd1_loc, 78

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:125  %cond_hsync1 = and i1 %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="cond_hsync1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:126  %tmp_39 = icmp sgt i32 %counter_rd1b_loc, 65

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:127  %tmp_40 = icmp slt i32 %counter_rd1b_loc, 78

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:128  %cond_hsync2 = and i1 %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="cond_hsync2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:129  %tmp_41 = icmp sgt i32 %counter_rd2_loc, 65

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:130  %tmp_42 = icmp slt i32 %counter_rd2_loc, 78

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:131  %cond_hsync3 = and i1 %tmp_41, %tmp_42

]]></node>
<StgValue><ssdm name="cond_hsync3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:132  %tmp_43 = icmp sgt i32 %counter_rd2b_loc, 65

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:133  %tmp_44 = icmp slt i32 %counter_rd2b_loc, 78

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:134  %cond_hsync4 = and i1 %tmp_43, %tmp_44

]]></node>
<StgValue><ssdm name="cond_hsync4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:135  %tmp_45 = icmp sgt i32 %counter_pad_loc, 65

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:136  %tmp_46 = icmp slt i32 %counter_pad_loc, 78

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:137  %cond_hsync5 = and i1 %tmp_45, %tmp_46

]]></node>
<StgValue><ssdm name="cond_hsync5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:139  %tmp10 = or i1 %cond_hsync4, %cond_hsync5

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:143  %tmp_47 = icmp eq i32 %col_counter_loc_2, 64

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:144  %tmp_48 = icmp eq i32 %col_counter2_loc_1, 64

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:145  %p_col_counter2_loc_1 = select i1 %tmp_48, i32 0, i32 %col_counter2_loc_1

]]></node>
<StgValue><ssdm name="p_col_counter2_loc_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:146  %col_counter_flag_3 = or i1 %tmp_47, %col_counter_flag_2

]]></node>
<StgValue><ssdm name="col_counter_flag_3"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:147  %col_counter_new_3 = select i1 %tmp_47, i32 0, i32 %col_counter_new_2

]]></node>
<StgValue><ssdm name="col_counter_new_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:148  %not_tmp_3 = xor i1 %tmp_47, true

]]></node>
<StgValue><ssdm name="not_tmp_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:149  %p_col_counter2_flag_1 = and i1 %tmp_48, %not_tmp_3

]]></node>
<StgValue><ssdm name="p_col_counter2_flag_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:150  %col_counter2_flag_3 = or i1 %col_counter2_flag_1, %p_col_counter2_flag_1

]]></node>
<StgValue><ssdm name="col_counter2_flag_3"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:151  %col_counter2_new_3 = select i1 %tmp_47, i32 %col_counter2_loc_1, i32 %p_col_counter2_loc_1

]]></node>
<StgValue><ssdm name="col_counter2_new_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:152  %tmp_49 = icmp eq i32 %counter_rd1_loc, 78

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge243.i_ifconv:153  br i1 %col_counter2_flag_3, label %mergeST8, label %.new9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="col_counter2_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST8:0  store i32 %col_counter2_new_3, i32* @col_counter2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new9:0  br i1 %col_counter_flag_3, label %mergeST5, label %.new_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="col_counter_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST5:0  store i32 %col_counter_new_3, i32* @col_counter, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new_ifconv:0  %tmp_50 = icmp eq i32 %counter_rd1b_loc, 78

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new_ifconv:1  %tmp_51 = icmp eq i32 %counter_rd2_loc, 78

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new_ifconv:2  %tmp_52 = icmp eq i32 %counter_rd2b_loc, 78

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:3  %p_counter_rd2b_loc = select i1 %tmp_52, i32 0, i32 %counter_rd2b_loc

]]></node>
<StgValue><ssdm name="p_counter_rd2b_loc"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:4  %sel_tmp23 = xor i1 %tmp_49, true

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:5  %sel_tmp24 = and i1 %tmp_50, %sel_tmp23

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:6  %sel_tmp259_demorgan = or i1 %tmp_49, %tmp_50

]]></node>
<StgValue><ssdm name="sel_tmp259_demorgan"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:7  %sel_tmp25 = xor i1 %sel_tmp259_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:8  %sel_tmp26 = and i1 %tmp_51, %sel_tmp25

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="2" op_0_bw="1">
<![CDATA[
.new_ifconv:9  %sel_tmp262_cast = zext i1 %tmp_49 to i2

]]></node>
<StgValue><ssdm name="sel_tmp262_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:10  %counter_rd1_flag_1 = or i1 %counter_rd1_flag, %tmp_49

]]></node>
<StgValue><ssdm name="counter_rd1_flag_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:11  %sel_tmp27 = select i1 %tmp_49, i32 0, i32 %counter_rd1_loc

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:12  %sel_tmp28 = select i1 %sel_tmp24, i32 %counter_rd1_loc, i32 %sel_tmp27

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:13  %counter_rd1_new_1 = select i1 %sel_tmp26, i32 %counter_rd1_loc, i32 %sel_tmp28

]]></node>
<StgValue><ssdm name="counter_rd1_new_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:14  %counter_rd1b_flag_2 = or i1 %sel_tmp9, %sel_tmp24

]]></node>
<StgValue><ssdm name="counter_rd1b_flag_2"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:15  %sel_tmp29 = select i1 %sel_tmp24, i32 0, i32 %counter_rd1b_loc

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:16  %counter_rd1b_new_2 = select i1 %sel_tmp26, i32 %counter_rd1b_loc, i32 %sel_tmp29

]]></node>
<StgValue><ssdm name="counter_rd1b_new_2"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:17  %counter_rd2_flag_3 = or i1 %sel_tmp26, %sel_tmp5

]]></node>
<StgValue><ssdm name="counter_rd2_flag_3"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:18  %counter_rd2_new_3 = select i1 %sel_tmp26, i32 0, i32 %counter_rd2_loc

]]></node>
<StgValue><ssdm name="counter_rd2_new_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:19  %tmp_50_not = xor i1 %tmp_50, true

]]></node>
<StgValue><ssdm name="tmp_50_not"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:20  %not_sel_tmp = or i1 %tmp_49, %tmp_50_not

]]></node>
<StgValue><ssdm name="not_sel_tmp"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:21  %tmp_51_not = xor i1 %tmp_51, true

]]></node>
<StgValue><ssdm name="tmp_51_not"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:22  %not_sel_tmp1 = or i1 %sel_tmp259_demorgan, %tmp_51_not

]]></node>
<StgValue><ssdm name="not_sel_tmp1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:23  %tmp12 = and i1 %tmp_52, %sel_tmp23

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:24  %tmp13 = and i1 %not_sel_tmp, %not_sel_tmp1

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:25  %sel_tmp30 = and i1 %tmp13, %tmp12

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:26  %counter_rd2b_flag_4 = or i1 %sel_tmp7, %sel_tmp30

]]></node>
<StgValue><ssdm name="counter_rd2b_flag_4"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:27  %sel_tmp31 = select i1 %tmp_49, i32 %counter_rd2b_loc, i32 %p_counter_rd2b_loc

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:28  %sel_tmp32 = select i1 %sel_tmp24, i32 %counter_rd2b_loc, i32 %sel_tmp31

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new_ifconv:29  %counter_rd2b_new_4 = select i1 %sel_tmp26, i32 %counter_rd2b_loc, i32 %sel_tmp32

]]></node>
<StgValue><ssdm name="counter_rd2b_new_4"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new_ifconv:30  %tmp_53 = icmp eq i32 %counter_pad_loc, 78

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new_ifconv:31  br i1 %counter_rd2b_flag_4, label %mergeST20, label %.new21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="counter_rd2b_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST20:0  store i32 %counter_rd2b_new_4, i32* @counter_rd2b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new21:0  br i1 %counter_rd2_flag_3, label %mergeST18, label %.new19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="counter_rd2_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST18:0  store i32 %counter_rd2_new_3, i32* @counter_rd2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new19:0  br i1 %counter_rd1b_flag_2, label %mergeST16, label %.new17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="counter_rd1b_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST16:0  store i32 %counter_rd1b_new_2, i32* @counter_rd1b, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new17:0  br i1 %counter_rd1_flag_1, label %mergeST14, label %.new15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="counter_rd1_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST14:0  store i32 %counter_rd1_new_1, i32* @counter_rd1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new15:0  %tmp_54 = icmp eq i32 %counter_loc_1, 64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new15:1  %tmp_55 = icmp eq i32 %counter_loc_1, 21696

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new15:2  %p_begin2buffer_flag = or i1 %tmp_55, %begin2buffer_flag

]]></node>
<StgValue><ssdm name="p_begin2buffer_flag"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new15:3  %not_tmp_s = xor i1 %tmp_55, true

]]></node>
<StgValue><ssdm name="not_tmp_s"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new15:4  %p_counter_flag_1 = or i1 %tmp_55, %counter_flag_1

]]></node>
<StgValue><ssdm name="p_counter_flag_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.new15:5  %p_counter_new_1 = select i1 %tmp_55, i32 0, i32 %counter_new_1

]]></node>
<StgValue><ssdm name="p_counter_new_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.new15:6  %tmp_56 = icmp eq i32 %counter2_loc, 52884

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new15:7  br i1 %p_counter_flag_1, label %mergeST3, label %._crit_edge257.i.new4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="p_counter_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST3:0  store i32 %p_counter_new_1, i32* @counter, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge257.i.new4:0  br i1 %p_begin2buffer_flag, label %mergeST2, label %._crit_edge257.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="p_begin2buffer_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST2:0  store i1 %not_tmp_s, i1* @begin2buffer, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge257.i.new:0  %p_s = or i1 %tmp_56, %tmp_54

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge257.i.new:1  %not_tmp_1 = xor i1 %tmp_56, true

]]></node>
<StgValue><ssdm name="not_tmp_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge257.i.new:2  %p_counter2_flag = or i1 %tmp_56, %readbuffer_load

]]></node>
<StgValue><ssdm name="p_counter2_flag"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge257.i.new:3  %p_counter2_loc = select i1 %tmp_56, i32 0, i32 %counter2_loc

]]></node>
<StgValue><ssdm name="p_counter2_loc"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge257.i.new:4  %tmp_57 = icmp eq i32 %counter3_loc_1, 5760

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge257.i.new:5  br i1 %p_counter2_flag, label %mergeST10, label %._crit_edge258.i.new11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="p_counter2_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST10:0  store i32 %p_counter2_loc, i32* @counter2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge258.i.new11:0  br i1 %p_s, label %mergeST1, label %._crit_edge258.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="p_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST1:0  store i1 %not_tmp_1, i1* @readbuffer, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:0  %p_begin2pad_flag = or i1 %tmp_57, %tmp_56

]]></node>
<StgValue><ssdm name="p_begin2pad_flag"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:1  %not_tmp_2 = xor i1 %tmp_57, true

]]></node>
<StgValue><ssdm name="not_tmp_2"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:2  %tmp14 = or i1 %tmp_48, %tmp_57

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:3  %p_buff_in_flag_1 = or i1 %tmp14, %tmp_47

]]></node>
<StgValue><ssdm name="p_buff_in_flag_1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:4  %p_buff_in_new_1 = and i1 %tmp_47, %not_tmp_2

]]></node>
<StgValue><ssdm name="p_buff_in_new_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:5  %tmp15 = or i1 %tmp_49, %tmp_52

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:6  %tmp16 = or i1 %sel_tmp26, %tmp_57

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:7  %tmp17 = or i1 %tmp16, %sel_tmp24

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:8  %p_buff2read_flag_3 = or i1 %tmp17, %tmp15

]]></node>
<StgValue><ssdm name="p_buff2read_flag_3"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:9  %not_tmp_5 = xor i1 %tmp_57, true

]]></node>
<StgValue><ssdm name="not_tmp_5"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge258.i.new:10  %newSel_cast = select i1 %not_tmp_5, i2 -1, i2 0

]]></node>
<StgValue><ssdm name="newSel_cast"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge258.i.new:11  %newSel1 = select i1 %sel_tmp24, i2 -2, i2 %sel_tmp262_cast

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge258.i.new:12  %newSel2 = select i1 %tmp16, i2 %newSel_cast, i2 %newSel1

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:13  %tmp18 = or i1 %begin2pad_load, %tmp_57

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:14  %p_counter_pad_flag_1 = or i1 %tmp18, %tmp_53

]]></node>
<StgValue><ssdm name="p_counter_pad_flag_1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:15  %tmp_59 = or i1 %tmp_57, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge258.i.new:16  %p_counter_pad_new_1 = select i1 %tmp_59, i32 0, i32 %counter_pad_loc

]]></node>
<StgValue><ssdm name="p_counter_pad_new_1"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge258.i.new:17  %p_counter3_flag_1 = or i1 %tmp_57, %counter3_flag_1

]]></node>
<StgValue><ssdm name="p_counter3_flag_1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge258.i.new:18  %p_counter3_loc_1 = select i1 %tmp_57, i32 0, i32 %counter3_loc_1

]]></node>
<StgValue><ssdm name="p_counter3_loc_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge258.i.new:20  br i1 %p_counter3_flag_1, label %mergeST24, label %._crit_edge259.i.new25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="p_counter3_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST24:0  store i32 %p_counter3_loc_1, i32* @counter3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259.i.new25:0  br i1 %p_counter_pad_flag_1, label %mergeST22, label %._crit_edge259.i.new23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="p_counter_pad_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST22:0  store i32 %p_counter_pad_new_1, i32* @counter_pad, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259.i.new23:0  br i1 %p_buff2read_flag_3, label %mergeST12, label %._crit_edge259.i.new13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="p_buff2read_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
mergeST12:0  store i2 %newSel2, i2* @buff2read, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259.i.new13:0  br i1 %p_buff_in_flag_1, label %mergeST6, label %._crit_edge259.i.new7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="p_buff_in_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST6:0  store i1 %p_buff_in_new_1, i1* @buff_in, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259.i.new7:0  br i1 %p_begin2pad_flag, label %mergeST, label %._crit_edge259.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="p_begin2pad_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 %not_tmp_2, i1* @begin2pad, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %src_V_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %dst_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sof_dst_V), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %eol_dst_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_valid_dst_V), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_valid_V), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %sof_src_V), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %hsync_V), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %vsync_V), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecInterface(i16* %src_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:13  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecMemCore([64 x i16]* @linebuffer2_V, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:21  %tmp2i_V = load i16* %linebuffer1_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp" val="1"/>
<literal name="sel_tmp5" val="0"/>
<literal name="sel_tmp7" val="0"/>
<literal name="sel_tmp9" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:22  %p_0131_0_i = select i1 %icmp, i16 %tmp2i_V, i16 0

]]></node>
<StgValue><ssdm name="p_0131_0_i"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:29  %tmp2i_V_1 = load i16* %linebuffer1b_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp5" val="0"/>
<literal name="sel_tmp7" val="0"/>
<literal name="sel_tmp9" val="1"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:30  %p_0131_1_i = select i1 %icmp4, i16 %tmp2i_V_1, i16 0

]]></node>
<StgValue><ssdm name="p_0131_1_i"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:37  %tmp2i_V_2 = load i16* %linebuffer2_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_2"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp5" val="1"/>
<literal name="sel_tmp7" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:38  %p_0131_2_i = select i1 %icmp7, i16 %tmp2i_V_2, i16 0

]]></node>
<StgValue><ssdm name="p_0131_2_i"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="16" op_0_bw="6">
<![CDATA[
._crit_edge243.i_ifconv:44  %tmp2i_V_3 = load i16* %linebuffer2b_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tmp2i_V_3"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp7" val="1"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:45  %p_0131_3_i = select i1 %icmp1, i16 %tmp2i_V_3, i16 0

]]></node>
<StgValue><ssdm name="p_0131_3_i"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp5" val="0"/>
<literal name="sel_tmp7" val="0"/>
<literal name="sel_tmp9" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:75  %sel_tmp19 = select i1 %sel_tmp, i16 %p_0131_0_i, i16 0

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp5" val="0"/>
<literal name="sel_tmp7" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:76  %sel_tmp20 = select i1 %sel_tmp9, i16 %p_0131_1_i, i16 %sel_tmp19

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="sel_tmp7" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:77  %sel_tmp21 = select i1 %sel_tmp5, i16 %p_0131_2_i, i16 %sel_tmp20

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
<literal name="readbuffer_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:78  %sel_tmp22 = select i1 %sel_tmp7, i16 %p_0131_3_i, i16 %sel_tmp21

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="begin2pad_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:79  %p_0131_8_i = select i1 %readbuffer_load, i16 %sel_tmp22, i16 0

]]></node>
<StgValue><ssdm name="p_0131_8_i"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge243.i_ifconv:89  %p_0131_9_i = select i1 %begin2pad_load, i16 0, i16 %p_0131_8_i

]]></node>
<StgValue><ssdm name="p_0131_9_i"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:90  %beginvsync_load = load i1* @beginvsync, align 1

]]></node>
<StgValue><ssdm name="beginvsync_load"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:91  %counter_vsync_load = load i32* @counter_vsync, align 4

]]></node>
<StgValue><ssdm name="counter_vsync_load"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:92  %tmp_25 = add nsw i32 %counter_vsync_load, 1

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:93  %counter_vsync_loc = select i1 %beginvsync_load, i32 %tmp_25, i32 %counter_vsync_load

]]></node>
<StgValue><ssdm name="counter_vsync_loc"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:103  %p_215_i = or i1 %tmp5, %tmp3

]]></node>
<StgValue><ssdm name="p_215_i"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:119  %tmp6 = or i1 %cond_vld1, %cond_vld2

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:121  %tmp8 = or i1 %tmp7, %cond_vld3

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:122  %p_i = or i1 %tmp8, %tmp6

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:138  %tmp9 = or i1 %cond_hsync1, %cond_hsync2

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:140  %tmp11 = or i1 %tmp10, %cond_hsync3

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge243.i_ifconv:141  %p_216_i = or i1 %tmp11, %tmp9

]]></node>
<StgValue><ssdm name="p_216_i"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge243.i_ifconv:142  %cond_vsync = icmp eq i32 %counter_vsync_loc, 5

]]></node>
<StgValue><ssdm name="cond_vsync"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="col_counter2_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="0">
<![CDATA[
mergeST8:1  br label %.new9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="col_counter_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
mergeST5:1  br label %.new_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="counter_rd2b_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0">
<![CDATA[
mergeST20:1  br label %.new21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="counter_rd2_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0">
<![CDATA[
mergeST18:1  br label %.new19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="counter_rd1b_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
mergeST16:1  br label %.new17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="counter_rd1_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
mergeST14:1  br label %.new15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="p_counter_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="0">
<![CDATA[
mergeST3:1  br label %._crit_edge257.i.new4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="p_begin2buffer_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0">
<![CDATA[
mergeST2:1  br label %._crit_edge257.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="p_counter2_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="0">
<![CDATA[
mergeST10:1  br label %._crit_edge258.i.new11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="p_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %._crit_edge258.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge258.i.new:19  %tmp_58 = icmp eq i32 %counter_vsync_loc, 10

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="p_counter3_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="0">
<![CDATA[
mergeST24:1  br label %._crit_edge259.i.new25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="p_counter_pad_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0">
<![CDATA[
mergeST22:1  br label %._crit_edge259.i.new23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="p_buff2read_flag_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="0">
<![CDATA[
mergeST12:1  br label %._crit_edge259.i.new13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="p_buff_in_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
mergeST6:1  br label %._crit_edge259.i.new7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="p_begin2pad_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge259.i.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge259.i.new:0  %p_beginvsync_flag = or i1 %tmp_58, %tmp_57

]]></node>
<StgValue><ssdm name="p_beginvsync_flag"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge259.i.new:1  %not_tmp_4 = xor i1 %tmp_58, true

]]></node>
<StgValue><ssdm name="not_tmp_4"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge259.i.new:2  %p_counter_vsync_flag = or i1 %tmp_58, %beginvsync_load

]]></node>
<StgValue><ssdm name="p_counter_vsync_flag"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge259.i.new:3  %p_counter_vsync_loc = select i1 %tmp_58, i32 0, i32 %counter_vsync_loc

]]></node>
<StgValue><ssdm name="p_counter_vsync_loc"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge259.i.new:4  call void @_ssdm_op_Write.ap_auto.i16P(i16* %dst_V, i16 %p_0131_9_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge259.i.new:5  call void @_ssdm_op_Write.ap_auto.i1P(i1* %sof_dst_V, i1 %tmp_26)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge259.i.new:6  call void @_ssdm_op_Write.ap_auto.i1P(i1* %eol_dst_V, i1 %p_215_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge259.i.new:7  call void @_ssdm_op_Write.ap_auto.i1P(i1* %dst_valid_dst_V, i1 %p_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge259.i.new:8  call void @_ssdm_op_Write.ap_auto.i1P(i1* %hsync_V, i1 %p_216_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge259.i.new:9  call void @_ssdm_op_Write.ap_auto.i1P(i1* %vsync_V, i1 %cond_vsync)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge259.i.new:10  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str4, i32 %rbegin) nounwind

]]></node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge259.i.new:11  br i1 %p_counter_vsync_flag, label %mergeST27, label %hls_cropping_vert.exit.new28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="p_counter_vsync_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST27:0  store i32 %p_counter_vsync_loc, i32* @counter_vsync, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="p_counter_vsync_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="0">
<![CDATA[
mergeST27:1  br label %hls_cropping_vert.exit.new28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_cropping_vert.exit.new28:0  br i1 %p_beginvsync_flag, label %mergeST26, label %hls_cropping_vert.exit.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="p_beginvsync_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST26:0  store i1 %not_tmp_4, i1* @beginvsync, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="p_beginvsync_flag" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="0">
<![CDATA[
mergeST26:1  br label %hls_cropping_vert.exit.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="0">
<![CDATA[
hls_cropping_vert.exit.new:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
