{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 00:30:24 2024 " "Info: Processing started: Thu Dec 05 00:30:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 2 -1 0 } } { "e:/quartus 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R1\[6\] dr\[1\] clk 8.035 ns register " "Info: tsu for register \"R1\[6\]\" (data pin = \"dr\[1\]\", clock pin = \"clk\") is 8.035 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.738 ns + Longest pin register " "Info: + Longest pin to register delay is 11.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns dr\[1\] 1 PIN PIN_57 16 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 16; PIN Node = 'dr\[1\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.272 ns) + CELL(0.370 ns) 8.576 ns Decoder0~0 2 COMB LCCOMB_X24_Y1_N8 8 " "Info: 2: + IC(7.272 ns) + CELL(0.370 ns) = 8.576 ns; Loc. = LCCOMB_X24_Y1_N8; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.642 ns" { dr[1] Decoder0~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.855 ns) 11.738 ns R1\[6\] 3 REG LCFF_X10_Y1_N9 2 " "Info: 3: + IC(2.307 ns) + CELL(0.855 ns) = 11.738 ns; Loc. = LCFF_X10_Y1_N9; Fanout = 2; REG Node = 'R1\[6\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.162 ns" { Decoder0~0 R1[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 18.39 % ) " "Info: Total cell delay = 2.159 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.579 ns ( 81.61 % ) " "Info: Total interconnect delay = 9.579 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.738 ns" { dr[1] Decoder0~0 R1[6] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "11.738 ns" { dr[1] {} dr[1]~combout {} Decoder0~0 {} R1[6] {} } { 0.000ns 0.000ns 7.272ns 2.307ns } { 0.000ns 0.934ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.663 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 32 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 32; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.043 ns) + CELL(0.666 ns) 3.663 ns R1\[6\] 2 REG LCFF_X10_Y1_N9 2 " "Info: 2: + IC(2.043 ns) + CELL(0.666 ns) = 3.663 ns; Loc. = LCFF_X10_Y1_N9; Fanout = 2; REG Node = 'R1\[6\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.709 ns" { clk R1[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 44.23 % ) " "Info: Total cell delay = 1.620 ns ( 44.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 55.77 % ) " "Info: Total interconnect delay = 2.043 ns ( 55.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { clk R1[6] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { clk {} clk~combout {} R1[6] {} } { 0.000ns 0.000ns 2.043ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "11.738 ns" { dr[1] Decoder0~0 R1[6] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "11.738 ns" { dr[1] {} dr[1]~combout {} Decoder0~0 {} R1[6] {} } { 0.000ns 0.000ns 7.272ns 2.307ns } { 0.000ns 0.934ns 0.370ns 0.855ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { clk R1[6] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "3.663 ns" { clk {} clk~combout {} R1[6] {} } { 0.000ns 0.000ns 2.043ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[5\] R1\[5\] 14.796 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[5\]\" through register \"R1\[5\]\" is 14.796 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.049 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 32 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 32; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.666 ns) 4.049 ns R1\[5\] 2 REG LCFF_X24_Y1_N13 2 " "Info: 2: + IC(2.429 ns) + CELL(0.666 ns) = 4.049 ns; Loc. = LCFF_X24_Y1_N13; Fanout = 2; REG Node = 'R1\[5\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { clk R1[5] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 40.01 % ) " "Info: Total cell delay = 1.620 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 59.99 % ) " "Info: Total interconnect delay = 2.429 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { clk R1[5] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { clk {} clk~combout {} R1[5] {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.443 ns + Longest register pin " "Info: + Longest register to pin delay is 10.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R1\[5\] 1 REG LCFF_X24_Y1_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N13; Fanout = 2; REG Node = 'R1\[5\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.651 ns) 2.266 ns Mux10~0 2 COMB LCCOMB_X19_Y1_N14 1 " "Info: 2: + IC(1.615 ns) + CELL(0.651 ns) = 2.266 ns; Loc. = LCCOMB_X19_Y1_N14; Fanout = 1; COMB Node = 'Mux10~0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { R1[5] Mux10~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.206 ns) 3.810 ns Mux10~1 3 COMB LCCOMB_X24_Y1_N22 1 " "Info: 3: + IC(1.338 ns) + CELL(0.206 ns) = 3.810 ns; Loc. = LCCOMB_X24_Y1_N22; Fanout = 1; COMB Node = 'Mux10~1'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { Mux10~0 Mux10~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.387 ns) + CELL(3.246 ns) 10.443 ns d\[5\] 4 PIN PIN_44 0 " "Info: 4: + IC(3.387 ns) + CELL(3.246 ns) = 10.443 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'd\[5\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.633 ns" { Mux10~1 d[5] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.103 ns ( 39.29 % ) " "Info: Total cell delay = 4.103 ns ( 39.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.340 ns ( 60.71 % ) " "Info: Total interconnect delay = 6.340 ns ( 60.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { R1[5] Mux10~0 Mux10~1 d[5] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { R1[5] {} Mux10~0 {} Mux10~1 {} d[5] {} } { 0.000ns 1.615ns 1.338ns 3.387ns } { 0.000ns 0.651ns 0.206ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { clk R1[5] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { clk {} clk~combout {} R1[5] {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.954ns 0.666ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.443 ns" { R1[5] Mux10~0 Mux10~1 d[5] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "10.443 ns" { R1[5] {} Mux10~0 {} Mux10~1 {} d[5] {} } { 0.000ns 1.615ns 1.338ns 3.387ns } { 0.000ns 0.651ns 0.206ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sr\[1\] s\[6\] 17.196 ns Longest " "Info: Longest tpd from source pin \"sr\[1\]\" to destination pin \"s\[6\]\" is 17.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sr\[1\] 1 PIN PIN_100 12 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 12; PIN Node = 'sr\[1\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sr[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.638 ns) + CELL(0.651 ns) 9.234 ns Mux1~0 2 COMB LCCOMB_X19_Y1_N16 1 " "Info: 2: + IC(7.638 ns) + CELL(0.651 ns) = 9.234 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { sr[1] Mux1~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.651 ns) 11.665 ns Mux1~1 3 COMB LCCOMB_X10_Y1_N8 1 " "Info: 3: + IC(1.780 ns) + CELL(0.651 ns) = 11.665 ns; Loc. = LCCOMB_X10_Y1_N8; Fanout = 1; COMB Node = 'Mux1~1'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { Mux1~0 Mux1~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(3.076 ns) 17.196 ns s\[6\] 4 PIN PIN_74 0 " "Info: 4: + IC(2.455 ns) + CELL(3.076 ns) = 17.196 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 's\[6\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.531 ns" { Mux1~1 s[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.323 ns ( 30.95 % ) " "Info: Total cell delay = 5.323 ns ( 30.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.873 ns ( 69.05 % ) " "Info: Total interconnect delay = 11.873 ns ( 69.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "17.196 ns" { sr[1] Mux1~0 Mux1~1 s[6] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "17.196 ns" { sr[1] {} sr[1]~combout {} Mux1~0 {} Mux1~1 {} s[6] {} } { 0.000ns 0.000ns 7.638ns 1.780ns 2.455ns } { 0.000ns 0.945ns 0.651ns 0.651ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R1\[4\] i\[4\] clk -2.790 ns register " "Info: th for register \"R1\[4\]\" (data pin = \"i\[4\]\", clock pin = \"clk\") is -2.790 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.049 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_41 32 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 32; CLK Node = 'clk'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.429 ns) + CELL(0.666 ns) 4.049 ns R1\[4\] 2 REG LCFF_X24_Y1_N1 2 " "Info: 2: + IC(2.429 ns) + CELL(0.666 ns) = 4.049 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'R1\[4\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.095 ns" { clk R1[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 40.01 % ) " "Info: Total cell delay = 1.620 ns ( 40.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.429 ns ( 59.99 % ) " "Info: Total interconnect delay = 2.429 ns ( 59.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { clk R1[4] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { clk {} clk~combout {} R1[4] {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.145 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns i\[4\] 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'i\[4\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.751 ns) + CELL(0.460 ns) 7.145 ns R1\[4\] 2 REG LCFF_X24_Y1_N1 2 " "Info: 2: + IC(5.751 ns) + CELL(0.460 ns) = 7.145 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'R1\[4\]'" {  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { i[4] R1[4] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/QuartusProject/reg_group/reg_group.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 19.51 % ) " "Info: Total cell delay = 1.394 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.751 ns ( 80.49 % ) " "Info: Total interconnect delay = 5.751 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { i[4] R1[4] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { i[4] {} i[4]~combout {} R1[4] {} } { 0.000ns 0.000ns 5.751ns } { 0.000ns 0.934ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.049 ns" { clk R1[4] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "4.049 ns" { clk {} clk~combout {} R1[4] {} } { 0.000ns 0.000ns 2.429ns } { 0.000ns 0.954ns 0.666ns } "" } } { "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { i[4] R1[4] } "NODE_NAME" } } { "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus 9.0/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { i[4] {} i[4]~combout {} R1[4] {} } { 0.000ns 0.000ns 5.751ns } { 0.000ns 0.934ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 00:30:25 2024 " "Info: Processing ended: Thu Dec 05 00:30:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
