#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Nov 13 09:08:47 2020
# Process ID: 3728
# Log file: C:/Users/fjsda/Studying/FPGA/FullAdder/planAhead_run_2/planAhead.log
# Journal file: C:/Users/fjsda/Studying/FPGA/FullAdder/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/fjsda/Studying/FPGA/FullAdder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list S]]
startgroup
set_property package_pin P121 [get_ports S]
endgroup
save_constraints
