PPA Report for shift_cycl_left.v (Module: shift_cycl_left)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 8
IO Count: 19
Cell Count: 52

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 266.99 MHz
Reg-to-Reg Critical Path Delay: 2.076 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
