Analysis & Synthesis report for 3DES-Algorithm
Mon Oct 05 17:08:49 2015
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Oct 05 17:08:49 2015          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; 3DES-Algorithm                             ;
; Top-level Entity Name              ; 3des                                       ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; 3des               ; 3DES-Algorithm     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Oct 05 17:08:47 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 3DES-Algorithm -c 3DES-Algorithm
Warning (20028): Parallel compilation is not licensed and has been disabled
Error (10500): VHDL syntax error at tdes.vhd(7) near text ")";  expecting an identifier, or "constant", or "file", or "signal", or "variable" File: //VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/tdes.vhd Line: 7
Error (10500): VHDL syntax error at tdes.vhd(16) near text "component";  expecting ";", or an identifier ("component" is a reserved keyword), or "entity" File: //VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/tdes.vhd Line: 16
Error (10396): VHDL syntax error at tdes.vhd(629): name used in construct must match previously specified name "tdes" File: //VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/tdes.vhd Line: 629
Error (10523): Ignored construct tdes at tdes.vhd(5) due to previous errors File: //VBOXSVR/rodolfolabiapari/Documents/Nuvem/MEGA/Pesquisas/EncryptionInHardware/Code/VHD/3DES VHDL/3des/tdes.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file 3des/tdes.vhd
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox8.vhd
    Info (12022): Found design unit 1: sbox8-sbox8_behav
    Info (12023): Found entity 1: sbox8
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox7.vhd
    Info (12022): Found design unit 1: sbox7-sbox7_behav
    Info (12023): Found entity 1: sbox7
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox6.vhd
    Info (12022): Found design unit 1: sbox6-sbox6_behav
    Info (12023): Found entity 1: sbox6
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox5.vhd
    Info (12022): Found design unit 1: sbox5-sbox5_behav
    Info (12023): Found entity 1: sbox5
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox4.vhd
    Info (12022): Found design unit 1: sbox4-sbox4_behav
    Info (12023): Found entity 1: sbox4
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox3.vhd
    Info (12022): Found design unit 1: sbox3-sbox3_behav
    Info (12023): Found entity 1: sbox3
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox2.vhd
    Info (12022): Found design unit 1: sbox2-sbox2_behav
    Info (12023): Found entity 1: sbox2
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox1.vhd
    Info (12022): Found design unit 1: sbox1-sbox1_behav
    Info (12023): Found entity 1: sbox1
Info (12021): Found 2 design units, including 1 entities, in source file sbox/sbox.vhd
    Info (12022): Found design unit 1: sbox-sbox_behav
    Info (12023): Found entity 1: sbox
Info (12021): Found 2 design units, including 1 entities, in source file keys/processkey.vhd
    Info (12022): Found design unit 1: processKey-processKey_behav
    Info (12023): Found entity 1: processKey
Info (12021): Found 2 design units, including 1 entities, in source file keys/pc2.vhd
    Info (12022): Found design unit 1: permutedChoice2-permutedChoice2_behav
    Info (12023): Found entity 1: permutedChoice2
Info (12021): Found 2 design units, including 1 entities, in source file keys/pc1.vhd
    Info (12022): Found design unit 1: permutedChoice1-permutedChoice1_behav
    Info (12023): Found entity 1: permutedChoice1
Info (12021): Found 2 design units, including 1 entities, in source file feistel/p_box.vhd
    Info (12022): Found design unit 1: p_box-p_box_behav
    Info (12023): Found entity 1: p_box
Info (12021): Found 2 design units, including 1 entities, in source file feistel/f.vhd
    Info (12022): Found design unit 1: f-f_behav
    Info (12023): Found entity 1: f
Info (12021): Found 2 design units, including 1 entities, in source file feistel/e.vhd
    Info (12022): Found design unit 1: expansion-expansion_behav
    Info (12023): Found entity 1: expansion
Info (12021): Found 2 design units, including 1 entities, in source file 3des/des/un_des.vhd
    Info (12022): Found design unit 1: un_des-un_des_behav
    Info (12023): Found entity 1: un_des
Info (12021): Found 2 design units, including 1 entities, in source file 3des/des/ip_finale.vhd
    Info (12022): Found design unit 1: initialPermutationFinale-initialPermutationFinale_behav
    Info (12023): Found entity 1: initialPermutationFinale
Info (12021): Found 2 design units, including 1 entities, in source file 3des/des/ip.vhd
    Info (12022): Found design unit 1: initialPermutation-initialPermutation_behav
    Info (12023): Found entity 1: initialPermutation
Info (12021): Found 2 design units, including 1 entities, in source file 3des/des/des.vhd
    Info (12022): Found design unit 1: des-des_behav
    Info (12023): Found entity 1: des
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 479 megabytes
    Error: Processing ended: Mon Oct 05 17:08:49 2015
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


