{"vcs1":{"timestamp_begin":1769429401.587080767, "rt":6.54, "ut":6.02, "st":0.17}}
{"vcselab":{"timestamp_begin":1769429408.176989779, "rt":0.31, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769429408.523896724, "rt":0.23, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769429401.331271733}
{"VCS_COMP_START_TIME": 1769429401.331271733}
{"VCS_COMP_END_TIME": 1769429408.797759161}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 343716}}
{"vcselab": {"peak_mem": 173712}}
