INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ipshared/f258/ID_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ID_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ID_selector_0_0/sim/design_1_ID_selector_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ID_selector_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ipshared/6bb4/new/ram_reader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_reader'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/sim/design_1_ram_reader_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ram_reader_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/DATA/2024/7mo semestre/SEP/Proyectos/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
