-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dmatmult is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    rxmat_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    rxmat_stream_TVALID : IN STD_LOGIC;
    rxmat_stream_TREADY : OUT STD_LOGIC;
    rxmat_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    rxmat_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    rxmat_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    xmat_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    xmat_stream_TVALID : IN STD_LOGIC;
    xmat_stream_TREADY : OUT STD_LOGIC;
    xmat_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    xmat_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    xmat_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of dmatmult is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dmatmult,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.531000,HLS_SYN_LAT=595470,HLS_SYN_TPT=none,HLS_SYN_MEM=1024,HLS_SYN_DSP=2560,HLS_SYN_FF=275011,HLS_SYN_LUT=237373,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (23 downto 0) := "000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (23 downto 0) := "000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (23 downto 0) := "000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (23 downto 0) := "000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (23 downto 0) := "000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (23 downto 0) := "000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (23 downto 0) := "000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (23 downto 0) := "000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (23 downto 0) := "000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (23 downto 0) := "001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (23 downto 0) := "010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_14 : STD_LOGIC_VECTOR (7 downto 0) := "00010100";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv8_16 : STD_LOGIC_VECTOR (7 downto 0) := "00010110";
    constant ap_const_lv8_17 : STD_LOGIC_VECTOR (7 downto 0) := "00010111";
    constant ap_const_lv8_18 : STD_LOGIC_VECTOR (7 downto 0) := "00011000";
    constant ap_const_lv8_19 : STD_LOGIC_VECTOR (7 downto 0) := "00011001";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";
    constant ap_const_lv8_1B : STD_LOGIC_VECTOR (7 downto 0) := "00011011";
    constant ap_const_lv8_1C : STD_LOGIC_VECTOR (7 downto 0) := "00011100";
    constant ap_const_lv8_1D : STD_LOGIC_VECTOR (7 downto 0) := "00011101";
    constant ap_const_lv8_1E : STD_LOGIC_VECTOR (7 downto 0) := "00011110";
    constant ap_const_lv8_1F : STD_LOGIC_VECTOR (7 downto 0) := "00011111";
    constant ap_const_lv8_20 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_const_lv8_21 : STD_LOGIC_VECTOR (7 downto 0) := "00100001";
    constant ap_const_lv8_22 : STD_LOGIC_VECTOR (7 downto 0) := "00100010";
    constant ap_const_lv8_23 : STD_LOGIC_VECTOR (7 downto 0) := "00100011";
    constant ap_const_lv8_24 : STD_LOGIC_VECTOR (7 downto 0) := "00100100";
    constant ap_const_lv8_25 : STD_LOGIC_VECTOR (7 downto 0) := "00100101";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv8_26 : STD_LOGIC_VECTOR (7 downto 0) := "00100110";
    constant ap_const_lv8_27 : STD_LOGIC_VECTOR (7 downto 0) := "00100111";
    constant ap_const_lv8_28 : STD_LOGIC_VECTOR (7 downto 0) := "00101000";
    constant ap_const_lv8_29 : STD_LOGIC_VECTOR (7 downto 0) := "00101001";
    constant ap_const_lv8_2A : STD_LOGIC_VECTOR (7 downto 0) := "00101010";
    constant ap_const_lv8_2B : STD_LOGIC_VECTOR (7 downto 0) := "00101011";
    constant ap_const_lv8_2C : STD_LOGIC_VECTOR (7 downto 0) := "00101100";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_2E : STD_LOGIC_VECTOR (7 downto 0) := "00101110";
    constant ap_const_lv8_2F : STD_LOGIC_VECTOR (7 downto 0) := "00101111";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv8_31 : STD_LOGIC_VECTOR (7 downto 0) := "00110001";
    constant ap_const_lv8_32 : STD_LOGIC_VECTOR (7 downto 0) := "00110010";
    constant ap_const_lv8_33 : STD_LOGIC_VECTOR (7 downto 0) := "00110011";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv8_35 : STD_LOGIC_VECTOR (7 downto 0) := "00110101";
    constant ap_const_lv8_36 : STD_LOGIC_VECTOR (7 downto 0) := "00110110";
    constant ap_const_lv8_37 : STD_LOGIC_VECTOR (7 downto 0) := "00110111";
    constant ap_const_lv8_38 : STD_LOGIC_VECTOR (7 downto 0) := "00111000";
    constant ap_const_lv8_39 : STD_LOGIC_VECTOR (7 downto 0) := "00111001";
    constant ap_const_lv8_3A : STD_LOGIC_VECTOR (7 downto 0) := "00111010";
    constant ap_const_lv8_3B : STD_LOGIC_VECTOR (7 downto 0) := "00111011";
    constant ap_const_lv8_3C : STD_LOGIC_VECTOR (7 downto 0) := "00111100";
    constant ap_const_lv8_3D : STD_LOGIC_VECTOR (7 downto 0) := "00111101";
    constant ap_const_lv8_3E : STD_LOGIC_VECTOR (7 downto 0) := "00111110";
    constant ap_const_lv8_3F : STD_LOGIC_VECTOR (7 downto 0) := "00111111";
    constant ap_const_lv8_40 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_const_lv8_41 : STD_LOGIC_VECTOR (7 downto 0) := "01000001";
    constant ap_const_lv8_42 : STD_LOGIC_VECTOR (7 downto 0) := "01000010";
    constant ap_const_lv8_43 : STD_LOGIC_VECTOR (7 downto 0) := "01000011";
    constant ap_const_lv8_44 : STD_LOGIC_VECTOR (7 downto 0) := "01000100";
    constant ap_const_lv8_45 : STD_LOGIC_VECTOR (7 downto 0) := "01000101";
    constant ap_const_lv8_46 : STD_LOGIC_VECTOR (7 downto 0) := "01000110";
    constant ap_const_lv8_47 : STD_LOGIC_VECTOR (7 downto 0) := "01000111";
    constant ap_const_lv8_48 : STD_LOGIC_VECTOR (7 downto 0) := "01001000";
    constant ap_const_lv8_49 : STD_LOGIC_VECTOR (7 downto 0) := "01001001";
    constant ap_const_lv8_4A : STD_LOGIC_VECTOR (7 downto 0) := "01001010";
    constant ap_const_lv8_4B : STD_LOGIC_VECTOR (7 downto 0) := "01001011";
    constant ap_const_lv8_4C : STD_LOGIC_VECTOR (7 downto 0) := "01001100";
    constant ap_const_lv8_4D : STD_LOGIC_VECTOR (7 downto 0) := "01001101";
    constant ap_const_lv8_4E : STD_LOGIC_VECTOR (7 downto 0) := "01001110";
    constant ap_const_lv8_4F : STD_LOGIC_VECTOR (7 downto 0) := "01001111";
    constant ap_const_lv8_50 : STD_LOGIC_VECTOR (7 downto 0) := "01010000";
    constant ap_const_lv8_51 : STD_LOGIC_VECTOR (7 downto 0) := "01010001";
    constant ap_const_lv8_52 : STD_LOGIC_VECTOR (7 downto 0) := "01010010";
    constant ap_const_lv8_53 : STD_LOGIC_VECTOR (7 downto 0) := "01010011";
    constant ap_const_lv8_54 : STD_LOGIC_VECTOR (7 downto 0) := "01010100";
    constant ap_const_lv8_55 : STD_LOGIC_VECTOR (7 downto 0) := "01010101";
    constant ap_const_lv8_56 : STD_LOGIC_VECTOR (7 downto 0) := "01010110";
    constant ap_const_lv8_57 : STD_LOGIC_VECTOR (7 downto 0) := "01010111";
    constant ap_const_lv8_58 : STD_LOGIC_VECTOR (7 downto 0) := "01011000";
    constant ap_const_lv8_59 : STD_LOGIC_VECTOR (7 downto 0) := "01011001";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_5B : STD_LOGIC_VECTOR (7 downto 0) := "01011011";
    constant ap_const_lv8_5C : STD_LOGIC_VECTOR (7 downto 0) := "01011100";
    constant ap_const_lv8_5D : STD_LOGIC_VECTOR (7 downto 0) := "01011101";
    constant ap_const_lv8_5E : STD_LOGIC_VECTOR (7 downto 0) := "01011110";
    constant ap_const_lv8_5F : STD_LOGIC_VECTOR (7 downto 0) := "01011111";
    constant ap_const_lv8_60 : STD_LOGIC_VECTOR (7 downto 0) := "01100000";
    constant ap_const_lv8_61 : STD_LOGIC_VECTOR (7 downto 0) := "01100001";
    constant ap_const_lv8_62 : STD_LOGIC_VECTOR (7 downto 0) := "01100010";
    constant ap_const_lv8_63 : STD_LOGIC_VECTOR (7 downto 0) := "01100011";
    constant ap_const_lv8_64 : STD_LOGIC_VECTOR (7 downto 0) := "01100100";
    constant ap_const_lv8_65 : STD_LOGIC_VECTOR (7 downto 0) := "01100101";
    constant ap_const_lv8_66 : STD_LOGIC_VECTOR (7 downto 0) := "01100110";
    constant ap_const_lv8_67 : STD_LOGIC_VECTOR (7 downto 0) := "01100111";
    constant ap_const_lv8_68 : STD_LOGIC_VECTOR (7 downto 0) := "01101000";
    constant ap_const_lv8_69 : STD_LOGIC_VECTOR (7 downto 0) := "01101001";
    constant ap_const_lv8_6A : STD_LOGIC_VECTOR (7 downto 0) := "01101010";
    constant ap_const_lv8_6B : STD_LOGIC_VECTOR (7 downto 0) := "01101011";
    constant ap_const_lv8_6C : STD_LOGIC_VECTOR (7 downto 0) := "01101100";
    constant ap_const_lv8_6D : STD_LOGIC_VECTOR (7 downto 0) := "01101101";
    constant ap_const_lv8_6E : STD_LOGIC_VECTOR (7 downto 0) := "01101110";
    constant ap_const_lv8_6F : STD_LOGIC_VECTOR (7 downto 0) := "01101111";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv8_71 : STD_LOGIC_VECTOR (7 downto 0) := "01110001";
    constant ap_const_lv8_72 : STD_LOGIC_VECTOR (7 downto 0) := "01110010";
    constant ap_const_lv8_73 : STD_LOGIC_VECTOR (7 downto 0) := "01110011";
    constant ap_const_lv8_74 : STD_LOGIC_VECTOR (7 downto 0) := "01110100";
    constant ap_const_lv8_75 : STD_LOGIC_VECTOR (7 downto 0) := "01110101";
    constant ap_const_lv8_76 : STD_LOGIC_VECTOR (7 downto 0) := "01110110";
    constant ap_const_lv8_77 : STD_LOGIC_VECTOR (7 downto 0) := "01110111";
    constant ap_const_lv8_78 : STD_LOGIC_VECTOR (7 downto 0) := "01111000";
    constant ap_const_lv8_79 : STD_LOGIC_VECTOR (7 downto 0) := "01111001";
    constant ap_const_lv8_7A : STD_LOGIC_VECTOR (7 downto 0) := "01111010";
    constant ap_const_lv8_7B : STD_LOGIC_VECTOR (7 downto 0) := "01111011";
    constant ap_const_lv8_7C : STD_LOGIC_VECTOR (7 downto 0) := "01111100";
    constant ap_const_lv8_7D : STD_LOGIC_VECTOR (7 downto 0) := "01111101";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv8_82 : STD_LOGIC_VECTOR (7 downto 0) := "10000010";
    constant ap_const_lv8_83 : STD_LOGIC_VECTOR (7 downto 0) := "10000011";
    constant ap_const_lv8_84 : STD_LOGIC_VECTOR (7 downto 0) := "10000100";
    constant ap_const_lv8_85 : STD_LOGIC_VECTOR (7 downto 0) := "10000101";
    constant ap_const_lv8_86 : STD_LOGIC_VECTOR (7 downto 0) := "10000110";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_88 : STD_LOGIC_VECTOR (7 downto 0) := "10001000";
    constant ap_const_lv8_89 : STD_LOGIC_VECTOR (7 downto 0) := "10001001";
    constant ap_const_lv8_8A : STD_LOGIC_VECTOR (7 downto 0) := "10001010";
    constant ap_const_lv8_8B : STD_LOGIC_VECTOR (7 downto 0) := "10001011";
    constant ap_const_lv8_8C : STD_LOGIC_VECTOR (7 downto 0) := "10001100";
    constant ap_const_lv8_8D : STD_LOGIC_VECTOR (7 downto 0) := "10001101";
    constant ap_const_lv8_8E : STD_LOGIC_VECTOR (7 downto 0) := "10001110";
    constant ap_const_lv8_8F : STD_LOGIC_VECTOR (7 downto 0) := "10001111";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv8_91 : STD_LOGIC_VECTOR (7 downto 0) := "10010001";
    constant ap_const_lv8_92 : STD_LOGIC_VECTOR (7 downto 0) := "10010010";
    constant ap_const_lv8_93 : STD_LOGIC_VECTOR (7 downto 0) := "10010011";
    constant ap_const_lv8_94 : STD_LOGIC_VECTOR (7 downto 0) := "10010100";
    constant ap_const_lv8_95 : STD_LOGIC_VECTOR (7 downto 0) := "10010101";
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv8_97 : STD_LOGIC_VECTOR (7 downto 0) := "10010111";
    constant ap_const_lv8_98 : STD_LOGIC_VECTOR (7 downto 0) := "10011000";
    constant ap_const_lv8_99 : STD_LOGIC_VECTOR (7 downto 0) := "10011001";
    constant ap_const_lv8_9A : STD_LOGIC_VECTOR (7 downto 0) := "10011010";
    constant ap_const_lv8_9B : STD_LOGIC_VECTOR (7 downto 0) := "10011011";
    constant ap_const_lv8_9C : STD_LOGIC_VECTOR (7 downto 0) := "10011100";
    constant ap_const_lv8_9D : STD_LOGIC_VECTOR (7 downto 0) := "10011101";
    constant ap_const_lv8_9E : STD_LOGIC_VECTOR (7 downto 0) := "10011110";
    constant ap_const_lv8_9F : STD_LOGIC_VECTOR (7 downto 0) := "10011111";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_A1 : STD_LOGIC_VECTOR (7 downto 0) := "10100001";
    constant ap_const_lv8_A2 : STD_LOGIC_VECTOR (7 downto 0) := "10100010";
    constant ap_const_lv8_A3 : STD_LOGIC_VECTOR (7 downto 0) := "10100011";
    constant ap_const_lv8_A4 : STD_LOGIC_VECTOR (7 downto 0) := "10100100";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_A6 : STD_LOGIC_VECTOR (7 downto 0) := "10100110";
    constant ap_const_lv8_A7 : STD_LOGIC_VECTOR (7 downto 0) := "10100111";
    constant ap_const_lv8_A8 : STD_LOGIC_VECTOR (7 downto 0) := "10101000";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_AA : STD_LOGIC_VECTOR (7 downto 0) := "10101010";
    constant ap_const_lv8_AB : STD_LOGIC_VECTOR (7 downto 0) := "10101011";
    constant ap_const_lv8_AC : STD_LOGIC_VECTOR (7 downto 0) := "10101100";
    constant ap_const_lv8_AD : STD_LOGIC_VECTOR (7 downto 0) := "10101101";
    constant ap_const_lv8_AE : STD_LOGIC_VECTOR (7 downto 0) := "10101110";
    constant ap_const_lv8_AF : STD_LOGIC_VECTOR (7 downto 0) := "10101111";
    constant ap_const_lv8_B0 : STD_LOGIC_VECTOR (7 downto 0) := "10110000";
    constant ap_const_lv8_B1 : STD_LOGIC_VECTOR (7 downto 0) := "10110001";
    constant ap_const_lv8_B2 : STD_LOGIC_VECTOR (7 downto 0) := "10110010";
    constant ap_const_lv8_B3 : STD_LOGIC_VECTOR (7 downto 0) := "10110011";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv8_B5 : STD_LOGIC_VECTOR (7 downto 0) := "10110101";
    constant ap_const_lv8_B6 : STD_LOGIC_VECTOR (7 downto 0) := "10110110";
    constant ap_const_lv8_B7 : STD_LOGIC_VECTOR (7 downto 0) := "10110111";
    constant ap_const_lv8_B8 : STD_LOGIC_VECTOR (7 downto 0) := "10111000";
    constant ap_const_lv8_B9 : STD_LOGIC_VECTOR (7 downto 0) := "10111001";
    constant ap_const_lv8_BA : STD_LOGIC_VECTOR (7 downto 0) := "10111010";
    constant ap_const_lv8_BB : STD_LOGIC_VECTOR (7 downto 0) := "10111011";
    constant ap_const_lv8_BC : STD_LOGIC_VECTOR (7 downto 0) := "10111100";
    constant ap_const_lv8_BD : STD_LOGIC_VECTOR (7 downto 0) := "10111101";
    constant ap_const_lv8_BE : STD_LOGIC_VECTOR (7 downto 0) := "10111110";
    constant ap_const_lv8_BF : STD_LOGIC_VECTOR (7 downto 0) := "10111111";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_C1 : STD_LOGIC_VECTOR (7 downto 0) := "11000001";
    constant ap_const_lv8_C2 : STD_LOGIC_VECTOR (7 downto 0) := "11000010";
    constant ap_const_lv8_C3 : STD_LOGIC_VECTOR (7 downto 0) := "11000011";
    constant ap_const_lv8_C4 : STD_LOGIC_VECTOR (7 downto 0) := "11000100";
    constant ap_const_lv8_C5 : STD_LOGIC_VECTOR (7 downto 0) := "11000101";
    constant ap_const_lv8_C6 : STD_LOGIC_VECTOR (7 downto 0) := "11000110";
    constant ap_const_lv8_C7 : STD_LOGIC_VECTOR (7 downto 0) := "11000111";
    constant ap_const_lv8_C8 : STD_LOGIC_VECTOR (7 downto 0) := "11001000";
    constant ap_const_lv8_C9 : STD_LOGIC_VECTOR (7 downto 0) := "11001001";
    constant ap_const_lv8_CA : STD_LOGIC_VECTOR (7 downto 0) := "11001010";
    constant ap_const_lv8_CB : STD_LOGIC_VECTOR (7 downto 0) := "11001011";
    constant ap_const_lv8_CC : STD_LOGIC_VECTOR (7 downto 0) := "11001100";
    constant ap_const_lv8_CD : STD_LOGIC_VECTOR (7 downto 0) := "11001101";
    constant ap_const_lv8_CE : STD_LOGIC_VECTOR (7 downto 0) := "11001110";
    constant ap_const_lv8_CF : STD_LOGIC_VECTOR (7 downto 0) := "11001111";
    constant ap_const_lv8_D0 : STD_LOGIC_VECTOR (7 downto 0) := "11010000";
    constant ap_const_lv8_D1 : STD_LOGIC_VECTOR (7 downto 0) := "11010001";
    constant ap_const_lv8_D2 : STD_LOGIC_VECTOR (7 downto 0) := "11010010";
    constant ap_const_lv8_D3 : STD_LOGIC_VECTOR (7 downto 0) := "11010011";
    constant ap_const_lv8_D4 : STD_LOGIC_VECTOR (7 downto 0) := "11010100";
    constant ap_const_lv8_D5 : STD_LOGIC_VECTOR (7 downto 0) := "11010101";
    constant ap_const_lv8_D6 : STD_LOGIC_VECTOR (7 downto 0) := "11010110";
    constant ap_const_lv8_D7 : STD_LOGIC_VECTOR (7 downto 0) := "11010111";
    constant ap_const_lv8_D8 : STD_LOGIC_VECTOR (7 downto 0) := "11011000";
    constant ap_const_lv8_D9 : STD_LOGIC_VECTOR (7 downto 0) := "11011001";
    constant ap_const_lv8_DA : STD_LOGIC_VECTOR (7 downto 0) := "11011010";
    constant ap_const_lv8_DB : STD_LOGIC_VECTOR (7 downto 0) := "11011011";
    constant ap_const_lv8_DC : STD_LOGIC_VECTOR (7 downto 0) := "11011100";
    constant ap_const_lv8_DD : STD_LOGIC_VECTOR (7 downto 0) := "11011101";
    constant ap_const_lv8_DE : STD_LOGIC_VECTOR (7 downto 0) := "11011110";
    constant ap_const_lv8_DF : STD_LOGIC_VECTOR (7 downto 0) := "11011111";
    constant ap_const_lv8_E0 : STD_LOGIC_VECTOR (7 downto 0) := "11100000";
    constant ap_const_lv8_E1 : STD_LOGIC_VECTOR (7 downto 0) := "11100001";
    constant ap_const_lv8_E2 : STD_LOGIC_VECTOR (7 downto 0) := "11100010";
    constant ap_const_lv8_E3 : STD_LOGIC_VECTOR (7 downto 0) := "11100011";
    constant ap_const_lv8_E4 : STD_LOGIC_VECTOR (7 downto 0) := "11100100";
    constant ap_const_lv8_E5 : STD_LOGIC_VECTOR (7 downto 0) := "11100101";
    constant ap_const_lv8_E6 : STD_LOGIC_VECTOR (7 downto 0) := "11100110";
    constant ap_const_lv8_E7 : STD_LOGIC_VECTOR (7 downto 0) := "11100111";
    constant ap_const_lv8_E8 : STD_LOGIC_VECTOR (7 downto 0) := "11101000";
    constant ap_const_lv8_E9 : STD_LOGIC_VECTOR (7 downto 0) := "11101001";
    constant ap_const_lv8_EA : STD_LOGIC_VECTOR (7 downto 0) := "11101010";
    constant ap_const_lv8_EB : STD_LOGIC_VECTOR (7 downto 0) := "11101011";
    constant ap_const_lv8_EC : STD_LOGIC_VECTOR (7 downto 0) := "11101100";
    constant ap_const_lv8_ED : STD_LOGIC_VECTOR (7 downto 0) := "11101101";
    constant ap_const_lv8_EE : STD_LOGIC_VECTOR (7 downto 0) := "11101110";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_F1 : STD_LOGIC_VECTOR (7 downto 0) := "11110001";
    constant ap_const_lv8_F2 : STD_LOGIC_VECTOR (7 downto 0) := "11110010";
    constant ap_const_lv8_F3 : STD_LOGIC_VECTOR (7 downto 0) := "11110011";
    constant ap_const_lv8_F4 : STD_LOGIC_VECTOR (7 downto 0) := "11110100";
    constant ap_const_lv8_F5 : STD_LOGIC_VECTOR (7 downto 0) := "11110101";
    constant ap_const_lv8_F6 : STD_LOGIC_VECTOR (7 downto 0) := "11110110";
    constant ap_const_lv8_F7 : STD_LOGIC_VECTOR (7 downto 0) := "11110111";
    constant ap_const_lv8_F8 : STD_LOGIC_VECTOR (7 downto 0) := "11111000";
    constant ap_const_lv8_F9 : STD_LOGIC_VECTOR (7 downto 0) := "11111001";
    constant ap_const_lv8_FA : STD_LOGIC_VECTOR (7 downto 0) := "11111010";
    constant ap_const_lv8_FB : STD_LOGIC_VECTOR (7 downto 0) := "11111011";
    constant ap_const_lv8_FC : STD_LOGIC_VECTOR (7 downto 0) := "11111100";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv8_FE : STD_LOGIC_VECTOR (7 downto 0) := "11111110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out_vector_M_real_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_0_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_0_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_7_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_8_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_8_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_8_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_9_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_9_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_9_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_vector_M_real_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rxmat_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln73_fu_11932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln83_fu_12255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xmat_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln94_fu_12566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln103_fu_13896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal add_ln60_fu_11429_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln60_reg_19843 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln60_1_fu_11435_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln63_fu_11733_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln63_reg_19862 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln1027_1_fu_11739_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln1027_1_reg_19867 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_reg_19871 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln63_1_fu_11751_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_fu_11914_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_reg_19890 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln73_fu_11928_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_reg_19895 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln72_fu_11908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_11938_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_reg_19903 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal i_1_fu_12237_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_1_reg_19914 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zext_ln83_fu_12251_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln83_reg_19919 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln82_fu_12231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_12261_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_2_reg_19927 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state10 : BOOLEAN;
    signal i_2_fu_12560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_2_reg_19938 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal j_1_fu_12572_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state13 : BOOLEAN;
    signal i_4_fu_12584_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_4_reg_19954 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal trunc_ln106_fu_12590_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln106_reg_19959 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln102_fu_12578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln103_fu_12612_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln103_reg_19963 : STD_LOGIC_VECTOR (10 downto 0);
    signal j_3_fu_13902_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_3_reg_21251 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state15 : BOOLEAN;
    signal out_vector_M_real_0_8_reg_21256 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_kernel_mmult_fu_10781_ap_ready : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_ap_done : STD_LOGIC;
    signal out_vector_M_real_0_9_reg_21261 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_0_10_reg_21266 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_0_11_reg_21271 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_88_reg_21276 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_89_reg_21281 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_90_reg_21286 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_91_reg_21291 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_88_reg_21296 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_89_reg_21301 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_90_reg_21306 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_91_reg_21311 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_88_reg_21316 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_89_reg_21321 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_90_reg_21326 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_91_reg_21331 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_88_reg_21336 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_89_reg_21341 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_90_reg_21346 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_91_reg_21351 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_88_reg_21356 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_89_reg_21361 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_90_reg_21366 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_91_reg_21371 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_40_reg_21376 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_41_reg_21381 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_42_reg_21386 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_43_reg_21391 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_8_reg_21396 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_9_reg_21401 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_10_reg_21406 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_7_11_reg_21411 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_8_8_reg_21416 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_8_9_reg_21421 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_8_10_reg_21426 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_8_11_reg_21431 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_9_8_reg_21436 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_9_9_reg_21441 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_9_10_reg_21446 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_9_11_reg_21451 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_92_reg_21456 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_93_reg_21461 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_94_reg_21466 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_95_reg_21471 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_96_reg_21476 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_97_reg_21481 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_98_reg_21486 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_99_reg_21491 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_100_reg_21496 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_101_reg_21501 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_102_reg_21506 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_103_reg_21511 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_104_reg_21516 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_105_reg_21521 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_106_reg_21526 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_107_reg_21531 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_108_reg_21536 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_109_reg_21541 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_110_reg_21546 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_111_reg_21551 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_112_reg_21556 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_113_reg_21561 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_114_reg_21566 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_115_reg_21571 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_116_reg_21576 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_117_reg_21581 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_118_reg_21586 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_119_reg_21591 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_120_reg_21596 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_121_reg_21601 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_122_reg_21606 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_123_reg_21611 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_124_reg_21616 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_125_reg_21621 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_126_reg_21626 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_127_reg_21631 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_128_reg_21636 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_129_reg_21641 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_130_reg_21646 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_1_131_reg_21651 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_92_reg_21656 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_93_reg_21661 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_94_reg_21666 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_95_reg_21671 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_96_reg_21676 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_97_reg_21681 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_98_reg_21686 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_99_reg_21691 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_100_reg_21696 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_101_reg_21701 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_102_reg_21706 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_103_reg_21711 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_104_reg_21716 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_105_reg_21721 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_106_reg_21726 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_107_reg_21731 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_108_reg_21736 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_109_reg_21741 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_110_reg_21746 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_111_reg_21751 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_112_reg_21756 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_113_reg_21761 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_114_reg_21766 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_115_reg_21771 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_116_reg_21776 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_117_reg_21781 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_118_reg_21786 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_119_reg_21791 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_120_reg_21796 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_121_reg_21801 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_122_reg_21806 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_123_reg_21811 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_124_reg_21816 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_125_reg_21821 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_126_reg_21826 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_127_reg_21831 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_128_reg_21836 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_129_reg_21841 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_130_reg_21846 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_2_131_reg_21851 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_92_reg_21856 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_93_reg_21861 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_94_reg_21866 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_95_reg_21871 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_96_reg_21876 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_97_reg_21881 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_98_reg_21886 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_99_reg_21891 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_100_reg_21896 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_101_reg_21901 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_102_reg_21906 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_103_reg_21911 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_104_reg_21916 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_105_reg_21921 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_106_reg_21926 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_107_reg_21931 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_108_reg_21936 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_109_reg_21941 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_110_reg_21946 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_111_reg_21951 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_112_reg_21956 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_113_reg_21961 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_114_reg_21966 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_115_reg_21971 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_116_reg_21976 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_117_reg_21981 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_118_reg_21986 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_119_reg_21991 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_120_reg_21996 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_121_reg_22001 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_122_reg_22006 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_123_reg_22011 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_124_reg_22016 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_125_reg_22021 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_126_reg_22026 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_127_reg_22031 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_128_reg_22036 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_129_reg_22041 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_130_reg_22046 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_3_131_reg_22051 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_92_reg_22056 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_93_reg_22061 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_94_reg_22066 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_95_reg_22071 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_96_reg_22076 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_97_reg_22081 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_98_reg_22086 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_99_reg_22091 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_100_reg_22096 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_101_reg_22101 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_102_reg_22106 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_103_reg_22111 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_104_reg_22116 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_105_reg_22121 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_106_reg_22126 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_107_reg_22131 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_108_reg_22136 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_109_reg_22141 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_110_reg_22146 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_111_reg_22151 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_112_reg_22156 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_113_reg_22161 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_114_reg_22166 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_115_reg_22171 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_116_reg_22176 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_117_reg_22181 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_118_reg_22186 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_119_reg_22191 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_120_reg_22196 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_121_reg_22201 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_122_reg_22206 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_123_reg_22211 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_124_reg_22216 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_125_reg_22221 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_126_reg_22226 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_127_reg_22231 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_128_reg_22236 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_129_reg_22241 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_130_reg_22246 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_4_131_reg_22251 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_92_reg_22256 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_93_reg_22261 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_94_reg_22266 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_95_reg_22271 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_96_reg_22276 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_97_reg_22281 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_98_reg_22286 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_99_reg_22291 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_100_reg_22296 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_101_reg_22301 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_102_reg_22306 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_103_reg_22311 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_104_reg_22316 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_105_reg_22321 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_106_reg_22326 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_107_reg_22331 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_108_reg_22336 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_109_reg_22341 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_110_reg_22346 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_111_reg_22351 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_112_reg_22356 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_113_reg_22361 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_114_reg_22366 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_115_reg_22371 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_116_reg_22376 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_117_reg_22381 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_118_reg_22386 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_119_reg_22391 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_120_reg_22396 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_121_reg_22401 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_122_reg_22406 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_123_reg_22411 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_124_reg_22416 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_125_reg_22421 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_126_reg_22426 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_127_reg_22431 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_128_reg_22436 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_129_reg_22441 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_130_reg_22446 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_5_131_reg_22451 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_44_reg_22456 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_45_reg_22461 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_46_reg_22466 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_47_reg_22471 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_48_reg_22476 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_49_reg_22481 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_50_reg_22486 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_51_reg_22491 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_52_reg_22496 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_53_reg_22501 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_54_reg_22506 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_55_reg_22511 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_56_reg_22516 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_57_reg_22521 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_58_reg_22526 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_vector_M_real_6_59_reg_22531 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_16751_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_3_reg_22539 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln118_fu_16757_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln118_reg_22544 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln113_fu_16745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_33_fu_17195_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_33_reg_22765 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_34_fu_17202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_34_reg_22770 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_35_fu_17208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_35_reg_22775 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_36_fu_17214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_36_reg_22780 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_37_fu_17220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_37_reg_22785 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_last_V_fu_17226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_last_V_reg_22790 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_71_fu_17656_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_71_reg_22795 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal icmp_ln513_72_fu_17663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_72_reg_22800 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_73_fu_17668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_73_reg_22805 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_74_fu_17673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_74_reg_22810 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_75_fu_17678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_75_reg_22815 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_109_fu_18107_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_109_reg_22820 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln513_110_fu_18114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_110_reg_22825 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_111_fu_18119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_111_reg_22830 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_112_fu_18124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_112_reg_22835 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_113_fu_18129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_113_reg_22840 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_147_fu_18558_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_147_reg_22845 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln513_148_fu_18565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_148_reg_22850 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_149_fu_18570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_149_reg_22855 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_150_fu_18575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_150_reg_22860 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_151_fu_18580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_151_reg_22865 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_185_fu_19009_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_185_reg_22870 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln513_186_fu_19016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_186_reg_22875 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_187_fu_19021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_187_reg_22880 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_188_fu_19026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_188_reg_22885 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_189_fu_19031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_189_reg_22890 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_223_fu_19460_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_223_reg_22895 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal rxmat_M_real_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_0_ce0 : STD_LOGIC;
    signal rxmat_M_real_0_we0 : STD_LOGIC;
    signal rxmat_M_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_0_ce1 : STD_LOGIC;
    signal rxmat_M_real_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_1_ce0 : STD_LOGIC;
    signal rxmat_M_real_1_we0 : STD_LOGIC;
    signal rxmat_M_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_1_ce1 : STD_LOGIC;
    signal rxmat_M_real_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_2_ce0 : STD_LOGIC;
    signal rxmat_M_real_2_we0 : STD_LOGIC;
    signal rxmat_M_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_2_ce1 : STD_LOGIC;
    signal rxmat_M_real_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_3_ce0 : STD_LOGIC;
    signal rxmat_M_real_3_we0 : STD_LOGIC;
    signal rxmat_M_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_3_ce1 : STD_LOGIC;
    signal rxmat_M_real_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_4_ce0 : STD_LOGIC;
    signal rxmat_M_real_4_we0 : STD_LOGIC;
    signal rxmat_M_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_4_ce1 : STD_LOGIC;
    signal rxmat_M_real_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_5_ce0 : STD_LOGIC;
    signal rxmat_M_real_5_we0 : STD_LOGIC;
    signal rxmat_M_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_5_ce1 : STD_LOGIC;
    signal rxmat_M_real_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_6_ce0 : STD_LOGIC;
    signal rxmat_M_real_6_we0 : STD_LOGIC;
    signal rxmat_M_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_6_ce1 : STD_LOGIC;
    signal rxmat_M_real_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_7_ce0 : STD_LOGIC;
    signal rxmat_M_real_7_we0 : STD_LOGIC;
    signal rxmat_M_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_7_ce1 : STD_LOGIC;
    signal rxmat_M_real_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_8_ce0 : STD_LOGIC;
    signal rxmat_M_real_8_we0 : STD_LOGIC;
    signal rxmat_M_real_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_8_ce1 : STD_LOGIC;
    signal rxmat_M_real_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_9_ce0 : STD_LOGIC;
    signal rxmat_M_real_9_we0 : STD_LOGIC;
    signal rxmat_M_real_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_9_ce1 : STD_LOGIC;
    signal rxmat_M_real_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_10_ce0 : STD_LOGIC;
    signal rxmat_M_real_10_we0 : STD_LOGIC;
    signal rxmat_M_real_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_10_ce1 : STD_LOGIC;
    signal rxmat_M_real_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_11_ce0 : STD_LOGIC;
    signal rxmat_M_real_11_we0 : STD_LOGIC;
    signal rxmat_M_real_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_11_ce1 : STD_LOGIC;
    signal rxmat_M_real_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_12_ce0 : STD_LOGIC;
    signal rxmat_M_real_12_we0 : STD_LOGIC;
    signal rxmat_M_real_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_12_ce1 : STD_LOGIC;
    signal rxmat_M_real_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_13_ce0 : STD_LOGIC;
    signal rxmat_M_real_13_we0 : STD_LOGIC;
    signal rxmat_M_real_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_13_ce1 : STD_LOGIC;
    signal rxmat_M_real_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_14_ce0 : STD_LOGIC;
    signal rxmat_M_real_14_we0 : STD_LOGIC;
    signal rxmat_M_real_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_14_ce1 : STD_LOGIC;
    signal rxmat_M_real_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_15_ce0 : STD_LOGIC;
    signal rxmat_M_real_15_we0 : STD_LOGIC;
    signal rxmat_M_real_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_15_ce1 : STD_LOGIC;
    signal rxmat_M_real_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_16_ce0 : STD_LOGIC;
    signal rxmat_M_real_16_we0 : STD_LOGIC;
    signal rxmat_M_real_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_16_ce1 : STD_LOGIC;
    signal rxmat_M_real_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_17_ce0 : STD_LOGIC;
    signal rxmat_M_real_17_we0 : STD_LOGIC;
    signal rxmat_M_real_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_17_ce1 : STD_LOGIC;
    signal rxmat_M_real_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_18_ce0 : STD_LOGIC;
    signal rxmat_M_real_18_we0 : STD_LOGIC;
    signal rxmat_M_real_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_18_ce1 : STD_LOGIC;
    signal rxmat_M_real_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_19_ce0 : STD_LOGIC;
    signal rxmat_M_real_19_we0 : STD_LOGIC;
    signal rxmat_M_real_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_19_ce1 : STD_LOGIC;
    signal rxmat_M_real_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_20_ce0 : STD_LOGIC;
    signal rxmat_M_real_20_we0 : STD_LOGIC;
    signal rxmat_M_real_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_20_ce1 : STD_LOGIC;
    signal rxmat_M_real_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_21_ce0 : STD_LOGIC;
    signal rxmat_M_real_21_we0 : STD_LOGIC;
    signal rxmat_M_real_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_21_ce1 : STD_LOGIC;
    signal rxmat_M_real_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_22_ce0 : STD_LOGIC;
    signal rxmat_M_real_22_we0 : STD_LOGIC;
    signal rxmat_M_real_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_22_ce1 : STD_LOGIC;
    signal rxmat_M_real_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_23_ce0 : STD_LOGIC;
    signal rxmat_M_real_23_we0 : STD_LOGIC;
    signal rxmat_M_real_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_23_ce1 : STD_LOGIC;
    signal rxmat_M_real_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_24_ce0 : STD_LOGIC;
    signal rxmat_M_real_24_we0 : STD_LOGIC;
    signal rxmat_M_real_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_24_ce1 : STD_LOGIC;
    signal rxmat_M_real_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_25_ce0 : STD_LOGIC;
    signal rxmat_M_real_25_we0 : STD_LOGIC;
    signal rxmat_M_real_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_25_ce1 : STD_LOGIC;
    signal rxmat_M_real_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_26_ce0 : STD_LOGIC;
    signal rxmat_M_real_26_we0 : STD_LOGIC;
    signal rxmat_M_real_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_26_ce1 : STD_LOGIC;
    signal rxmat_M_real_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_27_ce0 : STD_LOGIC;
    signal rxmat_M_real_27_we0 : STD_LOGIC;
    signal rxmat_M_real_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_27_ce1 : STD_LOGIC;
    signal rxmat_M_real_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_28_ce0 : STD_LOGIC;
    signal rxmat_M_real_28_we0 : STD_LOGIC;
    signal rxmat_M_real_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_28_ce1 : STD_LOGIC;
    signal rxmat_M_real_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_29_ce0 : STD_LOGIC;
    signal rxmat_M_real_29_we0 : STD_LOGIC;
    signal rxmat_M_real_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_29_ce1 : STD_LOGIC;
    signal rxmat_M_real_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_30_ce0 : STD_LOGIC;
    signal rxmat_M_real_30_we0 : STD_LOGIC;
    signal rxmat_M_real_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_30_ce1 : STD_LOGIC;
    signal rxmat_M_real_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_31_ce0 : STD_LOGIC;
    signal rxmat_M_real_31_we0 : STD_LOGIC;
    signal rxmat_M_real_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_31_ce1 : STD_LOGIC;
    signal rxmat_M_real_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_32_ce0 : STD_LOGIC;
    signal rxmat_M_real_32_we0 : STD_LOGIC;
    signal rxmat_M_real_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_32_ce1 : STD_LOGIC;
    signal rxmat_M_real_32_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_33_ce0 : STD_LOGIC;
    signal rxmat_M_real_33_we0 : STD_LOGIC;
    signal rxmat_M_real_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_33_ce1 : STD_LOGIC;
    signal rxmat_M_real_33_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_34_ce0 : STD_LOGIC;
    signal rxmat_M_real_34_we0 : STD_LOGIC;
    signal rxmat_M_real_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_34_ce1 : STD_LOGIC;
    signal rxmat_M_real_34_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_35_ce0 : STD_LOGIC;
    signal rxmat_M_real_35_we0 : STD_LOGIC;
    signal rxmat_M_real_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_35_ce1 : STD_LOGIC;
    signal rxmat_M_real_35_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_36_ce0 : STD_LOGIC;
    signal rxmat_M_real_36_we0 : STD_LOGIC;
    signal rxmat_M_real_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_36_ce1 : STD_LOGIC;
    signal rxmat_M_real_36_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_37_ce0 : STD_LOGIC;
    signal rxmat_M_real_37_we0 : STD_LOGIC;
    signal rxmat_M_real_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_37_ce1 : STD_LOGIC;
    signal rxmat_M_real_37_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_38_ce0 : STD_LOGIC;
    signal rxmat_M_real_38_we0 : STD_LOGIC;
    signal rxmat_M_real_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_38_ce1 : STD_LOGIC;
    signal rxmat_M_real_38_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_39_ce0 : STD_LOGIC;
    signal rxmat_M_real_39_we0 : STD_LOGIC;
    signal rxmat_M_real_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_39_ce1 : STD_LOGIC;
    signal rxmat_M_real_39_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_40_ce0 : STD_LOGIC;
    signal rxmat_M_real_40_we0 : STD_LOGIC;
    signal rxmat_M_real_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_40_ce1 : STD_LOGIC;
    signal rxmat_M_real_40_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_41_ce0 : STD_LOGIC;
    signal rxmat_M_real_41_we0 : STD_LOGIC;
    signal rxmat_M_real_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_41_ce1 : STD_LOGIC;
    signal rxmat_M_real_41_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_42_ce0 : STD_LOGIC;
    signal rxmat_M_real_42_we0 : STD_LOGIC;
    signal rxmat_M_real_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_42_ce1 : STD_LOGIC;
    signal rxmat_M_real_42_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_43_ce0 : STD_LOGIC;
    signal rxmat_M_real_43_we0 : STD_LOGIC;
    signal rxmat_M_real_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_43_ce1 : STD_LOGIC;
    signal rxmat_M_real_43_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_44_ce0 : STD_LOGIC;
    signal rxmat_M_real_44_we0 : STD_LOGIC;
    signal rxmat_M_real_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_44_ce1 : STD_LOGIC;
    signal rxmat_M_real_44_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_45_ce0 : STD_LOGIC;
    signal rxmat_M_real_45_we0 : STD_LOGIC;
    signal rxmat_M_real_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_45_ce1 : STD_LOGIC;
    signal rxmat_M_real_45_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_46_ce0 : STD_LOGIC;
    signal rxmat_M_real_46_we0 : STD_LOGIC;
    signal rxmat_M_real_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_46_ce1 : STD_LOGIC;
    signal rxmat_M_real_46_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_47_ce0 : STD_LOGIC;
    signal rxmat_M_real_47_we0 : STD_LOGIC;
    signal rxmat_M_real_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_47_ce1 : STD_LOGIC;
    signal rxmat_M_real_47_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_48_ce0 : STD_LOGIC;
    signal rxmat_M_real_48_we0 : STD_LOGIC;
    signal rxmat_M_real_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_48_ce1 : STD_LOGIC;
    signal rxmat_M_real_48_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_49_ce0 : STD_LOGIC;
    signal rxmat_M_real_49_we0 : STD_LOGIC;
    signal rxmat_M_real_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_49_ce1 : STD_LOGIC;
    signal rxmat_M_real_49_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_50_ce0 : STD_LOGIC;
    signal rxmat_M_real_50_we0 : STD_LOGIC;
    signal rxmat_M_real_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_50_ce1 : STD_LOGIC;
    signal rxmat_M_real_50_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_51_ce0 : STD_LOGIC;
    signal rxmat_M_real_51_we0 : STD_LOGIC;
    signal rxmat_M_real_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_51_ce1 : STD_LOGIC;
    signal rxmat_M_real_51_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_52_ce0 : STD_LOGIC;
    signal rxmat_M_real_52_we0 : STD_LOGIC;
    signal rxmat_M_real_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_52_ce1 : STD_LOGIC;
    signal rxmat_M_real_52_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_53_ce0 : STD_LOGIC;
    signal rxmat_M_real_53_we0 : STD_LOGIC;
    signal rxmat_M_real_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_53_ce1 : STD_LOGIC;
    signal rxmat_M_real_53_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_54_ce0 : STD_LOGIC;
    signal rxmat_M_real_54_we0 : STD_LOGIC;
    signal rxmat_M_real_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_54_ce1 : STD_LOGIC;
    signal rxmat_M_real_54_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_55_ce0 : STD_LOGIC;
    signal rxmat_M_real_55_we0 : STD_LOGIC;
    signal rxmat_M_real_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_55_ce1 : STD_LOGIC;
    signal rxmat_M_real_55_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_56_ce0 : STD_LOGIC;
    signal rxmat_M_real_56_we0 : STD_LOGIC;
    signal rxmat_M_real_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_56_ce1 : STD_LOGIC;
    signal rxmat_M_real_56_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_57_ce0 : STD_LOGIC;
    signal rxmat_M_real_57_we0 : STD_LOGIC;
    signal rxmat_M_real_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_57_ce1 : STD_LOGIC;
    signal rxmat_M_real_57_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_58_ce0 : STD_LOGIC;
    signal rxmat_M_real_58_we0 : STD_LOGIC;
    signal rxmat_M_real_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_58_ce1 : STD_LOGIC;
    signal rxmat_M_real_58_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_59_ce0 : STD_LOGIC;
    signal rxmat_M_real_59_we0 : STD_LOGIC;
    signal rxmat_M_real_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_59_ce1 : STD_LOGIC;
    signal rxmat_M_real_59_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_60_ce0 : STD_LOGIC;
    signal rxmat_M_real_60_we0 : STD_LOGIC;
    signal rxmat_M_real_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_60_ce1 : STD_LOGIC;
    signal rxmat_M_real_60_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_61_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_61_ce0 : STD_LOGIC;
    signal rxmat_M_real_61_we0 : STD_LOGIC;
    signal rxmat_M_real_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_61_ce1 : STD_LOGIC;
    signal rxmat_M_real_61_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_62_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_62_ce0 : STD_LOGIC;
    signal rxmat_M_real_62_we0 : STD_LOGIC;
    signal rxmat_M_real_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_62_ce1 : STD_LOGIC;
    signal rxmat_M_real_62_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_63_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_63_ce0 : STD_LOGIC;
    signal rxmat_M_real_63_we0 : STD_LOGIC;
    signal rxmat_M_real_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_63_ce1 : STD_LOGIC;
    signal rxmat_M_real_63_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_64_ce0 : STD_LOGIC;
    signal rxmat_M_real_64_we0 : STD_LOGIC;
    signal rxmat_M_real_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_64_ce1 : STD_LOGIC;
    signal rxmat_M_real_64_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_65_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_65_ce0 : STD_LOGIC;
    signal rxmat_M_real_65_we0 : STD_LOGIC;
    signal rxmat_M_real_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_65_ce1 : STD_LOGIC;
    signal rxmat_M_real_65_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_66_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_66_ce0 : STD_LOGIC;
    signal rxmat_M_real_66_we0 : STD_LOGIC;
    signal rxmat_M_real_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_66_ce1 : STD_LOGIC;
    signal rxmat_M_real_66_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_67_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_67_ce0 : STD_LOGIC;
    signal rxmat_M_real_67_we0 : STD_LOGIC;
    signal rxmat_M_real_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_67_ce1 : STD_LOGIC;
    signal rxmat_M_real_67_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_68_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_68_ce0 : STD_LOGIC;
    signal rxmat_M_real_68_we0 : STD_LOGIC;
    signal rxmat_M_real_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_68_ce1 : STD_LOGIC;
    signal rxmat_M_real_68_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_69_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_69_ce0 : STD_LOGIC;
    signal rxmat_M_real_69_we0 : STD_LOGIC;
    signal rxmat_M_real_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_69_ce1 : STD_LOGIC;
    signal rxmat_M_real_69_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_70_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_70_ce0 : STD_LOGIC;
    signal rxmat_M_real_70_we0 : STD_LOGIC;
    signal rxmat_M_real_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_70_ce1 : STD_LOGIC;
    signal rxmat_M_real_70_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_71_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_71_ce0 : STD_LOGIC;
    signal rxmat_M_real_71_we0 : STD_LOGIC;
    signal rxmat_M_real_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_71_ce1 : STD_LOGIC;
    signal rxmat_M_real_71_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_72_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_72_ce0 : STD_LOGIC;
    signal rxmat_M_real_72_we0 : STD_LOGIC;
    signal rxmat_M_real_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_72_ce1 : STD_LOGIC;
    signal rxmat_M_real_72_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_73_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_73_ce0 : STD_LOGIC;
    signal rxmat_M_real_73_we0 : STD_LOGIC;
    signal rxmat_M_real_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_73_ce1 : STD_LOGIC;
    signal rxmat_M_real_73_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_74_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_74_ce0 : STD_LOGIC;
    signal rxmat_M_real_74_we0 : STD_LOGIC;
    signal rxmat_M_real_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_74_ce1 : STD_LOGIC;
    signal rxmat_M_real_74_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_75_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_75_ce0 : STD_LOGIC;
    signal rxmat_M_real_75_we0 : STD_LOGIC;
    signal rxmat_M_real_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_75_ce1 : STD_LOGIC;
    signal rxmat_M_real_75_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_76_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_76_ce0 : STD_LOGIC;
    signal rxmat_M_real_76_we0 : STD_LOGIC;
    signal rxmat_M_real_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_76_ce1 : STD_LOGIC;
    signal rxmat_M_real_76_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_77_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_77_ce0 : STD_LOGIC;
    signal rxmat_M_real_77_we0 : STD_LOGIC;
    signal rxmat_M_real_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_77_ce1 : STD_LOGIC;
    signal rxmat_M_real_77_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_78_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_78_ce0 : STD_LOGIC;
    signal rxmat_M_real_78_we0 : STD_LOGIC;
    signal rxmat_M_real_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_78_ce1 : STD_LOGIC;
    signal rxmat_M_real_78_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_79_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_79_ce0 : STD_LOGIC;
    signal rxmat_M_real_79_we0 : STD_LOGIC;
    signal rxmat_M_real_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_79_ce1 : STD_LOGIC;
    signal rxmat_M_real_79_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_80_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_80_ce0 : STD_LOGIC;
    signal rxmat_M_real_80_we0 : STD_LOGIC;
    signal rxmat_M_real_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_80_ce1 : STD_LOGIC;
    signal rxmat_M_real_80_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_81_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_81_ce0 : STD_LOGIC;
    signal rxmat_M_real_81_we0 : STD_LOGIC;
    signal rxmat_M_real_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_81_ce1 : STD_LOGIC;
    signal rxmat_M_real_81_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_82_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_82_ce0 : STD_LOGIC;
    signal rxmat_M_real_82_we0 : STD_LOGIC;
    signal rxmat_M_real_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_82_ce1 : STD_LOGIC;
    signal rxmat_M_real_82_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_83_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_83_ce0 : STD_LOGIC;
    signal rxmat_M_real_83_we0 : STD_LOGIC;
    signal rxmat_M_real_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_83_ce1 : STD_LOGIC;
    signal rxmat_M_real_83_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_84_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_84_ce0 : STD_LOGIC;
    signal rxmat_M_real_84_we0 : STD_LOGIC;
    signal rxmat_M_real_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_84_ce1 : STD_LOGIC;
    signal rxmat_M_real_84_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_85_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_85_ce0 : STD_LOGIC;
    signal rxmat_M_real_85_we0 : STD_LOGIC;
    signal rxmat_M_real_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_85_ce1 : STD_LOGIC;
    signal rxmat_M_real_85_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_86_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_86_ce0 : STD_LOGIC;
    signal rxmat_M_real_86_we0 : STD_LOGIC;
    signal rxmat_M_real_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_86_ce1 : STD_LOGIC;
    signal rxmat_M_real_86_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_87_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_87_ce0 : STD_LOGIC;
    signal rxmat_M_real_87_we0 : STD_LOGIC;
    signal rxmat_M_real_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_87_ce1 : STD_LOGIC;
    signal rxmat_M_real_87_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_88_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_88_ce0 : STD_LOGIC;
    signal rxmat_M_real_88_we0 : STD_LOGIC;
    signal rxmat_M_real_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_88_ce1 : STD_LOGIC;
    signal rxmat_M_real_88_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_89_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_89_ce0 : STD_LOGIC;
    signal rxmat_M_real_89_we0 : STD_LOGIC;
    signal rxmat_M_real_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_89_ce1 : STD_LOGIC;
    signal rxmat_M_real_89_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_90_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_90_ce0 : STD_LOGIC;
    signal rxmat_M_real_90_we0 : STD_LOGIC;
    signal rxmat_M_real_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_90_ce1 : STD_LOGIC;
    signal rxmat_M_real_90_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_91_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_91_ce0 : STD_LOGIC;
    signal rxmat_M_real_91_we0 : STD_LOGIC;
    signal rxmat_M_real_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_91_ce1 : STD_LOGIC;
    signal rxmat_M_real_91_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_92_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_92_ce0 : STD_LOGIC;
    signal rxmat_M_real_92_we0 : STD_LOGIC;
    signal rxmat_M_real_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_92_ce1 : STD_LOGIC;
    signal rxmat_M_real_92_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_93_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_93_ce0 : STD_LOGIC;
    signal rxmat_M_real_93_we0 : STD_LOGIC;
    signal rxmat_M_real_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_93_ce1 : STD_LOGIC;
    signal rxmat_M_real_93_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_94_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_94_ce0 : STD_LOGIC;
    signal rxmat_M_real_94_we0 : STD_LOGIC;
    signal rxmat_M_real_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_94_ce1 : STD_LOGIC;
    signal rxmat_M_real_94_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_95_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_95_ce0 : STD_LOGIC;
    signal rxmat_M_real_95_we0 : STD_LOGIC;
    signal rxmat_M_real_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_95_ce1 : STD_LOGIC;
    signal rxmat_M_real_95_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_96_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_96_ce0 : STD_LOGIC;
    signal rxmat_M_real_96_we0 : STD_LOGIC;
    signal rxmat_M_real_96_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_96_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_96_ce1 : STD_LOGIC;
    signal rxmat_M_real_96_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_97_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_97_ce0 : STD_LOGIC;
    signal rxmat_M_real_97_we0 : STD_LOGIC;
    signal rxmat_M_real_97_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_97_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_97_ce1 : STD_LOGIC;
    signal rxmat_M_real_97_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_98_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_98_ce0 : STD_LOGIC;
    signal rxmat_M_real_98_we0 : STD_LOGIC;
    signal rxmat_M_real_98_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_98_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_98_ce1 : STD_LOGIC;
    signal rxmat_M_real_98_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_99_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_99_ce0 : STD_LOGIC;
    signal rxmat_M_real_99_we0 : STD_LOGIC;
    signal rxmat_M_real_99_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_99_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_99_ce1 : STD_LOGIC;
    signal rxmat_M_real_99_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_100_ce0 : STD_LOGIC;
    signal rxmat_M_real_100_we0 : STD_LOGIC;
    signal rxmat_M_real_100_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_100_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_100_ce1 : STD_LOGIC;
    signal rxmat_M_real_100_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_101_ce0 : STD_LOGIC;
    signal rxmat_M_real_101_we0 : STD_LOGIC;
    signal rxmat_M_real_101_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_101_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_101_ce1 : STD_LOGIC;
    signal rxmat_M_real_101_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_102_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_102_ce0 : STD_LOGIC;
    signal rxmat_M_real_102_we0 : STD_LOGIC;
    signal rxmat_M_real_102_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_102_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_102_ce1 : STD_LOGIC;
    signal rxmat_M_real_102_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_103_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_103_ce0 : STD_LOGIC;
    signal rxmat_M_real_103_we0 : STD_LOGIC;
    signal rxmat_M_real_103_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_103_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_103_ce1 : STD_LOGIC;
    signal rxmat_M_real_103_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_104_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_104_ce0 : STD_LOGIC;
    signal rxmat_M_real_104_we0 : STD_LOGIC;
    signal rxmat_M_real_104_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_104_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_104_ce1 : STD_LOGIC;
    signal rxmat_M_real_104_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_105_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_105_ce0 : STD_LOGIC;
    signal rxmat_M_real_105_we0 : STD_LOGIC;
    signal rxmat_M_real_105_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_105_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_105_ce1 : STD_LOGIC;
    signal rxmat_M_real_105_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_106_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_106_ce0 : STD_LOGIC;
    signal rxmat_M_real_106_we0 : STD_LOGIC;
    signal rxmat_M_real_106_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_106_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_106_ce1 : STD_LOGIC;
    signal rxmat_M_real_106_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_107_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_107_ce0 : STD_LOGIC;
    signal rxmat_M_real_107_we0 : STD_LOGIC;
    signal rxmat_M_real_107_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_107_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_107_ce1 : STD_LOGIC;
    signal rxmat_M_real_107_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_108_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_108_ce0 : STD_LOGIC;
    signal rxmat_M_real_108_we0 : STD_LOGIC;
    signal rxmat_M_real_108_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_108_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_108_ce1 : STD_LOGIC;
    signal rxmat_M_real_108_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_109_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_109_ce0 : STD_LOGIC;
    signal rxmat_M_real_109_we0 : STD_LOGIC;
    signal rxmat_M_real_109_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_109_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_109_ce1 : STD_LOGIC;
    signal rxmat_M_real_109_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_110_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_110_ce0 : STD_LOGIC;
    signal rxmat_M_real_110_we0 : STD_LOGIC;
    signal rxmat_M_real_110_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_110_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_110_ce1 : STD_LOGIC;
    signal rxmat_M_real_110_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_111_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_111_ce0 : STD_LOGIC;
    signal rxmat_M_real_111_we0 : STD_LOGIC;
    signal rxmat_M_real_111_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_111_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_111_ce1 : STD_LOGIC;
    signal rxmat_M_real_111_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_112_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_112_ce0 : STD_LOGIC;
    signal rxmat_M_real_112_we0 : STD_LOGIC;
    signal rxmat_M_real_112_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_112_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_112_ce1 : STD_LOGIC;
    signal rxmat_M_real_112_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_113_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_113_ce0 : STD_LOGIC;
    signal rxmat_M_real_113_we0 : STD_LOGIC;
    signal rxmat_M_real_113_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_113_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_113_ce1 : STD_LOGIC;
    signal rxmat_M_real_113_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_114_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_114_ce0 : STD_LOGIC;
    signal rxmat_M_real_114_we0 : STD_LOGIC;
    signal rxmat_M_real_114_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_114_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_114_ce1 : STD_LOGIC;
    signal rxmat_M_real_114_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_115_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_115_ce0 : STD_LOGIC;
    signal rxmat_M_real_115_we0 : STD_LOGIC;
    signal rxmat_M_real_115_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_115_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_115_ce1 : STD_LOGIC;
    signal rxmat_M_real_115_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_116_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_116_ce0 : STD_LOGIC;
    signal rxmat_M_real_116_we0 : STD_LOGIC;
    signal rxmat_M_real_116_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_116_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_116_ce1 : STD_LOGIC;
    signal rxmat_M_real_116_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_117_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_117_ce0 : STD_LOGIC;
    signal rxmat_M_real_117_we0 : STD_LOGIC;
    signal rxmat_M_real_117_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_117_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_117_ce1 : STD_LOGIC;
    signal rxmat_M_real_117_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_118_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_118_ce0 : STD_LOGIC;
    signal rxmat_M_real_118_we0 : STD_LOGIC;
    signal rxmat_M_real_118_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_118_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_118_ce1 : STD_LOGIC;
    signal rxmat_M_real_118_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_119_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_119_ce0 : STD_LOGIC;
    signal rxmat_M_real_119_we0 : STD_LOGIC;
    signal rxmat_M_real_119_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_119_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_119_ce1 : STD_LOGIC;
    signal rxmat_M_real_119_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_120_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_120_ce0 : STD_LOGIC;
    signal rxmat_M_real_120_we0 : STD_LOGIC;
    signal rxmat_M_real_120_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_120_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_120_ce1 : STD_LOGIC;
    signal rxmat_M_real_120_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_121_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_121_ce0 : STD_LOGIC;
    signal rxmat_M_real_121_we0 : STD_LOGIC;
    signal rxmat_M_real_121_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_121_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_121_ce1 : STD_LOGIC;
    signal rxmat_M_real_121_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_122_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_122_ce0 : STD_LOGIC;
    signal rxmat_M_real_122_we0 : STD_LOGIC;
    signal rxmat_M_real_122_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_122_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_122_ce1 : STD_LOGIC;
    signal rxmat_M_real_122_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_123_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_123_ce0 : STD_LOGIC;
    signal rxmat_M_real_123_we0 : STD_LOGIC;
    signal rxmat_M_real_123_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_123_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_123_ce1 : STD_LOGIC;
    signal rxmat_M_real_123_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_124_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_124_ce0 : STD_LOGIC;
    signal rxmat_M_real_124_we0 : STD_LOGIC;
    signal rxmat_M_real_124_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_124_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_124_ce1 : STD_LOGIC;
    signal rxmat_M_real_124_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_125_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_125_ce0 : STD_LOGIC;
    signal rxmat_M_real_125_we0 : STD_LOGIC;
    signal rxmat_M_real_125_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_125_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_125_ce1 : STD_LOGIC;
    signal rxmat_M_real_125_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_126_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_126_ce0 : STD_LOGIC;
    signal rxmat_M_real_126_we0 : STD_LOGIC;
    signal rxmat_M_real_126_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_126_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_126_ce1 : STD_LOGIC;
    signal rxmat_M_real_126_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_127_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_real_127_ce0 : STD_LOGIC;
    signal rxmat_M_real_127_we0 : STD_LOGIC;
    signal rxmat_M_real_127_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_127_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_real_127_ce1 : STD_LOGIC;
    signal rxmat_M_real_127_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_0_ce0 : STD_LOGIC;
    signal rxmat_M_imag_0_we0 : STD_LOGIC;
    signal rxmat_M_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_0_ce1 : STD_LOGIC;
    signal rxmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_1_ce0 : STD_LOGIC;
    signal rxmat_M_imag_1_we0 : STD_LOGIC;
    signal rxmat_M_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_1_ce1 : STD_LOGIC;
    signal rxmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_2_ce0 : STD_LOGIC;
    signal rxmat_M_imag_2_we0 : STD_LOGIC;
    signal rxmat_M_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_2_ce1 : STD_LOGIC;
    signal rxmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_3_ce0 : STD_LOGIC;
    signal rxmat_M_imag_3_we0 : STD_LOGIC;
    signal rxmat_M_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_3_ce1 : STD_LOGIC;
    signal rxmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_4_ce0 : STD_LOGIC;
    signal rxmat_M_imag_4_we0 : STD_LOGIC;
    signal rxmat_M_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_4_ce1 : STD_LOGIC;
    signal rxmat_M_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_5_ce0 : STD_LOGIC;
    signal rxmat_M_imag_5_we0 : STD_LOGIC;
    signal rxmat_M_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_5_ce1 : STD_LOGIC;
    signal rxmat_M_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_6_ce0 : STD_LOGIC;
    signal rxmat_M_imag_6_we0 : STD_LOGIC;
    signal rxmat_M_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_6_ce1 : STD_LOGIC;
    signal rxmat_M_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_7_ce0 : STD_LOGIC;
    signal rxmat_M_imag_7_we0 : STD_LOGIC;
    signal rxmat_M_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_7_ce1 : STD_LOGIC;
    signal rxmat_M_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_8_ce0 : STD_LOGIC;
    signal rxmat_M_imag_8_we0 : STD_LOGIC;
    signal rxmat_M_imag_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_8_ce1 : STD_LOGIC;
    signal rxmat_M_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_9_ce0 : STD_LOGIC;
    signal rxmat_M_imag_9_we0 : STD_LOGIC;
    signal rxmat_M_imag_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_9_ce1 : STD_LOGIC;
    signal rxmat_M_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_10_ce0 : STD_LOGIC;
    signal rxmat_M_imag_10_we0 : STD_LOGIC;
    signal rxmat_M_imag_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_10_ce1 : STD_LOGIC;
    signal rxmat_M_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_11_ce0 : STD_LOGIC;
    signal rxmat_M_imag_11_we0 : STD_LOGIC;
    signal rxmat_M_imag_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_11_ce1 : STD_LOGIC;
    signal rxmat_M_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_12_ce0 : STD_LOGIC;
    signal rxmat_M_imag_12_we0 : STD_LOGIC;
    signal rxmat_M_imag_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_12_ce1 : STD_LOGIC;
    signal rxmat_M_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_13_ce0 : STD_LOGIC;
    signal rxmat_M_imag_13_we0 : STD_LOGIC;
    signal rxmat_M_imag_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_13_ce1 : STD_LOGIC;
    signal rxmat_M_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_14_ce0 : STD_LOGIC;
    signal rxmat_M_imag_14_we0 : STD_LOGIC;
    signal rxmat_M_imag_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_14_ce1 : STD_LOGIC;
    signal rxmat_M_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_15_ce0 : STD_LOGIC;
    signal rxmat_M_imag_15_we0 : STD_LOGIC;
    signal rxmat_M_imag_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_15_ce1 : STD_LOGIC;
    signal rxmat_M_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_16_ce0 : STD_LOGIC;
    signal rxmat_M_imag_16_we0 : STD_LOGIC;
    signal rxmat_M_imag_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_16_ce1 : STD_LOGIC;
    signal rxmat_M_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_17_ce0 : STD_LOGIC;
    signal rxmat_M_imag_17_we0 : STD_LOGIC;
    signal rxmat_M_imag_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_17_ce1 : STD_LOGIC;
    signal rxmat_M_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_18_ce0 : STD_LOGIC;
    signal rxmat_M_imag_18_we0 : STD_LOGIC;
    signal rxmat_M_imag_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_18_ce1 : STD_LOGIC;
    signal rxmat_M_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_19_ce0 : STD_LOGIC;
    signal rxmat_M_imag_19_we0 : STD_LOGIC;
    signal rxmat_M_imag_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_19_ce1 : STD_LOGIC;
    signal rxmat_M_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_20_ce0 : STD_LOGIC;
    signal rxmat_M_imag_20_we0 : STD_LOGIC;
    signal rxmat_M_imag_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_20_ce1 : STD_LOGIC;
    signal rxmat_M_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_21_ce0 : STD_LOGIC;
    signal rxmat_M_imag_21_we0 : STD_LOGIC;
    signal rxmat_M_imag_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_21_ce1 : STD_LOGIC;
    signal rxmat_M_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_22_ce0 : STD_LOGIC;
    signal rxmat_M_imag_22_we0 : STD_LOGIC;
    signal rxmat_M_imag_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_22_ce1 : STD_LOGIC;
    signal rxmat_M_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_23_ce0 : STD_LOGIC;
    signal rxmat_M_imag_23_we0 : STD_LOGIC;
    signal rxmat_M_imag_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_23_ce1 : STD_LOGIC;
    signal rxmat_M_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_24_ce0 : STD_LOGIC;
    signal rxmat_M_imag_24_we0 : STD_LOGIC;
    signal rxmat_M_imag_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_24_ce1 : STD_LOGIC;
    signal rxmat_M_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_25_ce0 : STD_LOGIC;
    signal rxmat_M_imag_25_we0 : STD_LOGIC;
    signal rxmat_M_imag_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_25_ce1 : STD_LOGIC;
    signal rxmat_M_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_26_ce0 : STD_LOGIC;
    signal rxmat_M_imag_26_we0 : STD_LOGIC;
    signal rxmat_M_imag_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_26_ce1 : STD_LOGIC;
    signal rxmat_M_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_27_ce0 : STD_LOGIC;
    signal rxmat_M_imag_27_we0 : STD_LOGIC;
    signal rxmat_M_imag_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_27_ce1 : STD_LOGIC;
    signal rxmat_M_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_28_ce0 : STD_LOGIC;
    signal rxmat_M_imag_28_we0 : STD_LOGIC;
    signal rxmat_M_imag_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_28_ce1 : STD_LOGIC;
    signal rxmat_M_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_29_ce0 : STD_LOGIC;
    signal rxmat_M_imag_29_we0 : STD_LOGIC;
    signal rxmat_M_imag_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_29_ce1 : STD_LOGIC;
    signal rxmat_M_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_30_ce0 : STD_LOGIC;
    signal rxmat_M_imag_30_we0 : STD_LOGIC;
    signal rxmat_M_imag_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_30_ce1 : STD_LOGIC;
    signal rxmat_M_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_31_ce0 : STD_LOGIC;
    signal rxmat_M_imag_31_we0 : STD_LOGIC;
    signal rxmat_M_imag_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_31_ce1 : STD_LOGIC;
    signal rxmat_M_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_32_ce0 : STD_LOGIC;
    signal rxmat_M_imag_32_we0 : STD_LOGIC;
    signal rxmat_M_imag_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_32_ce1 : STD_LOGIC;
    signal rxmat_M_imag_32_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_33_ce0 : STD_LOGIC;
    signal rxmat_M_imag_33_we0 : STD_LOGIC;
    signal rxmat_M_imag_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_33_ce1 : STD_LOGIC;
    signal rxmat_M_imag_33_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_34_ce0 : STD_LOGIC;
    signal rxmat_M_imag_34_we0 : STD_LOGIC;
    signal rxmat_M_imag_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_34_ce1 : STD_LOGIC;
    signal rxmat_M_imag_34_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_35_ce0 : STD_LOGIC;
    signal rxmat_M_imag_35_we0 : STD_LOGIC;
    signal rxmat_M_imag_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_35_ce1 : STD_LOGIC;
    signal rxmat_M_imag_35_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_36_ce0 : STD_LOGIC;
    signal rxmat_M_imag_36_we0 : STD_LOGIC;
    signal rxmat_M_imag_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_36_ce1 : STD_LOGIC;
    signal rxmat_M_imag_36_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_37_ce0 : STD_LOGIC;
    signal rxmat_M_imag_37_we0 : STD_LOGIC;
    signal rxmat_M_imag_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_37_ce1 : STD_LOGIC;
    signal rxmat_M_imag_37_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_38_ce0 : STD_LOGIC;
    signal rxmat_M_imag_38_we0 : STD_LOGIC;
    signal rxmat_M_imag_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_38_ce1 : STD_LOGIC;
    signal rxmat_M_imag_38_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_39_ce0 : STD_LOGIC;
    signal rxmat_M_imag_39_we0 : STD_LOGIC;
    signal rxmat_M_imag_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_39_ce1 : STD_LOGIC;
    signal rxmat_M_imag_39_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_40_ce0 : STD_LOGIC;
    signal rxmat_M_imag_40_we0 : STD_LOGIC;
    signal rxmat_M_imag_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_40_ce1 : STD_LOGIC;
    signal rxmat_M_imag_40_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_41_ce0 : STD_LOGIC;
    signal rxmat_M_imag_41_we0 : STD_LOGIC;
    signal rxmat_M_imag_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_41_ce1 : STD_LOGIC;
    signal rxmat_M_imag_41_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_42_ce0 : STD_LOGIC;
    signal rxmat_M_imag_42_we0 : STD_LOGIC;
    signal rxmat_M_imag_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_42_ce1 : STD_LOGIC;
    signal rxmat_M_imag_42_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_43_ce0 : STD_LOGIC;
    signal rxmat_M_imag_43_we0 : STD_LOGIC;
    signal rxmat_M_imag_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_43_ce1 : STD_LOGIC;
    signal rxmat_M_imag_43_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_44_ce0 : STD_LOGIC;
    signal rxmat_M_imag_44_we0 : STD_LOGIC;
    signal rxmat_M_imag_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_44_ce1 : STD_LOGIC;
    signal rxmat_M_imag_44_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_45_ce0 : STD_LOGIC;
    signal rxmat_M_imag_45_we0 : STD_LOGIC;
    signal rxmat_M_imag_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_45_ce1 : STD_LOGIC;
    signal rxmat_M_imag_45_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_46_ce0 : STD_LOGIC;
    signal rxmat_M_imag_46_we0 : STD_LOGIC;
    signal rxmat_M_imag_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_46_ce1 : STD_LOGIC;
    signal rxmat_M_imag_46_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_47_ce0 : STD_LOGIC;
    signal rxmat_M_imag_47_we0 : STD_LOGIC;
    signal rxmat_M_imag_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_47_ce1 : STD_LOGIC;
    signal rxmat_M_imag_47_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_48_ce0 : STD_LOGIC;
    signal rxmat_M_imag_48_we0 : STD_LOGIC;
    signal rxmat_M_imag_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_48_ce1 : STD_LOGIC;
    signal rxmat_M_imag_48_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_49_ce0 : STD_LOGIC;
    signal rxmat_M_imag_49_we0 : STD_LOGIC;
    signal rxmat_M_imag_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_49_ce1 : STD_LOGIC;
    signal rxmat_M_imag_49_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_50_ce0 : STD_LOGIC;
    signal rxmat_M_imag_50_we0 : STD_LOGIC;
    signal rxmat_M_imag_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_50_ce1 : STD_LOGIC;
    signal rxmat_M_imag_50_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_51_ce0 : STD_LOGIC;
    signal rxmat_M_imag_51_we0 : STD_LOGIC;
    signal rxmat_M_imag_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_51_ce1 : STD_LOGIC;
    signal rxmat_M_imag_51_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_52_ce0 : STD_LOGIC;
    signal rxmat_M_imag_52_we0 : STD_LOGIC;
    signal rxmat_M_imag_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_52_ce1 : STD_LOGIC;
    signal rxmat_M_imag_52_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_53_ce0 : STD_LOGIC;
    signal rxmat_M_imag_53_we0 : STD_LOGIC;
    signal rxmat_M_imag_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_53_ce1 : STD_LOGIC;
    signal rxmat_M_imag_53_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_54_ce0 : STD_LOGIC;
    signal rxmat_M_imag_54_we0 : STD_LOGIC;
    signal rxmat_M_imag_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_54_ce1 : STD_LOGIC;
    signal rxmat_M_imag_54_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_55_ce0 : STD_LOGIC;
    signal rxmat_M_imag_55_we0 : STD_LOGIC;
    signal rxmat_M_imag_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_55_ce1 : STD_LOGIC;
    signal rxmat_M_imag_55_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_56_ce0 : STD_LOGIC;
    signal rxmat_M_imag_56_we0 : STD_LOGIC;
    signal rxmat_M_imag_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_56_ce1 : STD_LOGIC;
    signal rxmat_M_imag_56_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_57_ce0 : STD_LOGIC;
    signal rxmat_M_imag_57_we0 : STD_LOGIC;
    signal rxmat_M_imag_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_57_ce1 : STD_LOGIC;
    signal rxmat_M_imag_57_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_58_ce0 : STD_LOGIC;
    signal rxmat_M_imag_58_we0 : STD_LOGIC;
    signal rxmat_M_imag_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_58_ce1 : STD_LOGIC;
    signal rxmat_M_imag_58_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_59_ce0 : STD_LOGIC;
    signal rxmat_M_imag_59_we0 : STD_LOGIC;
    signal rxmat_M_imag_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_59_ce1 : STD_LOGIC;
    signal rxmat_M_imag_59_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_60_ce0 : STD_LOGIC;
    signal rxmat_M_imag_60_we0 : STD_LOGIC;
    signal rxmat_M_imag_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_60_ce1 : STD_LOGIC;
    signal rxmat_M_imag_60_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_61_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_61_ce0 : STD_LOGIC;
    signal rxmat_M_imag_61_we0 : STD_LOGIC;
    signal rxmat_M_imag_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_61_ce1 : STD_LOGIC;
    signal rxmat_M_imag_61_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_62_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_62_ce0 : STD_LOGIC;
    signal rxmat_M_imag_62_we0 : STD_LOGIC;
    signal rxmat_M_imag_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_62_ce1 : STD_LOGIC;
    signal rxmat_M_imag_62_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_63_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_63_ce0 : STD_LOGIC;
    signal rxmat_M_imag_63_we0 : STD_LOGIC;
    signal rxmat_M_imag_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_63_ce1 : STD_LOGIC;
    signal rxmat_M_imag_63_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_64_ce0 : STD_LOGIC;
    signal rxmat_M_imag_64_we0 : STD_LOGIC;
    signal rxmat_M_imag_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_64_ce1 : STD_LOGIC;
    signal rxmat_M_imag_64_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_65_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_65_ce0 : STD_LOGIC;
    signal rxmat_M_imag_65_we0 : STD_LOGIC;
    signal rxmat_M_imag_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_65_ce1 : STD_LOGIC;
    signal rxmat_M_imag_65_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_66_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_66_ce0 : STD_LOGIC;
    signal rxmat_M_imag_66_we0 : STD_LOGIC;
    signal rxmat_M_imag_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_66_ce1 : STD_LOGIC;
    signal rxmat_M_imag_66_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_67_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_67_ce0 : STD_LOGIC;
    signal rxmat_M_imag_67_we0 : STD_LOGIC;
    signal rxmat_M_imag_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_67_ce1 : STD_LOGIC;
    signal rxmat_M_imag_67_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_68_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_68_ce0 : STD_LOGIC;
    signal rxmat_M_imag_68_we0 : STD_LOGIC;
    signal rxmat_M_imag_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_68_ce1 : STD_LOGIC;
    signal rxmat_M_imag_68_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_69_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_69_ce0 : STD_LOGIC;
    signal rxmat_M_imag_69_we0 : STD_LOGIC;
    signal rxmat_M_imag_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_69_ce1 : STD_LOGIC;
    signal rxmat_M_imag_69_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_70_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_70_ce0 : STD_LOGIC;
    signal rxmat_M_imag_70_we0 : STD_LOGIC;
    signal rxmat_M_imag_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_70_ce1 : STD_LOGIC;
    signal rxmat_M_imag_70_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_71_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_71_ce0 : STD_LOGIC;
    signal rxmat_M_imag_71_we0 : STD_LOGIC;
    signal rxmat_M_imag_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_71_ce1 : STD_LOGIC;
    signal rxmat_M_imag_71_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_72_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_72_ce0 : STD_LOGIC;
    signal rxmat_M_imag_72_we0 : STD_LOGIC;
    signal rxmat_M_imag_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_72_ce1 : STD_LOGIC;
    signal rxmat_M_imag_72_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_73_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_73_ce0 : STD_LOGIC;
    signal rxmat_M_imag_73_we0 : STD_LOGIC;
    signal rxmat_M_imag_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_73_ce1 : STD_LOGIC;
    signal rxmat_M_imag_73_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_74_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_74_ce0 : STD_LOGIC;
    signal rxmat_M_imag_74_we0 : STD_LOGIC;
    signal rxmat_M_imag_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_74_ce1 : STD_LOGIC;
    signal rxmat_M_imag_74_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_75_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_75_ce0 : STD_LOGIC;
    signal rxmat_M_imag_75_we0 : STD_LOGIC;
    signal rxmat_M_imag_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_75_ce1 : STD_LOGIC;
    signal rxmat_M_imag_75_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_76_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_76_ce0 : STD_LOGIC;
    signal rxmat_M_imag_76_we0 : STD_LOGIC;
    signal rxmat_M_imag_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_76_ce1 : STD_LOGIC;
    signal rxmat_M_imag_76_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_77_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_77_ce0 : STD_LOGIC;
    signal rxmat_M_imag_77_we0 : STD_LOGIC;
    signal rxmat_M_imag_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_77_ce1 : STD_LOGIC;
    signal rxmat_M_imag_77_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_78_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_78_ce0 : STD_LOGIC;
    signal rxmat_M_imag_78_we0 : STD_LOGIC;
    signal rxmat_M_imag_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_78_ce1 : STD_LOGIC;
    signal rxmat_M_imag_78_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_79_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_79_ce0 : STD_LOGIC;
    signal rxmat_M_imag_79_we0 : STD_LOGIC;
    signal rxmat_M_imag_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_79_ce1 : STD_LOGIC;
    signal rxmat_M_imag_79_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_80_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_80_ce0 : STD_LOGIC;
    signal rxmat_M_imag_80_we0 : STD_LOGIC;
    signal rxmat_M_imag_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_80_ce1 : STD_LOGIC;
    signal rxmat_M_imag_80_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_81_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_81_ce0 : STD_LOGIC;
    signal rxmat_M_imag_81_we0 : STD_LOGIC;
    signal rxmat_M_imag_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_81_ce1 : STD_LOGIC;
    signal rxmat_M_imag_81_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_82_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_82_ce0 : STD_LOGIC;
    signal rxmat_M_imag_82_we0 : STD_LOGIC;
    signal rxmat_M_imag_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_82_ce1 : STD_LOGIC;
    signal rxmat_M_imag_82_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_83_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_83_ce0 : STD_LOGIC;
    signal rxmat_M_imag_83_we0 : STD_LOGIC;
    signal rxmat_M_imag_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_83_ce1 : STD_LOGIC;
    signal rxmat_M_imag_83_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_84_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_84_ce0 : STD_LOGIC;
    signal rxmat_M_imag_84_we0 : STD_LOGIC;
    signal rxmat_M_imag_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_84_ce1 : STD_LOGIC;
    signal rxmat_M_imag_84_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_85_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_85_ce0 : STD_LOGIC;
    signal rxmat_M_imag_85_we0 : STD_LOGIC;
    signal rxmat_M_imag_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_85_ce1 : STD_LOGIC;
    signal rxmat_M_imag_85_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_86_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_86_ce0 : STD_LOGIC;
    signal rxmat_M_imag_86_we0 : STD_LOGIC;
    signal rxmat_M_imag_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_86_ce1 : STD_LOGIC;
    signal rxmat_M_imag_86_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_87_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_87_ce0 : STD_LOGIC;
    signal rxmat_M_imag_87_we0 : STD_LOGIC;
    signal rxmat_M_imag_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_87_ce1 : STD_LOGIC;
    signal rxmat_M_imag_87_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_88_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_88_ce0 : STD_LOGIC;
    signal rxmat_M_imag_88_we0 : STD_LOGIC;
    signal rxmat_M_imag_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_88_ce1 : STD_LOGIC;
    signal rxmat_M_imag_88_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_89_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_89_ce0 : STD_LOGIC;
    signal rxmat_M_imag_89_we0 : STD_LOGIC;
    signal rxmat_M_imag_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_89_ce1 : STD_LOGIC;
    signal rxmat_M_imag_89_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_90_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_90_ce0 : STD_LOGIC;
    signal rxmat_M_imag_90_we0 : STD_LOGIC;
    signal rxmat_M_imag_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_90_ce1 : STD_LOGIC;
    signal rxmat_M_imag_90_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_91_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_91_ce0 : STD_LOGIC;
    signal rxmat_M_imag_91_we0 : STD_LOGIC;
    signal rxmat_M_imag_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_91_ce1 : STD_LOGIC;
    signal rxmat_M_imag_91_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_92_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_92_ce0 : STD_LOGIC;
    signal rxmat_M_imag_92_we0 : STD_LOGIC;
    signal rxmat_M_imag_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_92_ce1 : STD_LOGIC;
    signal rxmat_M_imag_92_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_93_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_93_ce0 : STD_LOGIC;
    signal rxmat_M_imag_93_we0 : STD_LOGIC;
    signal rxmat_M_imag_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_93_ce1 : STD_LOGIC;
    signal rxmat_M_imag_93_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_94_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_94_ce0 : STD_LOGIC;
    signal rxmat_M_imag_94_we0 : STD_LOGIC;
    signal rxmat_M_imag_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_94_ce1 : STD_LOGIC;
    signal rxmat_M_imag_94_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_95_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_95_ce0 : STD_LOGIC;
    signal rxmat_M_imag_95_we0 : STD_LOGIC;
    signal rxmat_M_imag_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_95_ce1 : STD_LOGIC;
    signal rxmat_M_imag_95_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_96_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_96_ce0 : STD_LOGIC;
    signal rxmat_M_imag_96_we0 : STD_LOGIC;
    signal rxmat_M_imag_96_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_96_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_96_ce1 : STD_LOGIC;
    signal rxmat_M_imag_96_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_97_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_97_ce0 : STD_LOGIC;
    signal rxmat_M_imag_97_we0 : STD_LOGIC;
    signal rxmat_M_imag_97_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_97_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_97_ce1 : STD_LOGIC;
    signal rxmat_M_imag_97_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_98_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_98_ce0 : STD_LOGIC;
    signal rxmat_M_imag_98_we0 : STD_LOGIC;
    signal rxmat_M_imag_98_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_98_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_98_ce1 : STD_LOGIC;
    signal rxmat_M_imag_98_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_99_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_99_ce0 : STD_LOGIC;
    signal rxmat_M_imag_99_we0 : STD_LOGIC;
    signal rxmat_M_imag_99_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_99_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_99_ce1 : STD_LOGIC;
    signal rxmat_M_imag_99_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_100_ce0 : STD_LOGIC;
    signal rxmat_M_imag_100_we0 : STD_LOGIC;
    signal rxmat_M_imag_100_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_100_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_100_ce1 : STD_LOGIC;
    signal rxmat_M_imag_100_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_101_ce0 : STD_LOGIC;
    signal rxmat_M_imag_101_we0 : STD_LOGIC;
    signal rxmat_M_imag_101_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_101_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_101_ce1 : STD_LOGIC;
    signal rxmat_M_imag_101_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_102_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_102_ce0 : STD_LOGIC;
    signal rxmat_M_imag_102_we0 : STD_LOGIC;
    signal rxmat_M_imag_102_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_102_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_102_ce1 : STD_LOGIC;
    signal rxmat_M_imag_102_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_103_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_103_ce0 : STD_LOGIC;
    signal rxmat_M_imag_103_we0 : STD_LOGIC;
    signal rxmat_M_imag_103_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_103_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_103_ce1 : STD_LOGIC;
    signal rxmat_M_imag_103_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_104_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_104_ce0 : STD_LOGIC;
    signal rxmat_M_imag_104_we0 : STD_LOGIC;
    signal rxmat_M_imag_104_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_104_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_104_ce1 : STD_LOGIC;
    signal rxmat_M_imag_104_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_105_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_105_ce0 : STD_LOGIC;
    signal rxmat_M_imag_105_we0 : STD_LOGIC;
    signal rxmat_M_imag_105_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_105_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_105_ce1 : STD_LOGIC;
    signal rxmat_M_imag_105_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_106_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_106_ce0 : STD_LOGIC;
    signal rxmat_M_imag_106_we0 : STD_LOGIC;
    signal rxmat_M_imag_106_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_106_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_106_ce1 : STD_LOGIC;
    signal rxmat_M_imag_106_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_107_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_107_ce0 : STD_LOGIC;
    signal rxmat_M_imag_107_we0 : STD_LOGIC;
    signal rxmat_M_imag_107_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_107_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_107_ce1 : STD_LOGIC;
    signal rxmat_M_imag_107_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_108_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_108_ce0 : STD_LOGIC;
    signal rxmat_M_imag_108_we0 : STD_LOGIC;
    signal rxmat_M_imag_108_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_108_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_108_ce1 : STD_LOGIC;
    signal rxmat_M_imag_108_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_109_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_109_ce0 : STD_LOGIC;
    signal rxmat_M_imag_109_we0 : STD_LOGIC;
    signal rxmat_M_imag_109_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_109_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_109_ce1 : STD_LOGIC;
    signal rxmat_M_imag_109_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_110_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_110_ce0 : STD_LOGIC;
    signal rxmat_M_imag_110_we0 : STD_LOGIC;
    signal rxmat_M_imag_110_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_110_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_110_ce1 : STD_LOGIC;
    signal rxmat_M_imag_110_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_111_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_111_ce0 : STD_LOGIC;
    signal rxmat_M_imag_111_we0 : STD_LOGIC;
    signal rxmat_M_imag_111_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_111_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_111_ce1 : STD_LOGIC;
    signal rxmat_M_imag_111_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_112_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_112_ce0 : STD_LOGIC;
    signal rxmat_M_imag_112_we0 : STD_LOGIC;
    signal rxmat_M_imag_112_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_112_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_112_ce1 : STD_LOGIC;
    signal rxmat_M_imag_112_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_113_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_113_ce0 : STD_LOGIC;
    signal rxmat_M_imag_113_we0 : STD_LOGIC;
    signal rxmat_M_imag_113_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_113_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_113_ce1 : STD_LOGIC;
    signal rxmat_M_imag_113_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_114_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_114_ce0 : STD_LOGIC;
    signal rxmat_M_imag_114_we0 : STD_LOGIC;
    signal rxmat_M_imag_114_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_114_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_114_ce1 : STD_LOGIC;
    signal rxmat_M_imag_114_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_115_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_115_ce0 : STD_LOGIC;
    signal rxmat_M_imag_115_we0 : STD_LOGIC;
    signal rxmat_M_imag_115_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_115_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_115_ce1 : STD_LOGIC;
    signal rxmat_M_imag_115_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_116_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_116_ce0 : STD_LOGIC;
    signal rxmat_M_imag_116_we0 : STD_LOGIC;
    signal rxmat_M_imag_116_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_116_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_116_ce1 : STD_LOGIC;
    signal rxmat_M_imag_116_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_117_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_117_ce0 : STD_LOGIC;
    signal rxmat_M_imag_117_we0 : STD_LOGIC;
    signal rxmat_M_imag_117_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_117_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_117_ce1 : STD_LOGIC;
    signal rxmat_M_imag_117_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_118_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_118_ce0 : STD_LOGIC;
    signal rxmat_M_imag_118_we0 : STD_LOGIC;
    signal rxmat_M_imag_118_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_118_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_118_ce1 : STD_LOGIC;
    signal rxmat_M_imag_118_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_119_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_119_ce0 : STD_LOGIC;
    signal rxmat_M_imag_119_we0 : STD_LOGIC;
    signal rxmat_M_imag_119_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_119_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_119_ce1 : STD_LOGIC;
    signal rxmat_M_imag_119_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_120_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_120_ce0 : STD_LOGIC;
    signal rxmat_M_imag_120_we0 : STD_LOGIC;
    signal rxmat_M_imag_120_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_120_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_120_ce1 : STD_LOGIC;
    signal rxmat_M_imag_120_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_121_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_121_ce0 : STD_LOGIC;
    signal rxmat_M_imag_121_we0 : STD_LOGIC;
    signal rxmat_M_imag_121_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_121_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_121_ce1 : STD_LOGIC;
    signal rxmat_M_imag_121_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_122_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_122_ce0 : STD_LOGIC;
    signal rxmat_M_imag_122_we0 : STD_LOGIC;
    signal rxmat_M_imag_122_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_122_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_122_ce1 : STD_LOGIC;
    signal rxmat_M_imag_122_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_123_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_123_ce0 : STD_LOGIC;
    signal rxmat_M_imag_123_we0 : STD_LOGIC;
    signal rxmat_M_imag_123_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_123_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_123_ce1 : STD_LOGIC;
    signal rxmat_M_imag_123_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_124_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_124_ce0 : STD_LOGIC;
    signal rxmat_M_imag_124_we0 : STD_LOGIC;
    signal rxmat_M_imag_124_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_124_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_124_ce1 : STD_LOGIC;
    signal rxmat_M_imag_124_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_125_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_125_ce0 : STD_LOGIC;
    signal rxmat_M_imag_125_we0 : STD_LOGIC;
    signal rxmat_M_imag_125_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_125_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_125_ce1 : STD_LOGIC;
    signal rxmat_M_imag_125_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_126_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_126_ce0 : STD_LOGIC;
    signal rxmat_M_imag_126_we0 : STD_LOGIC;
    signal rxmat_M_imag_126_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_126_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_126_ce1 : STD_LOGIC;
    signal rxmat_M_imag_126_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_127_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rxmat_M_imag_127_ce0 : STD_LOGIC;
    signal rxmat_M_imag_127_we0 : STD_LOGIC;
    signal rxmat_M_imag_127_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_127_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxmat_M_imag_127_ce1 : STD_LOGIC;
    signal rxmat_M_imag_127_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_0_ce0 : STD_LOGIC;
    signal xmat_M_imag_0_we0 : STD_LOGIC;
    signal xmat_M_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_0_ce1 : STD_LOGIC;
    signal xmat_M_imag_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_1_ce0 : STD_LOGIC;
    signal xmat_M_imag_1_we0 : STD_LOGIC;
    signal xmat_M_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_1_ce1 : STD_LOGIC;
    signal xmat_M_imag_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_2_ce0 : STD_LOGIC;
    signal xmat_M_imag_2_we0 : STD_LOGIC;
    signal xmat_M_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_2_ce1 : STD_LOGIC;
    signal xmat_M_imag_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_3_ce0 : STD_LOGIC;
    signal xmat_M_imag_3_we0 : STD_LOGIC;
    signal xmat_M_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_3_ce1 : STD_LOGIC;
    signal xmat_M_imag_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_4_ce0 : STD_LOGIC;
    signal xmat_M_imag_4_we0 : STD_LOGIC;
    signal xmat_M_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_4_ce1 : STD_LOGIC;
    signal xmat_M_imag_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_5_ce0 : STD_LOGIC;
    signal xmat_M_imag_5_we0 : STD_LOGIC;
    signal xmat_M_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_5_ce1 : STD_LOGIC;
    signal xmat_M_imag_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_6_ce0 : STD_LOGIC;
    signal xmat_M_imag_6_we0 : STD_LOGIC;
    signal xmat_M_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_6_ce1 : STD_LOGIC;
    signal xmat_M_imag_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_7_ce0 : STD_LOGIC;
    signal xmat_M_imag_7_we0 : STD_LOGIC;
    signal xmat_M_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_7_ce1 : STD_LOGIC;
    signal xmat_M_imag_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_8_ce0 : STD_LOGIC;
    signal xmat_M_imag_8_we0 : STD_LOGIC;
    signal xmat_M_imag_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_8_ce1 : STD_LOGIC;
    signal xmat_M_imag_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_9_ce0 : STD_LOGIC;
    signal xmat_M_imag_9_we0 : STD_LOGIC;
    signal xmat_M_imag_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_9_ce1 : STD_LOGIC;
    signal xmat_M_imag_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_10_ce0 : STD_LOGIC;
    signal xmat_M_imag_10_we0 : STD_LOGIC;
    signal xmat_M_imag_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_10_ce1 : STD_LOGIC;
    signal xmat_M_imag_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_11_ce0 : STD_LOGIC;
    signal xmat_M_imag_11_we0 : STD_LOGIC;
    signal xmat_M_imag_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_11_ce1 : STD_LOGIC;
    signal xmat_M_imag_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_12_ce0 : STD_LOGIC;
    signal xmat_M_imag_12_we0 : STD_LOGIC;
    signal xmat_M_imag_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_12_ce1 : STD_LOGIC;
    signal xmat_M_imag_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_13_ce0 : STD_LOGIC;
    signal xmat_M_imag_13_we0 : STD_LOGIC;
    signal xmat_M_imag_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_13_ce1 : STD_LOGIC;
    signal xmat_M_imag_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_14_ce0 : STD_LOGIC;
    signal xmat_M_imag_14_we0 : STD_LOGIC;
    signal xmat_M_imag_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_14_ce1 : STD_LOGIC;
    signal xmat_M_imag_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_15_ce0 : STD_LOGIC;
    signal xmat_M_imag_15_we0 : STD_LOGIC;
    signal xmat_M_imag_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_15_ce1 : STD_LOGIC;
    signal xmat_M_imag_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_16_ce0 : STD_LOGIC;
    signal xmat_M_imag_16_we0 : STD_LOGIC;
    signal xmat_M_imag_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_16_ce1 : STD_LOGIC;
    signal xmat_M_imag_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_17_ce0 : STD_LOGIC;
    signal xmat_M_imag_17_we0 : STD_LOGIC;
    signal xmat_M_imag_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_17_ce1 : STD_LOGIC;
    signal xmat_M_imag_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_18_ce0 : STD_LOGIC;
    signal xmat_M_imag_18_we0 : STD_LOGIC;
    signal xmat_M_imag_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_18_ce1 : STD_LOGIC;
    signal xmat_M_imag_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_19_ce0 : STD_LOGIC;
    signal xmat_M_imag_19_we0 : STD_LOGIC;
    signal xmat_M_imag_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_19_ce1 : STD_LOGIC;
    signal xmat_M_imag_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_20_ce0 : STD_LOGIC;
    signal xmat_M_imag_20_we0 : STD_LOGIC;
    signal xmat_M_imag_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_20_ce1 : STD_LOGIC;
    signal xmat_M_imag_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_21_ce0 : STD_LOGIC;
    signal xmat_M_imag_21_we0 : STD_LOGIC;
    signal xmat_M_imag_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_21_ce1 : STD_LOGIC;
    signal xmat_M_imag_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_22_ce0 : STD_LOGIC;
    signal xmat_M_imag_22_we0 : STD_LOGIC;
    signal xmat_M_imag_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_22_ce1 : STD_LOGIC;
    signal xmat_M_imag_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_23_ce0 : STD_LOGIC;
    signal xmat_M_imag_23_we0 : STD_LOGIC;
    signal xmat_M_imag_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_23_ce1 : STD_LOGIC;
    signal xmat_M_imag_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_24_ce0 : STD_LOGIC;
    signal xmat_M_imag_24_we0 : STD_LOGIC;
    signal xmat_M_imag_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_24_ce1 : STD_LOGIC;
    signal xmat_M_imag_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_25_ce0 : STD_LOGIC;
    signal xmat_M_imag_25_we0 : STD_LOGIC;
    signal xmat_M_imag_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_25_ce1 : STD_LOGIC;
    signal xmat_M_imag_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_26_ce0 : STD_LOGIC;
    signal xmat_M_imag_26_we0 : STD_LOGIC;
    signal xmat_M_imag_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_26_ce1 : STD_LOGIC;
    signal xmat_M_imag_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_27_ce0 : STD_LOGIC;
    signal xmat_M_imag_27_we0 : STD_LOGIC;
    signal xmat_M_imag_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_27_ce1 : STD_LOGIC;
    signal xmat_M_imag_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_28_ce0 : STD_LOGIC;
    signal xmat_M_imag_28_we0 : STD_LOGIC;
    signal xmat_M_imag_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_28_ce1 : STD_LOGIC;
    signal xmat_M_imag_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_29_ce0 : STD_LOGIC;
    signal xmat_M_imag_29_we0 : STD_LOGIC;
    signal xmat_M_imag_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_29_ce1 : STD_LOGIC;
    signal xmat_M_imag_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_30_ce0 : STD_LOGIC;
    signal xmat_M_imag_30_we0 : STD_LOGIC;
    signal xmat_M_imag_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_30_ce1 : STD_LOGIC;
    signal xmat_M_imag_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_31_ce0 : STD_LOGIC;
    signal xmat_M_imag_31_we0 : STD_LOGIC;
    signal xmat_M_imag_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_31_ce1 : STD_LOGIC;
    signal xmat_M_imag_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_32_ce0 : STD_LOGIC;
    signal xmat_M_imag_32_we0 : STD_LOGIC;
    signal xmat_M_imag_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_32_ce1 : STD_LOGIC;
    signal xmat_M_imag_32_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_33_ce0 : STD_LOGIC;
    signal xmat_M_imag_33_we0 : STD_LOGIC;
    signal xmat_M_imag_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_33_ce1 : STD_LOGIC;
    signal xmat_M_imag_33_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_34_ce0 : STD_LOGIC;
    signal xmat_M_imag_34_we0 : STD_LOGIC;
    signal xmat_M_imag_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_34_ce1 : STD_LOGIC;
    signal xmat_M_imag_34_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_35_ce0 : STD_LOGIC;
    signal xmat_M_imag_35_we0 : STD_LOGIC;
    signal xmat_M_imag_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_35_ce1 : STD_LOGIC;
    signal xmat_M_imag_35_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_36_ce0 : STD_LOGIC;
    signal xmat_M_imag_36_we0 : STD_LOGIC;
    signal xmat_M_imag_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_36_ce1 : STD_LOGIC;
    signal xmat_M_imag_36_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_37_ce0 : STD_LOGIC;
    signal xmat_M_imag_37_we0 : STD_LOGIC;
    signal xmat_M_imag_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_37_ce1 : STD_LOGIC;
    signal xmat_M_imag_37_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_38_ce0 : STD_LOGIC;
    signal xmat_M_imag_38_we0 : STD_LOGIC;
    signal xmat_M_imag_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_38_ce1 : STD_LOGIC;
    signal xmat_M_imag_38_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_39_ce0 : STD_LOGIC;
    signal xmat_M_imag_39_we0 : STD_LOGIC;
    signal xmat_M_imag_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_39_ce1 : STD_LOGIC;
    signal xmat_M_imag_39_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_40_ce0 : STD_LOGIC;
    signal xmat_M_imag_40_we0 : STD_LOGIC;
    signal xmat_M_imag_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_40_ce1 : STD_LOGIC;
    signal xmat_M_imag_40_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_41_ce0 : STD_LOGIC;
    signal xmat_M_imag_41_we0 : STD_LOGIC;
    signal xmat_M_imag_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_41_ce1 : STD_LOGIC;
    signal xmat_M_imag_41_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_42_ce0 : STD_LOGIC;
    signal xmat_M_imag_42_we0 : STD_LOGIC;
    signal xmat_M_imag_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_42_ce1 : STD_LOGIC;
    signal xmat_M_imag_42_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_43_ce0 : STD_LOGIC;
    signal xmat_M_imag_43_we0 : STD_LOGIC;
    signal xmat_M_imag_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_43_ce1 : STD_LOGIC;
    signal xmat_M_imag_43_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_44_ce0 : STD_LOGIC;
    signal xmat_M_imag_44_we0 : STD_LOGIC;
    signal xmat_M_imag_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_44_ce1 : STD_LOGIC;
    signal xmat_M_imag_44_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_45_ce0 : STD_LOGIC;
    signal xmat_M_imag_45_we0 : STD_LOGIC;
    signal xmat_M_imag_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_45_ce1 : STD_LOGIC;
    signal xmat_M_imag_45_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_46_ce0 : STD_LOGIC;
    signal xmat_M_imag_46_we0 : STD_LOGIC;
    signal xmat_M_imag_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_46_ce1 : STD_LOGIC;
    signal xmat_M_imag_46_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_47_ce0 : STD_LOGIC;
    signal xmat_M_imag_47_we0 : STD_LOGIC;
    signal xmat_M_imag_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_47_ce1 : STD_LOGIC;
    signal xmat_M_imag_47_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_48_ce0 : STD_LOGIC;
    signal xmat_M_imag_48_we0 : STD_LOGIC;
    signal xmat_M_imag_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_48_ce1 : STD_LOGIC;
    signal xmat_M_imag_48_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_49_ce0 : STD_LOGIC;
    signal xmat_M_imag_49_we0 : STD_LOGIC;
    signal xmat_M_imag_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_49_ce1 : STD_LOGIC;
    signal xmat_M_imag_49_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_50_ce0 : STD_LOGIC;
    signal xmat_M_imag_50_we0 : STD_LOGIC;
    signal xmat_M_imag_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_50_ce1 : STD_LOGIC;
    signal xmat_M_imag_50_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_51_ce0 : STD_LOGIC;
    signal xmat_M_imag_51_we0 : STD_LOGIC;
    signal xmat_M_imag_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_51_ce1 : STD_LOGIC;
    signal xmat_M_imag_51_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_52_ce0 : STD_LOGIC;
    signal xmat_M_imag_52_we0 : STD_LOGIC;
    signal xmat_M_imag_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_52_ce1 : STD_LOGIC;
    signal xmat_M_imag_52_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_53_ce0 : STD_LOGIC;
    signal xmat_M_imag_53_we0 : STD_LOGIC;
    signal xmat_M_imag_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_53_ce1 : STD_LOGIC;
    signal xmat_M_imag_53_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_54_ce0 : STD_LOGIC;
    signal xmat_M_imag_54_we0 : STD_LOGIC;
    signal xmat_M_imag_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_54_ce1 : STD_LOGIC;
    signal xmat_M_imag_54_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_55_ce0 : STD_LOGIC;
    signal xmat_M_imag_55_we0 : STD_LOGIC;
    signal xmat_M_imag_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_55_ce1 : STD_LOGIC;
    signal xmat_M_imag_55_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_56_ce0 : STD_LOGIC;
    signal xmat_M_imag_56_we0 : STD_LOGIC;
    signal xmat_M_imag_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_56_ce1 : STD_LOGIC;
    signal xmat_M_imag_56_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_57_ce0 : STD_LOGIC;
    signal xmat_M_imag_57_we0 : STD_LOGIC;
    signal xmat_M_imag_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_57_ce1 : STD_LOGIC;
    signal xmat_M_imag_57_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_58_ce0 : STD_LOGIC;
    signal xmat_M_imag_58_we0 : STD_LOGIC;
    signal xmat_M_imag_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_58_ce1 : STD_LOGIC;
    signal xmat_M_imag_58_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_59_ce0 : STD_LOGIC;
    signal xmat_M_imag_59_we0 : STD_LOGIC;
    signal xmat_M_imag_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_59_ce1 : STD_LOGIC;
    signal xmat_M_imag_59_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_60_ce0 : STD_LOGIC;
    signal xmat_M_imag_60_we0 : STD_LOGIC;
    signal xmat_M_imag_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_60_ce1 : STD_LOGIC;
    signal xmat_M_imag_60_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_61_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_61_ce0 : STD_LOGIC;
    signal xmat_M_imag_61_we0 : STD_LOGIC;
    signal xmat_M_imag_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_61_ce1 : STD_LOGIC;
    signal xmat_M_imag_61_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_62_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_62_ce0 : STD_LOGIC;
    signal xmat_M_imag_62_we0 : STD_LOGIC;
    signal xmat_M_imag_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_62_ce1 : STD_LOGIC;
    signal xmat_M_imag_62_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_63_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_63_ce0 : STD_LOGIC;
    signal xmat_M_imag_63_we0 : STD_LOGIC;
    signal xmat_M_imag_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_63_ce1 : STD_LOGIC;
    signal xmat_M_imag_63_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_64_ce0 : STD_LOGIC;
    signal xmat_M_imag_64_we0 : STD_LOGIC;
    signal xmat_M_imag_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_64_ce1 : STD_LOGIC;
    signal xmat_M_imag_64_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_65_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_65_ce0 : STD_LOGIC;
    signal xmat_M_imag_65_we0 : STD_LOGIC;
    signal xmat_M_imag_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_65_ce1 : STD_LOGIC;
    signal xmat_M_imag_65_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_66_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_66_ce0 : STD_LOGIC;
    signal xmat_M_imag_66_we0 : STD_LOGIC;
    signal xmat_M_imag_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_66_ce1 : STD_LOGIC;
    signal xmat_M_imag_66_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_67_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_67_ce0 : STD_LOGIC;
    signal xmat_M_imag_67_we0 : STD_LOGIC;
    signal xmat_M_imag_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_67_ce1 : STD_LOGIC;
    signal xmat_M_imag_67_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_68_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_68_ce0 : STD_LOGIC;
    signal xmat_M_imag_68_we0 : STD_LOGIC;
    signal xmat_M_imag_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_68_ce1 : STD_LOGIC;
    signal xmat_M_imag_68_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_69_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_69_ce0 : STD_LOGIC;
    signal xmat_M_imag_69_we0 : STD_LOGIC;
    signal xmat_M_imag_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_69_ce1 : STD_LOGIC;
    signal xmat_M_imag_69_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_70_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_70_ce0 : STD_LOGIC;
    signal xmat_M_imag_70_we0 : STD_LOGIC;
    signal xmat_M_imag_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_70_ce1 : STD_LOGIC;
    signal xmat_M_imag_70_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_71_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_71_ce0 : STD_LOGIC;
    signal xmat_M_imag_71_we0 : STD_LOGIC;
    signal xmat_M_imag_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_71_ce1 : STD_LOGIC;
    signal xmat_M_imag_71_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_72_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_72_ce0 : STD_LOGIC;
    signal xmat_M_imag_72_we0 : STD_LOGIC;
    signal xmat_M_imag_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_72_ce1 : STD_LOGIC;
    signal xmat_M_imag_72_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_73_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_73_ce0 : STD_LOGIC;
    signal xmat_M_imag_73_we0 : STD_LOGIC;
    signal xmat_M_imag_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_73_ce1 : STD_LOGIC;
    signal xmat_M_imag_73_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_74_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_74_ce0 : STD_LOGIC;
    signal xmat_M_imag_74_we0 : STD_LOGIC;
    signal xmat_M_imag_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_74_ce1 : STD_LOGIC;
    signal xmat_M_imag_74_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_75_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_75_ce0 : STD_LOGIC;
    signal xmat_M_imag_75_we0 : STD_LOGIC;
    signal xmat_M_imag_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_75_ce1 : STD_LOGIC;
    signal xmat_M_imag_75_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_76_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_76_ce0 : STD_LOGIC;
    signal xmat_M_imag_76_we0 : STD_LOGIC;
    signal xmat_M_imag_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_76_ce1 : STD_LOGIC;
    signal xmat_M_imag_76_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_77_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_77_ce0 : STD_LOGIC;
    signal xmat_M_imag_77_we0 : STD_LOGIC;
    signal xmat_M_imag_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_77_ce1 : STD_LOGIC;
    signal xmat_M_imag_77_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_78_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_78_ce0 : STD_LOGIC;
    signal xmat_M_imag_78_we0 : STD_LOGIC;
    signal xmat_M_imag_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_78_ce1 : STD_LOGIC;
    signal xmat_M_imag_78_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_79_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_79_ce0 : STD_LOGIC;
    signal xmat_M_imag_79_we0 : STD_LOGIC;
    signal xmat_M_imag_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_79_ce1 : STD_LOGIC;
    signal xmat_M_imag_79_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_80_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_80_ce0 : STD_LOGIC;
    signal xmat_M_imag_80_we0 : STD_LOGIC;
    signal xmat_M_imag_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_80_ce1 : STD_LOGIC;
    signal xmat_M_imag_80_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_81_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_81_ce0 : STD_LOGIC;
    signal xmat_M_imag_81_we0 : STD_LOGIC;
    signal xmat_M_imag_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_81_ce1 : STD_LOGIC;
    signal xmat_M_imag_81_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_82_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_82_ce0 : STD_LOGIC;
    signal xmat_M_imag_82_we0 : STD_LOGIC;
    signal xmat_M_imag_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_82_ce1 : STD_LOGIC;
    signal xmat_M_imag_82_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_83_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_83_ce0 : STD_LOGIC;
    signal xmat_M_imag_83_we0 : STD_LOGIC;
    signal xmat_M_imag_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_83_ce1 : STD_LOGIC;
    signal xmat_M_imag_83_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_84_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_84_ce0 : STD_LOGIC;
    signal xmat_M_imag_84_we0 : STD_LOGIC;
    signal xmat_M_imag_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_84_ce1 : STD_LOGIC;
    signal xmat_M_imag_84_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_85_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_85_ce0 : STD_LOGIC;
    signal xmat_M_imag_85_we0 : STD_LOGIC;
    signal xmat_M_imag_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_85_ce1 : STD_LOGIC;
    signal xmat_M_imag_85_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_86_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_86_ce0 : STD_LOGIC;
    signal xmat_M_imag_86_we0 : STD_LOGIC;
    signal xmat_M_imag_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_86_ce1 : STD_LOGIC;
    signal xmat_M_imag_86_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_87_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_87_ce0 : STD_LOGIC;
    signal xmat_M_imag_87_we0 : STD_LOGIC;
    signal xmat_M_imag_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_87_ce1 : STD_LOGIC;
    signal xmat_M_imag_87_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_88_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_88_ce0 : STD_LOGIC;
    signal xmat_M_imag_88_we0 : STD_LOGIC;
    signal xmat_M_imag_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_88_ce1 : STD_LOGIC;
    signal xmat_M_imag_88_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_89_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_89_ce0 : STD_LOGIC;
    signal xmat_M_imag_89_we0 : STD_LOGIC;
    signal xmat_M_imag_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_89_ce1 : STD_LOGIC;
    signal xmat_M_imag_89_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_90_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_90_ce0 : STD_LOGIC;
    signal xmat_M_imag_90_we0 : STD_LOGIC;
    signal xmat_M_imag_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_90_ce1 : STD_LOGIC;
    signal xmat_M_imag_90_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_91_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_91_ce0 : STD_LOGIC;
    signal xmat_M_imag_91_we0 : STD_LOGIC;
    signal xmat_M_imag_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_91_ce1 : STD_LOGIC;
    signal xmat_M_imag_91_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_92_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_92_ce0 : STD_LOGIC;
    signal xmat_M_imag_92_we0 : STD_LOGIC;
    signal xmat_M_imag_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_92_ce1 : STD_LOGIC;
    signal xmat_M_imag_92_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_93_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_93_ce0 : STD_LOGIC;
    signal xmat_M_imag_93_we0 : STD_LOGIC;
    signal xmat_M_imag_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_93_ce1 : STD_LOGIC;
    signal xmat_M_imag_93_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_94_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_94_ce0 : STD_LOGIC;
    signal xmat_M_imag_94_we0 : STD_LOGIC;
    signal xmat_M_imag_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_94_ce1 : STD_LOGIC;
    signal xmat_M_imag_94_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_95_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_95_ce0 : STD_LOGIC;
    signal xmat_M_imag_95_we0 : STD_LOGIC;
    signal xmat_M_imag_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_95_ce1 : STD_LOGIC;
    signal xmat_M_imag_95_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_96_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_96_ce0 : STD_LOGIC;
    signal xmat_M_imag_96_we0 : STD_LOGIC;
    signal xmat_M_imag_96_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_96_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_96_ce1 : STD_LOGIC;
    signal xmat_M_imag_96_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_97_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_97_ce0 : STD_LOGIC;
    signal xmat_M_imag_97_we0 : STD_LOGIC;
    signal xmat_M_imag_97_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_97_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_97_ce1 : STD_LOGIC;
    signal xmat_M_imag_97_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_98_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_98_ce0 : STD_LOGIC;
    signal xmat_M_imag_98_we0 : STD_LOGIC;
    signal xmat_M_imag_98_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_98_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_98_ce1 : STD_LOGIC;
    signal xmat_M_imag_98_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_99_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_99_ce0 : STD_LOGIC;
    signal xmat_M_imag_99_we0 : STD_LOGIC;
    signal xmat_M_imag_99_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_99_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_99_ce1 : STD_LOGIC;
    signal xmat_M_imag_99_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_100_ce0 : STD_LOGIC;
    signal xmat_M_imag_100_we0 : STD_LOGIC;
    signal xmat_M_imag_100_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_100_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_100_ce1 : STD_LOGIC;
    signal xmat_M_imag_100_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_101_ce0 : STD_LOGIC;
    signal xmat_M_imag_101_we0 : STD_LOGIC;
    signal xmat_M_imag_101_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_101_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_101_ce1 : STD_LOGIC;
    signal xmat_M_imag_101_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_102_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_102_ce0 : STD_LOGIC;
    signal xmat_M_imag_102_we0 : STD_LOGIC;
    signal xmat_M_imag_102_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_102_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_102_ce1 : STD_LOGIC;
    signal xmat_M_imag_102_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_103_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_103_ce0 : STD_LOGIC;
    signal xmat_M_imag_103_we0 : STD_LOGIC;
    signal xmat_M_imag_103_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_103_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_103_ce1 : STD_LOGIC;
    signal xmat_M_imag_103_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_104_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_104_ce0 : STD_LOGIC;
    signal xmat_M_imag_104_we0 : STD_LOGIC;
    signal xmat_M_imag_104_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_104_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_104_ce1 : STD_LOGIC;
    signal xmat_M_imag_104_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_105_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_105_ce0 : STD_LOGIC;
    signal xmat_M_imag_105_we0 : STD_LOGIC;
    signal xmat_M_imag_105_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_105_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_105_ce1 : STD_LOGIC;
    signal xmat_M_imag_105_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_106_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_106_ce0 : STD_LOGIC;
    signal xmat_M_imag_106_we0 : STD_LOGIC;
    signal xmat_M_imag_106_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_106_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_106_ce1 : STD_LOGIC;
    signal xmat_M_imag_106_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_107_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_107_ce0 : STD_LOGIC;
    signal xmat_M_imag_107_we0 : STD_LOGIC;
    signal xmat_M_imag_107_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_107_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_107_ce1 : STD_LOGIC;
    signal xmat_M_imag_107_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_108_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_108_ce0 : STD_LOGIC;
    signal xmat_M_imag_108_we0 : STD_LOGIC;
    signal xmat_M_imag_108_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_108_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_108_ce1 : STD_LOGIC;
    signal xmat_M_imag_108_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_109_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_109_ce0 : STD_LOGIC;
    signal xmat_M_imag_109_we0 : STD_LOGIC;
    signal xmat_M_imag_109_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_109_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_109_ce1 : STD_LOGIC;
    signal xmat_M_imag_109_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_110_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_110_ce0 : STD_LOGIC;
    signal xmat_M_imag_110_we0 : STD_LOGIC;
    signal xmat_M_imag_110_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_110_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_110_ce1 : STD_LOGIC;
    signal xmat_M_imag_110_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_111_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_111_ce0 : STD_LOGIC;
    signal xmat_M_imag_111_we0 : STD_LOGIC;
    signal xmat_M_imag_111_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_111_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_111_ce1 : STD_LOGIC;
    signal xmat_M_imag_111_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_112_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_112_ce0 : STD_LOGIC;
    signal xmat_M_imag_112_we0 : STD_LOGIC;
    signal xmat_M_imag_112_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_112_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_112_ce1 : STD_LOGIC;
    signal xmat_M_imag_112_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_113_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_113_ce0 : STD_LOGIC;
    signal xmat_M_imag_113_we0 : STD_LOGIC;
    signal xmat_M_imag_113_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_113_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_113_ce1 : STD_LOGIC;
    signal xmat_M_imag_113_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_114_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_114_ce0 : STD_LOGIC;
    signal xmat_M_imag_114_we0 : STD_LOGIC;
    signal xmat_M_imag_114_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_114_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_114_ce1 : STD_LOGIC;
    signal xmat_M_imag_114_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_115_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_115_ce0 : STD_LOGIC;
    signal xmat_M_imag_115_we0 : STD_LOGIC;
    signal xmat_M_imag_115_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_115_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_115_ce1 : STD_LOGIC;
    signal xmat_M_imag_115_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_116_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_116_ce0 : STD_LOGIC;
    signal xmat_M_imag_116_we0 : STD_LOGIC;
    signal xmat_M_imag_116_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_116_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_116_ce1 : STD_LOGIC;
    signal xmat_M_imag_116_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_117_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_117_ce0 : STD_LOGIC;
    signal xmat_M_imag_117_we0 : STD_LOGIC;
    signal xmat_M_imag_117_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_117_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_117_ce1 : STD_LOGIC;
    signal xmat_M_imag_117_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_118_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_118_ce0 : STD_LOGIC;
    signal xmat_M_imag_118_we0 : STD_LOGIC;
    signal xmat_M_imag_118_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_118_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_118_ce1 : STD_LOGIC;
    signal xmat_M_imag_118_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_119_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_119_ce0 : STD_LOGIC;
    signal xmat_M_imag_119_we0 : STD_LOGIC;
    signal xmat_M_imag_119_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_119_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_119_ce1 : STD_LOGIC;
    signal xmat_M_imag_119_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_120_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_120_ce0 : STD_LOGIC;
    signal xmat_M_imag_120_we0 : STD_LOGIC;
    signal xmat_M_imag_120_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_120_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_120_ce1 : STD_LOGIC;
    signal xmat_M_imag_120_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_121_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_121_ce0 : STD_LOGIC;
    signal xmat_M_imag_121_we0 : STD_LOGIC;
    signal xmat_M_imag_121_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_121_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_121_ce1 : STD_LOGIC;
    signal xmat_M_imag_121_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_122_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_122_ce0 : STD_LOGIC;
    signal xmat_M_imag_122_we0 : STD_LOGIC;
    signal xmat_M_imag_122_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_122_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_122_ce1 : STD_LOGIC;
    signal xmat_M_imag_122_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_123_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_123_ce0 : STD_LOGIC;
    signal xmat_M_imag_123_we0 : STD_LOGIC;
    signal xmat_M_imag_123_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_123_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_123_ce1 : STD_LOGIC;
    signal xmat_M_imag_123_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_124_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_124_ce0 : STD_LOGIC;
    signal xmat_M_imag_124_we0 : STD_LOGIC;
    signal xmat_M_imag_124_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_124_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_124_ce1 : STD_LOGIC;
    signal xmat_M_imag_124_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_125_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_125_ce0 : STD_LOGIC;
    signal xmat_M_imag_125_we0 : STD_LOGIC;
    signal xmat_M_imag_125_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_125_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_125_ce1 : STD_LOGIC;
    signal xmat_M_imag_125_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_126_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_126_ce0 : STD_LOGIC;
    signal xmat_M_imag_126_we0 : STD_LOGIC;
    signal xmat_M_imag_126_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_126_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_126_ce1 : STD_LOGIC;
    signal xmat_M_imag_126_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_127_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal xmat_M_imag_127_ce0 : STD_LOGIC;
    signal xmat_M_imag_127_we0 : STD_LOGIC;
    signal xmat_M_imag_127_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_127_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmat_M_imag_127_ce1 : STD_LOGIC;
    signal xmat_M_imag_127_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_start : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_ap_idle : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real16_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real16_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real17_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real17_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real18_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real18_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real19_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real19_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real20_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real20_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real21_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real21_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real22_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real22_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real23_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real23_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real24_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real24_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real25_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real25_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real26_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real26_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real27_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real27_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real28_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real28_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real29_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real29_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real30_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real30_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real31_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real31_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real32_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real32_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real33_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real33_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real34_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real34_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real35_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real35_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real36_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real36_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real37_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real37_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real38_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real38_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real39_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real39_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real40_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real40_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real41_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real41_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real42_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real42_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real43_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real43_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real44_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real44_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real45_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real45_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real46_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real46_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real47_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real47_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real48_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real48_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real49_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real49_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real50_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real50_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real51_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real51_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real52_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real52_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real53_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real53_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real54_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real54_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real55_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real55_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real56_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real56_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real57_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real57_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real58_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real58_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real59_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real59_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real60_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real60_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real61_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real61_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real61_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real62_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real62_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real62_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real63_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real63_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real63_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real63_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real64_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real64_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real64_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real65_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real65_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real65_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real65_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real66_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real66_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real66_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real66_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real67_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real67_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real67_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real67_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real68_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real68_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real68_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real68_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real69_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real69_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real69_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real69_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real70_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real70_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real70_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real70_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real71_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real71_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real71_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real71_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real72_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real72_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real72_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real72_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real73_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real73_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real73_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real73_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real74_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real74_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real74_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real74_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real75_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real75_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real75_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real75_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real76_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real76_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real76_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real76_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real77_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real77_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real77_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real77_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real78_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real78_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real78_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real78_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real79_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real79_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real79_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real79_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real80_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real80_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real80_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real80_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real81_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real81_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real81_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real81_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real82_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real82_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real82_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real82_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real83_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real83_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real83_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real83_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real84_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real84_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real84_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real84_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real85_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real85_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real85_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real85_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real86_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real86_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real86_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real86_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real87_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real87_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real87_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real87_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real88_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real88_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real88_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real88_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real89_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real89_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real89_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real89_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real90_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real90_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real90_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real90_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real91_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real91_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real91_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real91_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real92_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real92_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real92_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real92_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real93_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real93_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real93_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real93_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real94_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real94_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real94_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real94_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real95_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real95_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real95_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real95_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real96_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real96_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real96_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real96_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real97_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real97_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real97_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real97_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real98_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real98_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real98_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real98_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real99_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real99_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real99_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real99_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real100_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real100_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real100_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real101_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real101_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real101_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real102_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real102_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real102_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real102_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real103_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real103_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real103_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real103_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real104_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real104_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real104_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real104_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real105_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real105_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real105_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real105_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real106_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real106_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real106_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real106_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real107_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real107_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real107_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real107_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real108_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real108_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real108_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real108_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real109_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real109_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real109_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real109_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real110_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real110_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real110_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real110_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real111_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real111_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real111_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real111_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real112_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real112_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real112_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real112_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real113_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real113_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real113_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real113_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real114_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real114_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real114_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real114_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real115_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real115_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real115_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real115_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real116_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real116_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real116_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real116_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real117_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real117_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real117_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real117_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real118_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real118_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real118_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real118_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real119_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real119_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real119_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real119_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real120_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real120_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real120_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real120_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real121_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real121_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real121_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real121_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real122_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real122_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real122_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real122_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real123_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real123_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real123_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real123_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real124_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real124_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real124_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real124_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real125_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real125_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real125_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real125_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real126_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real126_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real126_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real126_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real127_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real127_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_real127_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_real127_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag128_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag128_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag128_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag128_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag129_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag129_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag129_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag129_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag130_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag130_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag130_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag130_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag131_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag131_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag131_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag131_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag132_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag132_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag132_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag132_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag133_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag133_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag133_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag133_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag134_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag134_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag134_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag134_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag135_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag135_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag135_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag135_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag136_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag136_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag136_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag136_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag137_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag137_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag137_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag137_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag138_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag138_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag138_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag138_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag139_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag139_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag139_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag139_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag140_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag140_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag140_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag140_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag141_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag141_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag141_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag141_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag142_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag142_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag142_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag142_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag143_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag143_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag143_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag143_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag144_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag144_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag144_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag144_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag145_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag145_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag145_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag145_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag146_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag146_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag146_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag146_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag147_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag147_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag147_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag147_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag148_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag148_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag148_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag148_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag149_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag149_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag149_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag149_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag150_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag150_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag150_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag150_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag151_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag151_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag151_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag151_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag152_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag152_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag152_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag152_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag153_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag153_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag153_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag153_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag154_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag154_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag154_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag154_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag155_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag155_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag155_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag155_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag156_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag156_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag156_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag156_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag157_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag157_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag157_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag157_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag158_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag158_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag158_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag158_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag159_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag159_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag159_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag159_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag160_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag160_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag160_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag160_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag161_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag161_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag161_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag161_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag162_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag162_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag162_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag162_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag163_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag163_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag163_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag163_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag164_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag164_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag164_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag164_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag165_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag165_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag165_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag165_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag166_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag166_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag166_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag166_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag167_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag167_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag167_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag167_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag168_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag168_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag168_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag168_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag169_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag169_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag169_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag169_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag170_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag170_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag170_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag170_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag171_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag171_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag171_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag171_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag172_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag172_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag172_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag172_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag173_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag173_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag173_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag173_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag174_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag174_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag174_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag174_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag175_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag175_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag175_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag175_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag176_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag176_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag176_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag176_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag177_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag177_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag177_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag177_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag178_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag178_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag178_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag178_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag179_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag179_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag179_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag179_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag180_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag180_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag180_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag180_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag181_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag181_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag181_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag181_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag182_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag182_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag182_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag182_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag183_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag183_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag183_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag183_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag184_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag184_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag184_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag184_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag185_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag185_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag185_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag185_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag186_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag186_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag186_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag186_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag187_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag187_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag187_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag187_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag188_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag188_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag188_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag188_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag189_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag189_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag189_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag189_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag190_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag190_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag190_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag190_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag191_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag191_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag191_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag191_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag192_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag192_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag192_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag192_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag193_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag193_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag193_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag193_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag194_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag194_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag194_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag194_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag195_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag195_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag195_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag195_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag196_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag196_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag196_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag196_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag197_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag197_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag197_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag197_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag198_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag198_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag198_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag198_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag199_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag199_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag199_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag199_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag200_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag200_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag200_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag200_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag201_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag201_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag201_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag201_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag202_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag202_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag202_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag202_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag203_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag203_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag203_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag203_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag204_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag204_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag204_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag204_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag205_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag205_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag205_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag205_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag206_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag206_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag206_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag206_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag207_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag207_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag207_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag207_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag208_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag208_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag208_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag208_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag209_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag209_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag209_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag209_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag210_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag210_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag210_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag210_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag211_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag211_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag211_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag211_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag212_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag212_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag212_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag212_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag213_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag213_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag213_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag213_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag214_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag214_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag214_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag214_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag215_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag215_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag215_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag215_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag216_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag216_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag216_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag216_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag217_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag217_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag217_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag217_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag218_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag218_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag218_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag218_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag219_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag219_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag219_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag219_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag220_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag220_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag220_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag220_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag221_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag221_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag221_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag221_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag222_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag222_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag222_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag222_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag223_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag223_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag223_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag223_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag224_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag224_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag224_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag224_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag225_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag225_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag225_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag225_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag226_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag226_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag226_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag226_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag227_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag227_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag227_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag227_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag228_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag228_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag228_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag228_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag229_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag229_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag229_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag229_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag230_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag230_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag230_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag230_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag231_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag231_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag231_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag231_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag232_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag232_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag232_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag232_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag233_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag233_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag233_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag233_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag234_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag234_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag234_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag234_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag235_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag235_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag235_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag235_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag236_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag236_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag236_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag236_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag237_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag237_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag237_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag237_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag238_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag238_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag238_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag238_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag239_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag239_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag239_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag239_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag240_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag240_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag240_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag240_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag241_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag241_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag241_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag241_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag242_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag242_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag242_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag242_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag243_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag243_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag243_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag243_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag244_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag244_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag244_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag244_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag245_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag245_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag245_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag245_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag246_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag246_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag246_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag246_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag247_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag247_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag247_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag247_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag248_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag248_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag248_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag248_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag249_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag249_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag249_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag249_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag250_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag250_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag250_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag250_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag251_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag251_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag251_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag251_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag252_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag252_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag252_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag252_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag253_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag253_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag253_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag253_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag254_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag254_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_a_M_imag254_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_a_M_imag254_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_0_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_10_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_11_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_12_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_12_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_13_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_13_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_14_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_14_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_15_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_15_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_16_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_16_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_16_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_16_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_17_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_17_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_17_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_17_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_18_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_18_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_18_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_18_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_19_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_19_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_19_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_19_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_20_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_20_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_20_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_20_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_21_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_21_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_21_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_21_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_22_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_22_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_22_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_22_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_23_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_23_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_23_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_23_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_24_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_24_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_24_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_24_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_25_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_25_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_25_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_25_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_26_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_26_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_26_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_26_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_27_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_27_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_27_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_27_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_28_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_28_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_28_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_28_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_29_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_29_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_29_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_29_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_30_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_30_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_30_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_30_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_31_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_31_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_31_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_31_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_32_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_32_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_32_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_32_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_33_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_33_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_33_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_33_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_34_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_34_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_34_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_34_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_35_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_35_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_35_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_35_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_36_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_36_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_36_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_36_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_37_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_37_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_37_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_37_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_38_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_38_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_38_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_38_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_39_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_39_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_39_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_39_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_40_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_40_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_40_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_40_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_41_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_41_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_41_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_41_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_42_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_42_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_42_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_42_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_43_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_43_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_43_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_43_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_44_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_44_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_44_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_44_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_45_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_45_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_45_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_45_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_46_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_46_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_46_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_46_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_47_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_47_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_47_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_47_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_48_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_48_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_48_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_48_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_49_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_49_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_49_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_49_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_50_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_50_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_50_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_50_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_51_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_51_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_51_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_51_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_52_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_52_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_52_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_52_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_53_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_53_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_53_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_53_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_54_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_54_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_54_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_54_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_55_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_55_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_55_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_55_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_56_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_56_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_56_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_56_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_57_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_57_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_57_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_57_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_58_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_58_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_58_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_58_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_59_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_59_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_59_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_59_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_60_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_60_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_60_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_60_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_61_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_61_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_61_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_61_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_62_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_62_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_62_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_62_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_63_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_63_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_63_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_63_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_64_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_64_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_64_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_64_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_65_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_65_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_65_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_65_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_66_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_66_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_66_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_66_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_67_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_67_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_67_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_67_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_68_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_68_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_68_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_68_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_69_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_69_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_69_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_69_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_70_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_70_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_70_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_70_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_71_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_71_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_71_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_71_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_72_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_72_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_72_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_72_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_73_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_73_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_73_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_73_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_74_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_74_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_74_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_74_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_75_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_75_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_75_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_75_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_76_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_76_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_76_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_76_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_77_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_77_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_77_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_77_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_78_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_78_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_78_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_78_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_79_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_79_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_79_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_79_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_80_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_80_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_80_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_80_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_81_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_81_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_81_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_81_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_82_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_82_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_82_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_82_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_83_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_83_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_83_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_83_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_84_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_84_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_84_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_84_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_85_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_85_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_85_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_85_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_86_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_86_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_86_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_86_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_87_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_87_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_87_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_87_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_88_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_88_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_88_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_88_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_89_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_89_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_89_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_89_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_90_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_90_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_90_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_90_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_91_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_91_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_91_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_91_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_92_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_92_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_92_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_92_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_93_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_93_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_93_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_93_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_94_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_94_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_94_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_94_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_95_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_95_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_95_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_95_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_96_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_96_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_96_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_96_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_97_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_97_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_97_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_97_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_98_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_98_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_98_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_98_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_99_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_99_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_99_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_99_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_100_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_100_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_100_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_101_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_101_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_101_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_102_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_102_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_102_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_102_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_103_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_103_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_103_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_103_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_104_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_104_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_104_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_104_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_105_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_105_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_105_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_105_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_106_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_106_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_106_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_106_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_107_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_107_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_107_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_107_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_108_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_108_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_108_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_108_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_109_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_109_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_109_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_109_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_110_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_110_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_110_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_110_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_111_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_111_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_111_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_111_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_112_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_112_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_112_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_112_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_113_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_113_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_113_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_113_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_114_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_114_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_114_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_114_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_115_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_115_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_115_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_115_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_116_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_116_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_116_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_116_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_117_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_117_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_117_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_117_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_118_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_118_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_118_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_118_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_119_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_119_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_119_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_119_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_120_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_120_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_120_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_120_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_121_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_121_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_121_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_121_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_122_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_122_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_122_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_122_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_123_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_123_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_123_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_123_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_124_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_124_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_124_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_124_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_125_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_125_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_125_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_125_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_126_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_126_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_126_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_126_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_127_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_127_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_b_M_imag_127_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_b_M_imag_127_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_fu_10781_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_65 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_67 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_68 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_69 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_71 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_73 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_75 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_77 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_79 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_81 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_83 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_85 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_87 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_89 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_91 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_93 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_95 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_97 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_99 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_100 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_101 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_103 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_104 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_105 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_107 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_109 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_111 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_113 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_115 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_117 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_119 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_121 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_123 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_125 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_127 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_129 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_131 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_133 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_135 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_137 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_139 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_141 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_143 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_147 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_151 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_153 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_155 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_157 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_161 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_163 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_167 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_173 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_175 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_183 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_185 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_187 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_191 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_193 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_195 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_197 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_201 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_203 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_205 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_207 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_211 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_213 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_217 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_220 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_221 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_223 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_225 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_229 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_231 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_233 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_235 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_237 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_241 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_243 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_245 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_247 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_return_255 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln60_reg_10636 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln60_fu_11721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_fu_11727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln60_1_reg_10648 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln63_reg_10659 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln63_fu_11896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_1_fu_11902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln63_1_reg_10671 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_0_reg_10682 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_0_reg_10693 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i9_0_reg_10704 : STD_LOGIC_VECTOR (8 downto 0);
    signal j10_0_reg_10715 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal i12_0_reg_10726 : STD_LOGIC_VECTOR (8 downto 0);
    signal j13_0_reg_10737 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln93_fu_12554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i15_0_reg_10748 : STD_LOGIC_VECTOR (8 downto 0);
    signal j16_0_reg_10759 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal i18_0_reg_10770 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_mmult_fu_10781_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln1027_fu_11461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1028_fu_11764_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_1_fu_11967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln86_1_fu_12290_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln106_1_fu_13921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln1027_fu_11441_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln76_fu_11944_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln76_fu_12099_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln86_fu_12267_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln86_fu_12422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln106_fu_14053_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_11445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_11453_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_6_fu_11757_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_9_fu_11920_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_11948_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln76_fu_11958_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln76_fu_11962_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_12243_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_12271_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln86_fu_12281_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln86_fu_12285_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_fu_12594_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_12604_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln106_fu_13912_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln106_fu_13916_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln513_fu_16761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_1_fu_16773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_fu_16767_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_2_fu_16786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_1_fu_16779_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_3_fu_16799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_2_fu_16792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_4_fu_16812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_3_fu_16805_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_5_fu_16825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_4_fu_16818_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_6_fu_16838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_5_fu_16831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_7_fu_16851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_6_fu_16844_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_8_fu_16864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_7_fu_16857_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_9_fu_16877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_8_fu_16870_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_10_fu_16890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_9_fu_16883_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_11_fu_16903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_10_fu_16896_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_12_fu_16916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_11_fu_16909_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_13_fu_16929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_12_fu_16922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_14_fu_16942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_13_fu_16935_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_15_fu_16955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_14_fu_16948_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_16_fu_16968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_15_fu_16961_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_17_fu_16981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_16_fu_16974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_18_fu_16994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_17_fu_16987_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_19_fu_17007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_18_fu_17000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_20_fu_17020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_19_fu_17013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_21_fu_17033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_20_fu_17026_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_22_fu_17046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_21_fu_17039_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_23_fu_17059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_22_fu_17052_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_24_fu_17072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_23_fu_17065_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_25_fu_17085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_24_fu_17078_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_26_fu_17098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_25_fu_17091_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_27_fu_17111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_26_fu_17104_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_28_fu_17124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_27_fu_17117_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_29_fu_17137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_28_fu_17130_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_30_fu_17150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_29_fu_17143_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_31_fu_17163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_30_fu_17156_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_32_fu_17176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_31_fu_17169_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_33_fu_17189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_32_fu_17182_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_34_fu_17232_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_35_fu_17237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_36_fu_17243_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_38_fu_17255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_37_fu_17249_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_39_fu_17267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_38_fu_17260_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_40_fu_17279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_39_fu_17272_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_41_fu_17291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_40_fu_17284_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_42_fu_17303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_41_fu_17296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_43_fu_17315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_42_fu_17308_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_44_fu_17327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_43_fu_17320_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_45_fu_17339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_44_fu_17332_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_46_fu_17351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_45_fu_17344_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_47_fu_17363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_46_fu_17356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_48_fu_17375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_47_fu_17368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_49_fu_17387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_48_fu_17380_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_50_fu_17399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_49_fu_17392_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_51_fu_17411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_50_fu_17404_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_52_fu_17423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_51_fu_17416_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_53_fu_17435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_52_fu_17428_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_54_fu_17447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_53_fu_17440_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_55_fu_17459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_54_fu_17452_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_56_fu_17471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_55_fu_17464_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_57_fu_17483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_56_fu_17476_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_58_fu_17495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_57_fu_17488_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_59_fu_17507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_58_fu_17500_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_60_fu_17519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_59_fu_17512_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_61_fu_17531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_60_fu_17524_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_62_fu_17543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_61_fu_17536_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_63_fu_17555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_62_fu_17548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_64_fu_17567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_63_fu_17560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_65_fu_17579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_64_fu_17572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_66_fu_17591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_65_fu_17584_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_67_fu_17603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_66_fu_17596_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_68_fu_17615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_67_fu_17608_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_69_fu_17627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_68_fu_17620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_70_fu_17639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_69_fu_17632_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_71_fu_17651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_70_fu_17644_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_72_fu_17683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_73_fu_17688_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_74_fu_17694_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_76_fu_17706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_75_fu_17700_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_77_fu_17718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_76_fu_17711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_78_fu_17730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_77_fu_17723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_79_fu_17742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_78_fu_17735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_80_fu_17754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_79_fu_17747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_81_fu_17766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_80_fu_17759_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_82_fu_17778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_81_fu_17771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_83_fu_17790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_82_fu_17783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_84_fu_17802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_83_fu_17795_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_85_fu_17814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_84_fu_17807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_86_fu_17826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_85_fu_17819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_87_fu_17838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_86_fu_17831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_88_fu_17850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_87_fu_17843_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_89_fu_17862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_88_fu_17855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_90_fu_17874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_89_fu_17867_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_91_fu_17886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_90_fu_17879_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_92_fu_17898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_91_fu_17891_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_93_fu_17910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_92_fu_17903_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_94_fu_17922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_93_fu_17915_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_95_fu_17934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_94_fu_17927_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_96_fu_17946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_95_fu_17939_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_97_fu_17958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_96_fu_17951_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_98_fu_17970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_97_fu_17963_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_99_fu_17982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_98_fu_17975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_100_fu_17994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_99_fu_17987_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_101_fu_18006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_100_fu_17999_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_102_fu_18018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_101_fu_18011_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_103_fu_18030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_102_fu_18023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_104_fu_18042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_103_fu_18035_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_105_fu_18054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_104_fu_18047_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_106_fu_18066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_105_fu_18059_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_107_fu_18078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_106_fu_18071_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_108_fu_18090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_107_fu_18083_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_109_fu_18102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_108_fu_18095_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_110_fu_18134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_111_fu_18139_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_112_fu_18145_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_114_fu_18157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_113_fu_18151_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_115_fu_18169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_114_fu_18162_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_116_fu_18181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_115_fu_18174_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_117_fu_18193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_116_fu_18186_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_118_fu_18205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_117_fu_18198_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_119_fu_18217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_118_fu_18210_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_120_fu_18229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_119_fu_18222_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_121_fu_18241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_120_fu_18234_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_122_fu_18253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_121_fu_18246_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_123_fu_18265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_122_fu_18258_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_124_fu_18277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_123_fu_18270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_125_fu_18289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_124_fu_18282_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_126_fu_18301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_125_fu_18294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_127_fu_18313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_126_fu_18306_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_128_fu_18325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_127_fu_18318_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_129_fu_18337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_128_fu_18330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_130_fu_18349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_129_fu_18342_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_131_fu_18361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_130_fu_18354_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_132_fu_18373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_131_fu_18366_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_133_fu_18385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_132_fu_18378_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_134_fu_18397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_133_fu_18390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_135_fu_18409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_134_fu_18402_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_136_fu_18421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_135_fu_18414_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_137_fu_18433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_136_fu_18426_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_138_fu_18445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_137_fu_18438_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_139_fu_18457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_138_fu_18450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_140_fu_18469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_139_fu_18462_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_141_fu_18481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_140_fu_18474_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_142_fu_18493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_141_fu_18486_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_143_fu_18505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_142_fu_18498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_144_fu_18517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_143_fu_18510_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_145_fu_18529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_144_fu_18522_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_146_fu_18541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_145_fu_18534_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_147_fu_18553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_146_fu_18546_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_148_fu_18585_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_149_fu_18590_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_150_fu_18596_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_152_fu_18608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_151_fu_18602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_153_fu_18620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_152_fu_18613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_154_fu_18632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_153_fu_18625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_155_fu_18644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_154_fu_18637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_156_fu_18656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_155_fu_18649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_157_fu_18668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_156_fu_18661_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_158_fu_18680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_157_fu_18673_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_159_fu_18692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_158_fu_18685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_160_fu_18704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_159_fu_18697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_161_fu_18716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_160_fu_18709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_162_fu_18728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_161_fu_18721_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_163_fu_18740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_162_fu_18733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_164_fu_18752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_163_fu_18745_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_165_fu_18764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_164_fu_18757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_166_fu_18776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_165_fu_18769_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_167_fu_18788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_166_fu_18781_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_168_fu_18800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_167_fu_18793_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_169_fu_18812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_168_fu_18805_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_170_fu_18824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_169_fu_18817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_171_fu_18836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_170_fu_18829_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_172_fu_18848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_171_fu_18841_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_173_fu_18860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_172_fu_18853_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_174_fu_18872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_173_fu_18865_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_175_fu_18884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_174_fu_18877_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_176_fu_18896_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_175_fu_18889_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_177_fu_18908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_176_fu_18901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_178_fu_18920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_177_fu_18913_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_179_fu_18932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_178_fu_18925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_180_fu_18944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_179_fu_18937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_181_fu_18956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_180_fu_18949_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_182_fu_18968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_181_fu_18961_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_183_fu_18980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_182_fu_18973_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_184_fu_18992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_183_fu_18985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_185_fu_19004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_184_fu_18997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_186_fu_19036_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_187_fu_19041_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln513_188_fu_19047_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_190_fu_19059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_189_fu_19053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_191_fu_19071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_190_fu_19064_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_192_fu_19083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_191_fu_19076_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_193_fu_19095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_192_fu_19088_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_194_fu_19107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_193_fu_19100_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_195_fu_19119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_194_fu_19112_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_196_fu_19131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_195_fu_19124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_197_fu_19143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_196_fu_19136_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_198_fu_19155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_197_fu_19148_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_199_fu_19167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_198_fu_19160_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_200_fu_19179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_199_fu_19172_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_201_fu_19191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_200_fu_19184_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_202_fu_19203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_201_fu_19196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_203_fu_19215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_202_fu_19208_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_204_fu_19227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_203_fu_19220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_205_fu_19239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_204_fu_19232_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_206_fu_19251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_205_fu_19244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_207_fu_19263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_206_fu_19256_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_208_fu_19275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_207_fu_19268_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_209_fu_19287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_208_fu_19280_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_210_fu_19299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_209_fu_19292_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_211_fu_19311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_210_fu_19304_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_212_fu_19323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_211_fu_19316_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_213_fu_19335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_212_fu_19328_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_214_fu_19347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_213_fu_19340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_215_fu_19359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_214_fu_19352_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_216_fu_19371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_215_fu_19364_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_217_fu_19383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_216_fu_19376_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_218_fu_19395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_217_fu_19388_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_219_fu_19407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_218_fu_19400_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_220_fu_19419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_219_fu_19412_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_221_fu_19431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_220_fu_19424_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_222_fu_19443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_221_fu_19436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_223_fu_19455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_222_fu_19448_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_224_fu_19467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln513_225_fu_19478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_224_fu_19472_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_226_fu_19490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_225_fu_19483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_227_fu_19502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_226_fu_19495_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_228_fu_19514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_227_fu_19507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_229_fu_19526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_228_fu_19519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_230_fu_19538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_229_fu_19531_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_231_fu_19550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_230_fu_19543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_232_fu_19562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_231_fu_19555_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_233_fu_19574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_232_fu_19567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_234_fu_19586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_233_fu_19579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_235_fu_19598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_234_fu_19591_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_236_fu_19610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_235_fu_19603_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_237_fu_19622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_236_fu_19615_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_238_fu_19634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_237_fu_19627_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_239_fu_19646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_238_fu_19639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_240_fu_19658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_239_fu_19651_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_241_fu_19670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_240_fu_19663_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_242_fu_19682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_241_fu_19675_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_243_fu_19694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_242_fu_19687_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_244_fu_19706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_243_fu_19699_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_245_fu_19718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_244_fu_19711_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_246_fu_19730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_245_fu_19723_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_247_fu_19742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_246_fu_19735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_248_fu_19754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_247_fu_19747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_249_fu_19766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_248_fu_19759_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_250_fu_19778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_249_fu_19771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_251_fu_19790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_250_fu_19783_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_252_fu_19802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_251_fu_19795_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_253_fu_19814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_252_fu_19807_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln513_254_fu_19826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln513_253_fu_19819_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal UnifiedRetVal_i_fu_19831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (23 downto 0);

    component kernel_mmult IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_M_real_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real_ce0 : OUT STD_LOGIC;
        a_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real_ce1 : OUT STD_LOGIC;
        a_M_real_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real1_ce0 : OUT STD_LOGIC;
        a_M_real1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real1_ce1 : OUT STD_LOGIC;
        a_M_real1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real2_ce0 : OUT STD_LOGIC;
        a_M_real2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real2_ce1 : OUT STD_LOGIC;
        a_M_real2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real3_ce0 : OUT STD_LOGIC;
        a_M_real3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real3_ce1 : OUT STD_LOGIC;
        a_M_real3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real4_ce0 : OUT STD_LOGIC;
        a_M_real4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real4_ce1 : OUT STD_LOGIC;
        a_M_real4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real5_ce0 : OUT STD_LOGIC;
        a_M_real5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real5_ce1 : OUT STD_LOGIC;
        a_M_real5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real6_ce0 : OUT STD_LOGIC;
        a_M_real6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real6_ce1 : OUT STD_LOGIC;
        a_M_real6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real7_ce0 : OUT STD_LOGIC;
        a_M_real7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real7_ce1 : OUT STD_LOGIC;
        a_M_real7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real8_ce0 : OUT STD_LOGIC;
        a_M_real8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real8_ce1 : OUT STD_LOGIC;
        a_M_real8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real9_ce0 : OUT STD_LOGIC;
        a_M_real9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real9_ce1 : OUT STD_LOGIC;
        a_M_real9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real10_ce0 : OUT STD_LOGIC;
        a_M_real10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real10_ce1 : OUT STD_LOGIC;
        a_M_real10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real11_ce0 : OUT STD_LOGIC;
        a_M_real11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real11_ce1 : OUT STD_LOGIC;
        a_M_real11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real12_ce0 : OUT STD_LOGIC;
        a_M_real12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real12_ce1 : OUT STD_LOGIC;
        a_M_real12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real13_ce0 : OUT STD_LOGIC;
        a_M_real13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real13_ce1 : OUT STD_LOGIC;
        a_M_real13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real14_ce0 : OUT STD_LOGIC;
        a_M_real14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real14_ce1 : OUT STD_LOGIC;
        a_M_real14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real15_ce0 : OUT STD_LOGIC;
        a_M_real15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real15_ce1 : OUT STD_LOGIC;
        a_M_real15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real16_ce0 : OUT STD_LOGIC;
        a_M_real16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real16_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real16_ce1 : OUT STD_LOGIC;
        a_M_real16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real17_ce0 : OUT STD_LOGIC;
        a_M_real17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real17_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real17_ce1 : OUT STD_LOGIC;
        a_M_real17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real18_ce0 : OUT STD_LOGIC;
        a_M_real18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real18_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real18_ce1 : OUT STD_LOGIC;
        a_M_real18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real19_ce0 : OUT STD_LOGIC;
        a_M_real19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real19_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real19_ce1 : OUT STD_LOGIC;
        a_M_real19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real20_ce0 : OUT STD_LOGIC;
        a_M_real20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real20_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real20_ce1 : OUT STD_LOGIC;
        a_M_real20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real21_ce0 : OUT STD_LOGIC;
        a_M_real21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real21_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real21_ce1 : OUT STD_LOGIC;
        a_M_real21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real22_ce0 : OUT STD_LOGIC;
        a_M_real22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real22_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real22_ce1 : OUT STD_LOGIC;
        a_M_real22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real23_ce0 : OUT STD_LOGIC;
        a_M_real23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real23_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real23_ce1 : OUT STD_LOGIC;
        a_M_real23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real24_ce0 : OUT STD_LOGIC;
        a_M_real24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real24_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real24_ce1 : OUT STD_LOGIC;
        a_M_real24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real25_ce0 : OUT STD_LOGIC;
        a_M_real25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real25_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real25_ce1 : OUT STD_LOGIC;
        a_M_real25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real26_ce0 : OUT STD_LOGIC;
        a_M_real26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real26_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real26_ce1 : OUT STD_LOGIC;
        a_M_real26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real27_ce0 : OUT STD_LOGIC;
        a_M_real27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real27_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real27_ce1 : OUT STD_LOGIC;
        a_M_real27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real28_ce0 : OUT STD_LOGIC;
        a_M_real28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real28_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real28_ce1 : OUT STD_LOGIC;
        a_M_real28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real29_ce0 : OUT STD_LOGIC;
        a_M_real29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real29_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real29_ce1 : OUT STD_LOGIC;
        a_M_real29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real30_ce0 : OUT STD_LOGIC;
        a_M_real30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real30_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real30_ce1 : OUT STD_LOGIC;
        a_M_real30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real31_ce0 : OUT STD_LOGIC;
        a_M_real31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real31_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real31_ce1 : OUT STD_LOGIC;
        a_M_real31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real32_ce0 : OUT STD_LOGIC;
        a_M_real32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real32_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real32_ce1 : OUT STD_LOGIC;
        a_M_real32_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real33_ce0 : OUT STD_LOGIC;
        a_M_real33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real33_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real33_ce1 : OUT STD_LOGIC;
        a_M_real33_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real34_ce0 : OUT STD_LOGIC;
        a_M_real34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real34_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real34_ce1 : OUT STD_LOGIC;
        a_M_real34_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real35_ce0 : OUT STD_LOGIC;
        a_M_real35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real35_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real35_ce1 : OUT STD_LOGIC;
        a_M_real35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real36_ce0 : OUT STD_LOGIC;
        a_M_real36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real36_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real36_ce1 : OUT STD_LOGIC;
        a_M_real36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real37_ce0 : OUT STD_LOGIC;
        a_M_real37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real37_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real37_ce1 : OUT STD_LOGIC;
        a_M_real37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real38_ce0 : OUT STD_LOGIC;
        a_M_real38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real38_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real38_ce1 : OUT STD_LOGIC;
        a_M_real38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real39_ce0 : OUT STD_LOGIC;
        a_M_real39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real39_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real39_ce1 : OUT STD_LOGIC;
        a_M_real39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real40_ce0 : OUT STD_LOGIC;
        a_M_real40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real40_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real40_ce1 : OUT STD_LOGIC;
        a_M_real40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real41_ce0 : OUT STD_LOGIC;
        a_M_real41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real41_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real41_ce1 : OUT STD_LOGIC;
        a_M_real41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real42_ce0 : OUT STD_LOGIC;
        a_M_real42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real42_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real42_ce1 : OUT STD_LOGIC;
        a_M_real42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real43_ce0 : OUT STD_LOGIC;
        a_M_real43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real43_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real43_ce1 : OUT STD_LOGIC;
        a_M_real43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real44_ce0 : OUT STD_LOGIC;
        a_M_real44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real44_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real44_ce1 : OUT STD_LOGIC;
        a_M_real44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real45_ce0 : OUT STD_LOGIC;
        a_M_real45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real45_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real45_ce1 : OUT STD_LOGIC;
        a_M_real45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real46_ce0 : OUT STD_LOGIC;
        a_M_real46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real46_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real46_ce1 : OUT STD_LOGIC;
        a_M_real46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real47_ce0 : OUT STD_LOGIC;
        a_M_real47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real47_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real47_ce1 : OUT STD_LOGIC;
        a_M_real47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real48_ce0 : OUT STD_LOGIC;
        a_M_real48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real48_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real48_ce1 : OUT STD_LOGIC;
        a_M_real48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real49_ce0 : OUT STD_LOGIC;
        a_M_real49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real49_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real49_ce1 : OUT STD_LOGIC;
        a_M_real49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real50_ce0 : OUT STD_LOGIC;
        a_M_real50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real50_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real50_ce1 : OUT STD_LOGIC;
        a_M_real50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real51_ce0 : OUT STD_LOGIC;
        a_M_real51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real51_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real51_ce1 : OUT STD_LOGIC;
        a_M_real51_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real52_ce0 : OUT STD_LOGIC;
        a_M_real52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real52_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real52_ce1 : OUT STD_LOGIC;
        a_M_real52_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real53_ce0 : OUT STD_LOGIC;
        a_M_real53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real53_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real53_ce1 : OUT STD_LOGIC;
        a_M_real53_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real54_ce0 : OUT STD_LOGIC;
        a_M_real54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real54_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real54_ce1 : OUT STD_LOGIC;
        a_M_real54_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real55_ce0 : OUT STD_LOGIC;
        a_M_real55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real55_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real55_ce1 : OUT STD_LOGIC;
        a_M_real55_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real56_ce0 : OUT STD_LOGIC;
        a_M_real56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real56_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real56_ce1 : OUT STD_LOGIC;
        a_M_real56_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real57_ce0 : OUT STD_LOGIC;
        a_M_real57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real57_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real57_ce1 : OUT STD_LOGIC;
        a_M_real57_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real58_ce0 : OUT STD_LOGIC;
        a_M_real58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real58_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real58_ce1 : OUT STD_LOGIC;
        a_M_real58_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real59_ce0 : OUT STD_LOGIC;
        a_M_real59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real59_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real59_ce1 : OUT STD_LOGIC;
        a_M_real59_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real60_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real60_ce0 : OUT STD_LOGIC;
        a_M_real60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real60_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real60_ce1 : OUT STD_LOGIC;
        a_M_real60_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real61_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real61_ce0 : OUT STD_LOGIC;
        a_M_real61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real61_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real61_ce1 : OUT STD_LOGIC;
        a_M_real61_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real62_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real62_ce0 : OUT STD_LOGIC;
        a_M_real62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real62_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real62_ce1 : OUT STD_LOGIC;
        a_M_real62_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real63_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real63_ce0 : OUT STD_LOGIC;
        a_M_real63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real63_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real63_ce1 : OUT STD_LOGIC;
        a_M_real63_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real64_ce0 : OUT STD_LOGIC;
        a_M_real64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real64_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real64_ce1 : OUT STD_LOGIC;
        a_M_real64_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real65_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real65_ce0 : OUT STD_LOGIC;
        a_M_real65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real65_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real65_ce1 : OUT STD_LOGIC;
        a_M_real65_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real66_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real66_ce0 : OUT STD_LOGIC;
        a_M_real66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real66_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real66_ce1 : OUT STD_LOGIC;
        a_M_real66_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real67_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real67_ce0 : OUT STD_LOGIC;
        a_M_real67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real67_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real67_ce1 : OUT STD_LOGIC;
        a_M_real67_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real68_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real68_ce0 : OUT STD_LOGIC;
        a_M_real68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real68_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real68_ce1 : OUT STD_LOGIC;
        a_M_real68_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real69_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real69_ce0 : OUT STD_LOGIC;
        a_M_real69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real69_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real69_ce1 : OUT STD_LOGIC;
        a_M_real69_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real70_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real70_ce0 : OUT STD_LOGIC;
        a_M_real70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real70_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real70_ce1 : OUT STD_LOGIC;
        a_M_real70_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real71_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real71_ce0 : OUT STD_LOGIC;
        a_M_real71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real71_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real71_ce1 : OUT STD_LOGIC;
        a_M_real71_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real72_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real72_ce0 : OUT STD_LOGIC;
        a_M_real72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real72_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real72_ce1 : OUT STD_LOGIC;
        a_M_real72_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real73_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real73_ce0 : OUT STD_LOGIC;
        a_M_real73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real73_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real73_ce1 : OUT STD_LOGIC;
        a_M_real73_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real74_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real74_ce0 : OUT STD_LOGIC;
        a_M_real74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real74_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real74_ce1 : OUT STD_LOGIC;
        a_M_real74_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real75_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real75_ce0 : OUT STD_LOGIC;
        a_M_real75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real75_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real75_ce1 : OUT STD_LOGIC;
        a_M_real75_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real76_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real76_ce0 : OUT STD_LOGIC;
        a_M_real76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real76_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real76_ce1 : OUT STD_LOGIC;
        a_M_real76_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real77_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real77_ce0 : OUT STD_LOGIC;
        a_M_real77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real77_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real77_ce1 : OUT STD_LOGIC;
        a_M_real77_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real78_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real78_ce0 : OUT STD_LOGIC;
        a_M_real78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real78_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real78_ce1 : OUT STD_LOGIC;
        a_M_real78_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real79_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real79_ce0 : OUT STD_LOGIC;
        a_M_real79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real79_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real79_ce1 : OUT STD_LOGIC;
        a_M_real79_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real80_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real80_ce0 : OUT STD_LOGIC;
        a_M_real80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real80_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real80_ce1 : OUT STD_LOGIC;
        a_M_real80_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real81_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real81_ce0 : OUT STD_LOGIC;
        a_M_real81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real81_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real81_ce1 : OUT STD_LOGIC;
        a_M_real81_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real82_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real82_ce0 : OUT STD_LOGIC;
        a_M_real82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real82_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real82_ce1 : OUT STD_LOGIC;
        a_M_real82_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real83_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real83_ce0 : OUT STD_LOGIC;
        a_M_real83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real83_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real83_ce1 : OUT STD_LOGIC;
        a_M_real83_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real84_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real84_ce0 : OUT STD_LOGIC;
        a_M_real84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real84_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real84_ce1 : OUT STD_LOGIC;
        a_M_real84_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real85_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real85_ce0 : OUT STD_LOGIC;
        a_M_real85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real85_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real85_ce1 : OUT STD_LOGIC;
        a_M_real85_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real86_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real86_ce0 : OUT STD_LOGIC;
        a_M_real86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real86_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real86_ce1 : OUT STD_LOGIC;
        a_M_real86_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real87_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real87_ce0 : OUT STD_LOGIC;
        a_M_real87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real87_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real87_ce1 : OUT STD_LOGIC;
        a_M_real87_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real88_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real88_ce0 : OUT STD_LOGIC;
        a_M_real88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real88_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real88_ce1 : OUT STD_LOGIC;
        a_M_real88_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real89_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real89_ce0 : OUT STD_LOGIC;
        a_M_real89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real89_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real89_ce1 : OUT STD_LOGIC;
        a_M_real89_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real90_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real90_ce0 : OUT STD_LOGIC;
        a_M_real90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real90_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real90_ce1 : OUT STD_LOGIC;
        a_M_real90_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real91_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real91_ce0 : OUT STD_LOGIC;
        a_M_real91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real91_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real91_ce1 : OUT STD_LOGIC;
        a_M_real91_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real92_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real92_ce0 : OUT STD_LOGIC;
        a_M_real92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real92_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real92_ce1 : OUT STD_LOGIC;
        a_M_real92_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real93_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real93_ce0 : OUT STD_LOGIC;
        a_M_real93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real93_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real93_ce1 : OUT STD_LOGIC;
        a_M_real93_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real94_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real94_ce0 : OUT STD_LOGIC;
        a_M_real94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real94_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real94_ce1 : OUT STD_LOGIC;
        a_M_real94_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real95_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real95_ce0 : OUT STD_LOGIC;
        a_M_real95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real95_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real95_ce1 : OUT STD_LOGIC;
        a_M_real95_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real96_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real96_ce0 : OUT STD_LOGIC;
        a_M_real96_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real96_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real96_ce1 : OUT STD_LOGIC;
        a_M_real96_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real97_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real97_ce0 : OUT STD_LOGIC;
        a_M_real97_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real97_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real97_ce1 : OUT STD_LOGIC;
        a_M_real97_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real98_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real98_ce0 : OUT STD_LOGIC;
        a_M_real98_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real98_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real98_ce1 : OUT STD_LOGIC;
        a_M_real98_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real99_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real99_ce0 : OUT STD_LOGIC;
        a_M_real99_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real99_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real99_ce1 : OUT STD_LOGIC;
        a_M_real99_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real100_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real100_ce0 : OUT STD_LOGIC;
        a_M_real100_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real100_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real100_ce1 : OUT STD_LOGIC;
        a_M_real100_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real101_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real101_ce0 : OUT STD_LOGIC;
        a_M_real101_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real101_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real101_ce1 : OUT STD_LOGIC;
        a_M_real101_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real102_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real102_ce0 : OUT STD_LOGIC;
        a_M_real102_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real102_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real102_ce1 : OUT STD_LOGIC;
        a_M_real102_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real103_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real103_ce0 : OUT STD_LOGIC;
        a_M_real103_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real103_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real103_ce1 : OUT STD_LOGIC;
        a_M_real103_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real104_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real104_ce0 : OUT STD_LOGIC;
        a_M_real104_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real104_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real104_ce1 : OUT STD_LOGIC;
        a_M_real104_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real105_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real105_ce0 : OUT STD_LOGIC;
        a_M_real105_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real105_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real105_ce1 : OUT STD_LOGIC;
        a_M_real105_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real106_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real106_ce0 : OUT STD_LOGIC;
        a_M_real106_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real106_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real106_ce1 : OUT STD_LOGIC;
        a_M_real106_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real107_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real107_ce0 : OUT STD_LOGIC;
        a_M_real107_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real107_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real107_ce1 : OUT STD_LOGIC;
        a_M_real107_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real108_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real108_ce0 : OUT STD_LOGIC;
        a_M_real108_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real108_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real108_ce1 : OUT STD_LOGIC;
        a_M_real108_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real109_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real109_ce0 : OUT STD_LOGIC;
        a_M_real109_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real109_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real109_ce1 : OUT STD_LOGIC;
        a_M_real109_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real110_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real110_ce0 : OUT STD_LOGIC;
        a_M_real110_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real110_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real110_ce1 : OUT STD_LOGIC;
        a_M_real110_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real111_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real111_ce0 : OUT STD_LOGIC;
        a_M_real111_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real111_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real111_ce1 : OUT STD_LOGIC;
        a_M_real111_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real112_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real112_ce0 : OUT STD_LOGIC;
        a_M_real112_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real112_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real112_ce1 : OUT STD_LOGIC;
        a_M_real112_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real113_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real113_ce0 : OUT STD_LOGIC;
        a_M_real113_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real113_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real113_ce1 : OUT STD_LOGIC;
        a_M_real113_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real114_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real114_ce0 : OUT STD_LOGIC;
        a_M_real114_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real114_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real114_ce1 : OUT STD_LOGIC;
        a_M_real114_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real115_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real115_ce0 : OUT STD_LOGIC;
        a_M_real115_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real115_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real115_ce1 : OUT STD_LOGIC;
        a_M_real115_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real116_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real116_ce0 : OUT STD_LOGIC;
        a_M_real116_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real116_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real116_ce1 : OUT STD_LOGIC;
        a_M_real116_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real117_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real117_ce0 : OUT STD_LOGIC;
        a_M_real117_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real117_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real117_ce1 : OUT STD_LOGIC;
        a_M_real117_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real118_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real118_ce0 : OUT STD_LOGIC;
        a_M_real118_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real118_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real118_ce1 : OUT STD_LOGIC;
        a_M_real118_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real119_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real119_ce0 : OUT STD_LOGIC;
        a_M_real119_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real119_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real119_ce1 : OUT STD_LOGIC;
        a_M_real119_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real120_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real120_ce0 : OUT STD_LOGIC;
        a_M_real120_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real120_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real120_ce1 : OUT STD_LOGIC;
        a_M_real120_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real121_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real121_ce0 : OUT STD_LOGIC;
        a_M_real121_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real121_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real121_ce1 : OUT STD_LOGIC;
        a_M_real121_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real122_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real122_ce0 : OUT STD_LOGIC;
        a_M_real122_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real122_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real122_ce1 : OUT STD_LOGIC;
        a_M_real122_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real123_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real123_ce0 : OUT STD_LOGIC;
        a_M_real123_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real123_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real123_ce1 : OUT STD_LOGIC;
        a_M_real123_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real124_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real124_ce0 : OUT STD_LOGIC;
        a_M_real124_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real124_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real124_ce1 : OUT STD_LOGIC;
        a_M_real124_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real125_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real125_ce0 : OUT STD_LOGIC;
        a_M_real125_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real125_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real125_ce1 : OUT STD_LOGIC;
        a_M_real125_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real126_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real126_ce0 : OUT STD_LOGIC;
        a_M_real126_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real126_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real126_ce1 : OUT STD_LOGIC;
        a_M_real126_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real127_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real127_ce0 : OUT STD_LOGIC;
        a_M_real127_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_real127_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_real127_ce1 : OUT STD_LOGIC;
        a_M_real127_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag_ce0 : OUT STD_LOGIC;
        a_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag_ce1 : OUT STD_LOGIC;
        a_M_imag_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag128_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag128_ce0 : OUT STD_LOGIC;
        a_M_imag128_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag128_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag128_ce1 : OUT STD_LOGIC;
        a_M_imag128_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag129_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag129_ce0 : OUT STD_LOGIC;
        a_M_imag129_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag129_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag129_ce1 : OUT STD_LOGIC;
        a_M_imag129_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag130_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag130_ce0 : OUT STD_LOGIC;
        a_M_imag130_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag130_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag130_ce1 : OUT STD_LOGIC;
        a_M_imag130_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag131_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag131_ce0 : OUT STD_LOGIC;
        a_M_imag131_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag131_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag131_ce1 : OUT STD_LOGIC;
        a_M_imag131_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag132_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag132_ce0 : OUT STD_LOGIC;
        a_M_imag132_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag132_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag132_ce1 : OUT STD_LOGIC;
        a_M_imag132_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag133_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag133_ce0 : OUT STD_LOGIC;
        a_M_imag133_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag133_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag133_ce1 : OUT STD_LOGIC;
        a_M_imag133_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag134_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag134_ce0 : OUT STD_LOGIC;
        a_M_imag134_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag134_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag134_ce1 : OUT STD_LOGIC;
        a_M_imag134_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag135_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag135_ce0 : OUT STD_LOGIC;
        a_M_imag135_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag135_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag135_ce1 : OUT STD_LOGIC;
        a_M_imag135_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag136_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag136_ce0 : OUT STD_LOGIC;
        a_M_imag136_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag136_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag136_ce1 : OUT STD_LOGIC;
        a_M_imag136_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag137_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag137_ce0 : OUT STD_LOGIC;
        a_M_imag137_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag137_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag137_ce1 : OUT STD_LOGIC;
        a_M_imag137_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag138_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag138_ce0 : OUT STD_LOGIC;
        a_M_imag138_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag138_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag138_ce1 : OUT STD_LOGIC;
        a_M_imag138_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag139_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag139_ce0 : OUT STD_LOGIC;
        a_M_imag139_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag139_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag139_ce1 : OUT STD_LOGIC;
        a_M_imag139_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag140_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag140_ce0 : OUT STD_LOGIC;
        a_M_imag140_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag140_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag140_ce1 : OUT STD_LOGIC;
        a_M_imag140_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag141_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag141_ce0 : OUT STD_LOGIC;
        a_M_imag141_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag141_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag141_ce1 : OUT STD_LOGIC;
        a_M_imag141_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag142_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag142_ce0 : OUT STD_LOGIC;
        a_M_imag142_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag142_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag142_ce1 : OUT STD_LOGIC;
        a_M_imag142_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag143_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag143_ce0 : OUT STD_LOGIC;
        a_M_imag143_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag143_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag143_ce1 : OUT STD_LOGIC;
        a_M_imag143_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag144_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag144_ce0 : OUT STD_LOGIC;
        a_M_imag144_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag144_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag144_ce1 : OUT STD_LOGIC;
        a_M_imag144_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag145_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag145_ce0 : OUT STD_LOGIC;
        a_M_imag145_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag145_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag145_ce1 : OUT STD_LOGIC;
        a_M_imag145_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag146_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag146_ce0 : OUT STD_LOGIC;
        a_M_imag146_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag146_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag146_ce1 : OUT STD_LOGIC;
        a_M_imag146_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag147_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag147_ce0 : OUT STD_LOGIC;
        a_M_imag147_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag147_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag147_ce1 : OUT STD_LOGIC;
        a_M_imag147_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag148_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag148_ce0 : OUT STD_LOGIC;
        a_M_imag148_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag148_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag148_ce1 : OUT STD_LOGIC;
        a_M_imag148_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag149_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag149_ce0 : OUT STD_LOGIC;
        a_M_imag149_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag149_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag149_ce1 : OUT STD_LOGIC;
        a_M_imag149_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag150_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag150_ce0 : OUT STD_LOGIC;
        a_M_imag150_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag150_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag150_ce1 : OUT STD_LOGIC;
        a_M_imag150_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag151_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag151_ce0 : OUT STD_LOGIC;
        a_M_imag151_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag151_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag151_ce1 : OUT STD_LOGIC;
        a_M_imag151_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag152_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag152_ce0 : OUT STD_LOGIC;
        a_M_imag152_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag152_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag152_ce1 : OUT STD_LOGIC;
        a_M_imag152_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag153_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag153_ce0 : OUT STD_LOGIC;
        a_M_imag153_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag153_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag153_ce1 : OUT STD_LOGIC;
        a_M_imag153_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag154_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag154_ce0 : OUT STD_LOGIC;
        a_M_imag154_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag154_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag154_ce1 : OUT STD_LOGIC;
        a_M_imag154_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag155_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag155_ce0 : OUT STD_LOGIC;
        a_M_imag155_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag155_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag155_ce1 : OUT STD_LOGIC;
        a_M_imag155_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag156_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag156_ce0 : OUT STD_LOGIC;
        a_M_imag156_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag156_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag156_ce1 : OUT STD_LOGIC;
        a_M_imag156_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag157_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag157_ce0 : OUT STD_LOGIC;
        a_M_imag157_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag157_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag157_ce1 : OUT STD_LOGIC;
        a_M_imag157_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag158_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag158_ce0 : OUT STD_LOGIC;
        a_M_imag158_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag158_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag158_ce1 : OUT STD_LOGIC;
        a_M_imag158_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag159_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag159_ce0 : OUT STD_LOGIC;
        a_M_imag159_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag159_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag159_ce1 : OUT STD_LOGIC;
        a_M_imag159_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag160_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag160_ce0 : OUT STD_LOGIC;
        a_M_imag160_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag160_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag160_ce1 : OUT STD_LOGIC;
        a_M_imag160_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag161_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag161_ce0 : OUT STD_LOGIC;
        a_M_imag161_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag161_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag161_ce1 : OUT STD_LOGIC;
        a_M_imag161_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag162_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag162_ce0 : OUT STD_LOGIC;
        a_M_imag162_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag162_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag162_ce1 : OUT STD_LOGIC;
        a_M_imag162_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag163_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag163_ce0 : OUT STD_LOGIC;
        a_M_imag163_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag163_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag163_ce1 : OUT STD_LOGIC;
        a_M_imag163_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag164_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag164_ce0 : OUT STD_LOGIC;
        a_M_imag164_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag164_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag164_ce1 : OUT STD_LOGIC;
        a_M_imag164_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag165_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag165_ce0 : OUT STD_LOGIC;
        a_M_imag165_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag165_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag165_ce1 : OUT STD_LOGIC;
        a_M_imag165_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag166_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag166_ce0 : OUT STD_LOGIC;
        a_M_imag166_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag166_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag166_ce1 : OUT STD_LOGIC;
        a_M_imag166_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag167_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag167_ce0 : OUT STD_LOGIC;
        a_M_imag167_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag167_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag167_ce1 : OUT STD_LOGIC;
        a_M_imag167_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag168_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag168_ce0 : OUT STD_LOGIC;
        a_M_imag168_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag168_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag168_ce1 : OUT STD_LOGIC;
        a_M_imag168_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag169_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag169_ce0 : OUT STD_LOGIC;
        a_M_imag169_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag169_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag169_ce1 : OUT STD_LOGIC;
        a_M_imag169_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag170_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag170_ce0 : OUT STD_LOGIC;
        a_M_imag170_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag170_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag170_ce1 : OUT STD_LOGIC;
        a_M_imag170_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag171_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag171_ce0 : OUT STD_LOGIC;
        a_M_imag171_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag171_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag171_ce1 : OUT STD_LOGIC;
        a_M_imag171_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag172_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag172_ce0 : OUT STD_LOGIC;
        a_M_imag172_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag172_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag172_ce1 : OUT STD_LOGIC;
        a_M_imag172_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag173_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag173_ce0 : OUT STD_LOGIC;
        a_M_imag173_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag173_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag173_ce1 : OUT STD_LOGIC;
        a_M_imag173_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag174_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag174_ce0 : OUT STD_LOGIC;
        a_M_imag174_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag174_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag174_ce1 : OUT STD_LOGIC;
        a_M_imag174_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag175_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag175_ce0 : OUT STD_LOGIC;
        a_M_imag175_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag175_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag175_ce1 : OUT STD_LOGIC;
        a_M_imag175_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag176_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag176_ce0 : OUT STD_LOGIC;
        a_M_imag176_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag176_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag176_ce1 : OUT STD_LOGIC;
        a_M_imag176_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag177_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag177_ce0 : OUT STD_LOGIC;
        a_M_imag177_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag177_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag177_ce1 : OUT STD_LOGIC;
        a_M_imag177_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag178_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag178_ce0 : OUT STD_LOGIC;
        a_M_imag178_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag178_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag178_ce1 : OUT STD_LOGIC;
        a_M_imag178_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag179_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag179_ce0 : OUT STD_LOGIC;
        a_M_imag179_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag179_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag179_ce1 : OUT STD_LOGIC;
        a_M_imag179_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag180_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag180_ce0 : OUT STD_LOGIC;
        a_M_imag180_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag180_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag180_ce1 : OUT STD_LOGIC;
        a_M_imag180_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag181_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag181_ce0 : OUT STD_LOGIC;
        a_M_imag181_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag181_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag181_ce1 : OUT STD_LOGIC;
        a_M_imag181_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag182_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag182_ce0 : OUT STD_LOGIC;
        a_M_imag182_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag182_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag182_ce1 : OUT STD_LOGIC;
        a_M_imag182_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag183_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag183_ce0 : OUT STD_LOGIC;
        a_M_imag183_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag183_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag183_ce1 : OUT STD_LOGIC;
        a_M_imag183_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag184_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag184_ce0 : OUT STD_LOGIC;
        a_M_imag184_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag184_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag184_ce1 : OUT STD_LOGIC;
        a_M_imag184_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag185_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag185_ce0 : OUT STD_LOGIC;
        a_M_imag185_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag185_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag185_ce1 : OUT STD_LOGIC;
        a_M_imag185_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag186_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag186_ce0 : OUT STD_LOGIC;
        a_M_imag186_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag186_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag186_ce1 : OUT STD_LOGIC;
        a_M_imag186_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag187_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag187_ce0 : OUT STD_LOGIC;
        a_M_imag187_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag187_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag187_ce1 : OUT STD_LOGIC;
        a_M_imag187_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag188_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag188_ce0 : OUT STD_LOGIC;
        a_M_imag188_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag188_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag188_ce1 : OUT STD_LOGIC;
        a_M_imag188_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag189_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag189_ce0 : OUT STD_LOGIC;
        a_M_imag189_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag189_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag189_ce1 : OUT STD_LOGIC;
        a_M_imag189_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag190_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag190_ce0 : OUT STD_LOGIC;
        a_M_imag190_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag190_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag190_ce1 : OUT STD_LOGIC;
        a_M_imag190_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag191_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag191_ce0 : OUT STD_LOGIC;
        a_M_imag191_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag191_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag191_ce1 : OUT STD_LOGIC;
        a_M_imag191_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag192_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag192_ce0 : OUT STD_LOGIC;
        a_M_imag192_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag192_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag192_ce1 : OUT STD_LOGIC;
        a_M_imag192_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag193_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag193_ce0 : OUT STD_LOGIC;
        a_M_imag193_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag193_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag193_ce1 : OUT STD_LOGIC;
        a_M_imag193_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag194_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag194_ce0 : OUT STD_LOGIC;
        a_M_imag194_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag194_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag194_ce1 : OUT STD_LOGIC;
        a_M_imag194_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag195_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag195_ce0 : OUT STD_LOGIC;
        a_M_imag195_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag195_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag195_ce1 : OUT STD_LOGIC;
        a_M_imag195_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag196_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag196_ce0 : OUT STD_LOGIC;
        a_M_imag196_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag196_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag196_ce1 : OUT STD_LOGIC;
        a_M_imag196_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag197_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag197_ce0 : OUT STD_LOGIC;
        a_M_imag197_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag197_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag197_ce1 : OUT STD_LOGIC;
        a_M_imag197_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag198_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag198_ce0 : OUT STD_LOGIC;
        a_M_imag198_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag198_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag198_ce1 : OUT STD_LOGIC;
        a_M_imag198_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag199_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag199_ce0 : OUT STD_LOGIC;
        a_M_imag199_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag199_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag199_ce1 : OUT STD_LOGIC;
        a_M_imag199_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag200_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag200_ce0 : OUT STD_LOGIC;
        a_M_imag200_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag200_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag200_ce1 : OUT STD_LOGIC;
        a_M_imag200_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag201_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag201_ce0 : OUT STD_LOGIC;
        a_M_imag201_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag201_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag201_ce1 : OUT STD_LOGIC;
        a_M_imag201_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag202_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag202_ce0 : OUT STD_LOGIC;
        a_M_imag202_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag202_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag202_ce1 : OUT STD_LOGIC;
        a_M_imag202_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag203_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag203_ce0 : OUT STD_LOGIC;
        a_M_imag203_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag203_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag203_ce1 : OUT STD_LOGIC;
        a_M_imag203_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag204_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag204_ce0 : OUT STD_LOGIC;
        a_M_imag204_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag204_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag204_ce1 : OUT STD_LOGIC;
        a_M_imag204_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag205_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag205_ce0 : OUT STD_LOGIC;
        a_M_imag205_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag205_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag205_ce1 : OUT STD_LOGIC;
        a_M_imag205_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag206_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag206_ce0 : OUT STD_LOGIC;
        a_M_imag206_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag206_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag206_ce1 : OUT STD_LOGIC;
        a_M_imag206_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag207_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag207_ce0 : OUT STD_LOGIC;
        a_M_imag207_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag207_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag207_ce1 : OUT STD_LOGIC;
        a_M_imag207_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag208_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag208_ce0 : OUT STD_LOGIC;
        a_M_imag208_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag208_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag208_ce1 : OUT STD_LOGIC;
        a_M_imag208_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag209_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag209_ce0 : OUT STD_LOGIC;
        a_M_imag209_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag209_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag209_ce1 : OUT STD_LOGIC;
        a_M_imag209_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag210_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag210_ce0 : OUT STD_LOGIC;
        a_M_imag210_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag210_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag210_ce1 : OUT STD_LOGIC;
        a_M_imag210_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag211_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag211_ce0 : OUT STD_LOGIC;
        a_M_imag211_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag211_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag211_ce1 : OUT STD_LOGIC;
        a_M_imag211_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag212_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag212_ce0 : OUT STD_LOGIC;
        a_M_imag212_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag212_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag212_ce1 : OUT STD_LOGIC;
        a_M_imag212_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag213_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag213_ce0 : OUT STD_LOGIC;
        a_M_imag213_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag213_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag213_ce1 : OUT STD_LOGIC;
        a_M_imag213_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag214_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag214_ce0 : OUT STD_LOGIC;
        a_M_imag214_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag214_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag214_ce1 : OUT STD_LOGIC;
        a_M_imag214_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag215_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag215_ce0 : OUT STD_LOGIC;
        a_M_imag215_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag215_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag215_ce1 : OUT STD_LOGIC;
        a_M_imag215_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag216_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag216_ce0 : OUT STD_LOGIC;
        a_M_imag216_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag216_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag216_ce1 : OUT STD_LOGIC;
        a_M_imag216_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag217_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag217_ce0 : OUT STD_LOGIC;
        a_M_imag217_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag217_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag217_ce1 : OUT STD_LOGIC;
        a_M_imag217_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag218_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag218_ce0 : OUT STD_LOGIC;
        a_M_imag218_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag218_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag218_ce1 : OUT STD_LOGIC;
        a_M_imag218_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag219_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag219_ce0 : OUT STD_LOGIC;
        a_M_imag219_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag219_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag219_ce1 : OUT STD_LOGIC;
        a_M_imag219_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag220_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag220_ce0 : OUT STD_LOGIC;
        a_M_imag220_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag220_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag220_ce1 : OUT STD_LOGIC;
        a_M_imag220_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag221_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag221_ce0 : OUT STD_LOGIC;
        a_M_imag221_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag221_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag221_ce1 : OUT STD_LOGIC;
        a_M_imag221_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag222_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag222_ce0 : OUT STD_LOGIC;
        a_M_imag222_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag222_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag222_ce1 : OUT STD_LOGIC;
        a_M_imag222_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag223_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag223_ce0 : OUT STD_LOGIC;
        a_M_imag223_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag223_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag223_ce1 : OUT STD_LOGIC;
        a_M_imag223_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag224_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag224_ce0 : OUT STD_LOGIC;
        a_M_imag224_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag224_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag224_ce1 : OUT STD_LOGIC;
        a_M_imag224_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag225_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag225_ce0 : OUT STD_LOGIC;
        a_M_imag225_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag225_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag225_ce1 : OUT STD_LOGIC;
        a_M_imag225_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag226_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag226_ce0 : OUT STD_LOGIC;
        a_M_imag226_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag226_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag226_ce1 : OUT STD_LOGIC;
        a_M_imag226_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag227_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag227_ce0 : OUT STD_LOGIC;
        a_M_imag227_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag227_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag227_ce1 : OUT STD_LOGIC;
        a_M_imag227_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag228_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag228_ce0 : OUT STD_LOGIC;
        a_M_imag228_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag228_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag228_ce1 : OUT STD_LOGIC;
        a_M_imag228_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag229_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag229_ce0 : OUT STD_LOGIC;
        a_M_imag229_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag229_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag229_ce1 : OUT STD_LOGIC;
        a_M_imag229_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag230_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag230_ce0 : OUT STD_LOGIC;
        a_M_imag230_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag230_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag230_ce1 : OUT STD_LOGIC;
        a_M_imag230_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag231_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag231_ce0 : OUT STD_LOGIC;
        a_M_imag231_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag231_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag231_ce1 : OUT STD_LOGIC;
        a_M_imag231_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag232_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag232_ce0 : OUT STD_LOGIC;
        a_M_imag232_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag232_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag232_ce1 : OUT STD_LOGIC;
        a_M_imag232_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag233_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag233_ce0 : OUT STD_LOGIC;
        a_M_imag233_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag233_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag233_ce1 : OUT STD_LOGIC;
        a_M_imag233_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag234_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag234_ce0 : OUT STD_LOGIC;
        a_M_imag234_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag234_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag234_ce1 : OUT STD_LOGIC;
        a_M_imag234_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag235_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag235_ce0 : OUT STD_LOGIC;
        a_M_imag235_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag235_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag235_ce1 : OUT STD_LOGIC;
        a_M_imag235_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag236_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag236_ce0 : OUT STD_LOGIC;
        a_M_imag236_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag236_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag236_ce1 : OUT STD_LOGIC;
        a_M_imag236_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag237_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag237_ce0 : OUT STD_LOGIC;
        a_M_imag237_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag237_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag237_ce1 : OUT STD_LOGIC;
        a_M_imag237_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag238_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag238_ce0 : OUT STD_LOGIC;
        a_M_imag238_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag238_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag238_ce1 : OUT STD_LOGIC;
        a_M_imag238_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag239_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag239_ce0 : OUT STD_LOGIC;
        a_M_imag239_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag239_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag239_ce1 : OUT STD_LOGIC;
        a_M_imag239_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag240_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag240_ce0 : OUT STD_LOGIC;
        a_M_imag240_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag240_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag240_ce1 : OUT STD_LOGIC;
        a_M_imag240_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag241_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag241_ce0 : OUT STD_LOGIC;
        a_M_imag241_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag241_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag241_ce1 : OUT STD_LOGIC;
        a_M_imag241_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag242_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag242_ce0 : OUT STD_LOGIC;
        a_M_imag242_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag242_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag242_ce1 : OUT STD_LOGIC;
        a_M_imag242_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag243_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag243_ce0 : OUT STD_LOGIC;
        a_M_imag243_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag243_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag243_ce1 : OUT STD_LOGIC;
        a_M_imag243_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag244_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag244_ce0 : OUT STD_LOGIC;
        a_M_imag244_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag244_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag244_ce1 : OUT STD_LOGIC;
        a_M_imag244_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag245_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag245_ce0 : OUT STD_LOGIC;
        a_M_imag245_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag245_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag245_ce1 : OUT STD_LOGIC;
        a_M_imag245_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag246_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag246_ce0 : OUT STD_LOGIC;
        a_M_imag246_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag246_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag246_ce1 : OUT STD_LOGIC;
        a_M_imag246_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag247_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag247_ce0 : OUT STD_LOGIC;
        a_M_imag247_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag247_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag247_ce1 : OUT STD_LOGIC;
        a_M_imag247_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag248_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag248_ce0 : OUT STD_LOGIC;
        a_M_imag248_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag248_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag248_ce1 : OUT STD_LOGIC;
        a_M_imag248_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag249_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag249_ce0 : OUT STD_LOGIC;
        a_M_imag249_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag249_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag249_ce1 : OUT STD_LOGIC;
        a_M_imag249_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag250_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag250_ce0 : OUT STD_LOGIC;
        a_M_imag250_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag250_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag250_ce1 : OUT STD_LOGIC;
        a_M_imag250_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag251_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag251_ce0 : OUT STD_LOGIC;
        a_M_imag251_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag251_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag251_ce1 : OUT STD_LOGIC;
        a_M_imag251_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag252_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag252_ce0 : OUT STD_LOGIC;
        a_M_imag252_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag252_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag252_ce1 : OUT STD_LOGIC;
        a_M_imag252_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag253_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag253_ce0 : OUT STD_LOGIC;
        a_M_imag253_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag253_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag253_ce1 : OUT STD_LOGIC;
        a_M_imag253_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag254_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag254_ce0 : OUT STD_LOGIC;
        a_M_imag254_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag254_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        a_M_imag254_ce1 : OUT STD_LOGIC;
        a_M_imag254_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_0_ce0 : OUT STD_LOGIC;
        b_M_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_0_ce1 : OUT STD_LOGIC;
        b_M_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_1_ce0 : OUT STD_LOGIC;
        b_M_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_1_ce1 : OUT STD_LOGIC;
        b_M_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_2_ce0 : OUT STD_LOGIC;
        b_M_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_2_ce1 : OUT STD_LOGIC;
        b_M_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_3_ce0 : OUT STD_LOGIC;
        b_M_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_3_ce1 : OUT STD_LOGIC;
        b_M_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_4_ce0 : OUT STD_LOGIC;
        b_M_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_4_ce1 : OUT STD_LOGIC;
        b_M_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_5_ce0 : OUT STD_LOGIC;
        b_M_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_5_ce1 : OUT STD_LOGIC;
        b_M_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_6_ce0 : OUT STD_LOGIC;
        b_M_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_6_ce1 : OUT STD_LOGIC;
        b_M_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_7_ce0 : OUT STD_LOGIC;
        b_M_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_7_ce1 : OUT STD_LOGIC;
        b_M_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_8_ce0 : OUT STD_LOGIC;
        b_M_imag_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_8_ce1 : OUT STD_LOGIC;
        b_M_imag_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_9_ce0 : OUT STD_LOGIC;
        b_M_imag_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_9_ce1 : OUT STD_LOGIC;
        b_M_imag_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_10_ce0 : OUT STD_LOGIC;
        b_M_imag_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_10_ce1 : OUT STD_LOGIC;
        b_M_imag_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_11_ce0 : OUT STD_LOGIC;
        b_M_imag_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_11_ce1 : OUT STD_LOGIC;
        b_M_imag_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_12_ce0 : OUT STD_LOGIC;
        b_M_imag_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_12_ce1 : OUT STD_LOGIC;
        b_M_imag_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_13_ce0 : OUT STD_LOGIC;
        b_M_imag_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_13_ce1 : OUT STD_LOGIC;
        b_M_imag_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_14_ce0 : OUT STD_LOGIC;
        b_M_imag_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_14_ce1 : OUT STD_LOGIC;
        b_M_imag_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_15_ce0 : OUT STD_LOGIC;
        b_M_imag_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_15_ce1 : OUT STD_LOGIC;
        b_M_imag_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_16_ce0 : OUT STD_LOGIC;
        b_M_imag_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_16_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_16_ce1 : OUT STD_LOGIC;
        b_M_imag_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_17_ce0 : OUT STD_LOGIC;
        b_M_imag_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_17_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_17_ce1 : OUT STD_LOGIC;
        b_M_imag_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_18_ce0 : OUT STD_LOGIC;
        b_M_imag_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_18_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_18_ce1 : OUT STD_LOGIC;
        b_M_imag_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_19_ce0 : OUT STD_LOGIC;
        b_M_imag_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_19_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_19_ce1 : OUT STD_LOGIC;
        b_M_imag_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_20_ce0 : OUT STD_LOGIC;
        b_M_imag_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_20_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_20_ce1 : OUT STD_LOGIC;
        b_M_imag_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_21_ce0 : OUT STD_LOGIC;
        b_M_imag_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_21_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_21_ce1 : OUT STD_LOGIC;
        b_M_imag_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_22_ce0 : OUT STD_LOGIC;
        b_M_imag_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_22_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_22_ce1 : OUT STD_LOGIC;
        b_M_imag_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_23_ce0 : OUT STD_LOGIC;
        b_M_imag_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_23_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_23_ce1 : OUT STD_LOGIC;
        b_M_imag_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_24_ce0 : OUT STD_LOGIC;
        b_M_imag_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_24_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_24_ce1 : OUT STD_LOGIC;
        b_M_imag_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_25_ce0 : OUT STD_LOGIC;
        b_M_imag_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_25_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_25_ce1 : OUT STD_LOGIC;
        b_M_imag_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_26_ce0 : OUT STD_LOGIC;
        b_M_imag_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_26_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_26_ce1 : OUT STD_LOGIC;
        b_M_imag_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_27_ce0 : OUT STD_LOGIC;
        b_M_imag_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_27_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_27_ce1 : OUT STD_LOGIC;
        b_M_imag_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_28_ce0 : OUT STD_LOGIC;
        b_M_imag_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_28_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_28_ce1 : OUT STD_LOGIC;
        b_M_imag_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_29_ce0 : OUT STD_LOGIC;
        b_M_imag_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_29_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_29_ce1 : OUT STD_LOGIC;
        b_M_imag_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_30_ce0 : OUT STD_LOGIC;
        b_M_imag_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_30_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_30_ce1 : OUT STD_LOGIC;
        b_M_imag_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_31_ce0 : OUT STD_LOGIC;
        b_M_imag_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_31_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_31_ce1 : OUT STD_LOGIC;
        b_M_imag_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_32_ce0 : OUT STD_LOGIC;
        b_M_imag_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_32_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_32_ce1 : OUT STD_LOGIC;
        b_M_imag_32_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_33_ce0 : OUT STD_LOGIC;
        b_M_imag_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_33_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_33_ce1 : OUT STD_LOGIC;
        b_M_imag_33_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_34_ce0 : OUT STD_LOGIC;
        b_M_imag_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_34_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_34_ce1 : OUT STD_LOGIC;
        b_M_imag_34_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_35_ce0 : OUT STD_LOGIC;
        b_M_imag_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_35_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_35_ce1 : OUT STD_LOGIC;
        b_M_imag_35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_36_ce0 : OUT STD_LOGIC;
        b_M_imag_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_36_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_36_ce1 : OUT STD_LOGIC;
        b_M_imag_36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_37_ce0 : OUT STD_LOGIC;
        b_M_imag_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_37_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_37_ce1 : OUT STD_LOGIC;
        b_M_imag_37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_38_ce0 : OUT STD_LOGIC;
        b_M_imag_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_38_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_38_ce1 : OUT STD_LOGIC;
        b_M_imag_38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_39_ce0 : OUT STD_LOGIC;
        b_M_imag_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_39_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_39_ce1 : OUT STD_LOGIC;
        b_M_imag_39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_40_ce0 : OUT STD_LOGIC;
        b_M_imag_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_40_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_40_ce1 : OUT STD_LOGIC;
        b_M_imag_40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_41_ce0 : OUT STD_LOGIC;
        b_M_imag_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_41_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_41_ce1 : OUT STD_LOGIC;
        b_M_imag_41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_42_ce0 : OUT STD_LOGIC;
        b_M_imag_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_42_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_42_ce1 : OUT STD_LOGIC;
        b_M_imag_42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_43_ce0 : OUT STD_LOGIC;
        b_M_imag_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_43_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_43_ce1 : OUT STD_LOGIC;
        b_M_imag_43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_44_ce0 : OUT STD_LOGIC;
        b_M_imag_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_44_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_44_ce1 : OUT STD_LOGIC;
        b_M_imag_44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_45_ce0 : OUT STD_LOGIC;
        b_M_imag_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_45_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_45_ce1 : OUT STD_LOGIC;
        b_M_imag_45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_46_ce0 : OUT STD_LOGIC;
        b_M_imag_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_46_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_46_ce1 : OUT STD_LOGIC;
        b_M_imag_46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_47_ce0 : OUT STD_LOGIC;
        b_M_imag_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_47_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_47_ce1 : OUT STD_LOGIC;
        b_M_imag_47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_48_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_48_ce0 : OUT STD_LOGIC;
        b_M_imag_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_48_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_48_ce1 : OUT STD_LOGIC;
        b_M_imag_48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_49_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_49_ce0 : OUT STD_LOGIC;
        b_M_imag_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_49_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_49_ce1 : OUT STD_LOGIC;
        b_M_imag_49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_50_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_50_ce0 : OUT STD_LOGIC;
        b_M_imag_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_50_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_50_ce1 : OUT STD_LOGIC;
        b_M_imag_50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_51_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_51_ce0 : OUT STD_LOGIC;
        b_M_imag_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_51_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_51_ce1 : OUT STD_LOGIC;
        b_M_imag_51_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_52_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_52_ce0 : OUT STD_LOGIC;
        b_M_imag_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_52_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_52_ce1 : OUT STD_LOGIC;
        b_M_imag_52_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_53_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_53_ce0 : OUT STD_LOGIC;
        b_M_imag_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_53_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_53_ce1 : OUT STD_LOGIC;
        b_M_imag_53_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_54_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_54_ce0 : OUT STD_LOGIC;
        b_M_imag_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_54_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_54_ce1 : OUT STD_LOGIC;
        b_M_imag_54_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_55_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_55_ce0 : OUT STD_LOGIC;
        b_M_imag_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_55_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_55_ce1 : OUT STD_LOGIC;
        b_M_imag_55_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_56_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_56_ce0 : OUT STD_LOGIC;
        b_M_imag_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_56_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_56_ce1 : OUT STD_LOGIC;
        b_M_imag_56_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_57_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_57_ce0 : OUT STD_LOGIC;
        b_M_imag_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_57_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_57_ce1 : OUT STD_LOGIC;
        b_M_imag_57_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_58_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_58_ce0 : OUT STD_LOGIC;
        b_M_imag_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_58_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_58_ce1 : OUT STD_LOGIC;
        b_M_imag_58_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_59_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_59_ce0 : OUT STD_LOGIC;
        b_M_imag_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_59_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_59_ce1 : OUT STD_LOGIC;
        b_M_imag_59_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_60_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_60_ce0 : OUT STD_LOGIC;
        b_M_imag_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_60_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_60_ce1 : OUT STD_LOGIC;
        b_M_imag_60_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_61_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_61_ce0 : OUT STD_LOGIC;
        b_M_imag_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_61_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_61_ce1 : OUT STD_LOGIC;
        b_M_imag_61_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_62_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_62_ce0 : OUT STD_LOGIC;
        b_M_imag_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_62_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_62_ce1 : OUT STD_LOGIC;
        b_M_imag_62_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_63_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_63_ce0 : OUT STD_LOGIC;
        b_M_imag_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_63_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_63_ce1 : OUT STD_LOGIC;
        b_M_imag_63_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_64_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_64_ce0 : OUT STD_LOGIC;
        b_M_imag_64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_64_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_64_ce1 : OUT STD_LOGIC;
        b_M_imag_64_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_65_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_65_ce0 : OUT STD_LOGIC;
        b_M_imag_65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_65_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_65_ce1 : OUT STD_LOGIC;
        b_M_imag_65_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_66_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_66_ce0 : OUT STD_LOGIC;
        b_M_imag_66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_66_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_66_ce1 : OUT STD_LOGIC;
        b_M_imag_66_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_67_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_67_ce0 : OUT STD_LOGIC;
        b_M_imag_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_67_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_67_ce1 : OUT STD_LOGIC;
        b_M_imag_67_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_68_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_68_ce0 : OUT STD_LOGIC;
        b_M_imag_68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_68_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_68_ce1 : OUT STD_LOGIC;
        b_M_imag_68_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_69_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_69_ce0 : OUT STD_LOGIC;
        b_M_imag_69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_69_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_69_ce1 : OUT STD_LOGIC;
        b_M_imag_69_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_70_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_70_ce0 : OUT STD_LOGIC;
        b_M_imag_70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_70_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_70_ce1 : OUT STD_LOGIC;
        b_M_imag_70_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_71_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_71_ce0 : OUT STD_LOGIC;
        b_M_imag_71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_71_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_71_ce1 : OUT STD_LOGIC;
        b_M_imag_71_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_72_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_72_ce0 : OUT STD_LOGIC;
        b_M_imag_72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_72_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_72_ce1 : OUT STD_LOGIC;
        b_M_imag_72_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_73_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_73_ce0 : OUT STD_LOGIC;
        b_M_imag_73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_73_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_73_ce1 : OUT STD_LOGIC;
        b_M_imag_73_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_74_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_74_ce0 : OUT STD_LOGIC;
        b_M_imag_74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_74_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_74_ce1 : OUT STD_LOGIC;
        b_M_imag_74_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_75_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_75_ce0 : OUT STD_LOGIC;
        b_M_imag_75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_75_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_75_ce1 : OUT STD_LOGIC;
        b_M_imag_75_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_76_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_76_ce0 : OUT STD_LOGIC;
        b_M_imag_76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_76_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_76_ce1 : OUT STD_LOGIC;
        b_M_imag_76_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_77_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_77_ce0 : OUT STD_LOGIC;
        b_M_imag_77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_77_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_77_ce1 : OUT STD_LOGIC;
        b_M_imag_77_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_78_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_78_ce0 : OUT STD_LOGIC;
        b_M_imag_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_78_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_78_ce1 : OUT STD_LOGIC;
        b_M_imag_78_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_79_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_79_ce0 : OUT STD_LOGIC;
        b_M_imag_79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_79_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_79_ce1 : OUT STD_LOGIC;
        b_M_imag_79_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_80_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_80_ce0 : OUT STD_LOGIC;
        b_M_imag_80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_80_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_80_ce1 : OUT STD_LOGIC;
        b_M_imag_80_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_81_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_81_ce0 : OUT STD_LOGIC;
        b_M_imag_81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_81_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_81_ce1 : OUT STD_LOGIC;
        b_M_imag_81_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_82_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_82_ce0 : OUT STD_LOGIC;
        b_M_imag_82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_82_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_82_ce1 : OUT STD_LOGIC;
        b_M_imag_82_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_83_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_83_ce0 : OUT STD_LOGIC;
        b_M_imag_83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_83_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_83_ce1 : OUT STD_LOGIC;
        b_M_imag_83_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_84_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_84_ce0 : OUT STD_LOGIC;
        b_M_imag_84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_84_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_84_ce1 : OUT STD_LOGIC;
        b_M_imag_84_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_85_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_85_ce0 : OUT STD_LOGIC;
        b_M_imag_85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_85_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_85_ce1 : OUT STD_LOGIC;
        b_M_imag_85_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_86_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_86_ce0 : OUT STD_LOGIC;
        b_M_imag_86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_86_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_86_ce1 : OUT STD_LOGIC;
        b_M_imag_86_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_87_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_87_ce0 : OUT STD_LOGIC;
        b_M_imag_87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_87_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_87_ce1 : OUT STD_LOGIC;
        b_M_imag_87_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_88_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_88_ce0 : OUT STD_LOGIC;
        b_M_imag_88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_88_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_88_ce1 : OUT STD_LOGIC;
        b_M_imag_88_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_89_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_89_ce0 : OUT STD_LOGIC;
        b_M_imag_89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_89_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_89_ce1 : OUT STD_LOGIC;
        b_M_imag_89_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_90_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_90_ce0 : OUT STD_LOGIC;
        b_M_imag_90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_90_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_90_ce1 : OUT STD_LOGIC;
        b_M_imag_90_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_91_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_91_ce0 : OUT STD_LOGIC;
        b_M_imag_91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_91_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_91_ce1 : OUT STD_LOGIC;
        b_M_imag_91_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_92_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_92_ce0 : OUT STD_LOGIC;
        b_M_imag_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_92_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_92_ce1 : OUT STD_LOGIC;
        b_M_imag_92_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_93_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_93_ce0 : OUT STD_LOGIC;
        b_M_imag_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_93_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_93_ce1 : OUT STD_LOGIC;
        b_M_imag_93_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_94_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_94_ce0 : OUT STD_LOGIC;
        b_M_imag_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_94_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_94_ce1 : OUT STD_LOGIC;
        b_M_imag_94_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_95_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_95_ce0 : OUT STD_LOGIC;
        b_M_imag_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_95_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_95_ce1 : OUT STD_LOGIC;
        b_M_imag_95_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_96_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_96_ce0 : OUT STD_LOGIC;
        b_M_imag_96_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_96_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_96_ce1 : OUT STD_LOGIC;
        b_M_imag_96_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_97_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_97_ce0 : OUT STD_LOGIC;
        b_M_imag_97_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_97_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_97_ce1 : OUT STD_LOGIC;
        b_M_imag_97_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_98_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_98_ce0 : OUT STD_LOGIC;
        b_M_imag_98_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_98_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_98_ce1 : OUT STD_LOGIC;
        b_M_imag_98_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_99_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_99_ce0 : OUT STD_LOGIC;
        b_M_imag_99_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_99_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_99_ce1 : OUT STD_LOGIC;
        b_M_imag_99_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_100_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_100_ce0 : OUT STD_LOGIC;
        b_M_imag_100_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_100_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_100_ce1 : OUT STD_LOGIC;
        b_M_imag_100_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_101_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_101_ce0 : OUT STD_LOGIC;
        b_M_imag_101_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_101_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_101_ce1 : OUT STD_LOGIC;
        b_M_imag_101_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_102_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_102_ce0 : OUT STD_LOGIC;
        b_M_imag_102_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_102_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_102_ce1 : OUT STD_LOGIC;
        b_M_imag_102_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_103_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_103_ce0 : OUT STD_LOGIC;
        b_M_imag_103_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_103_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_103_ce1 : OUT STD_LOGIC;
        b_M_imag_103_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_104_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_104_ce0 : OUT STD_LOGIC;
        b_M_imag_104_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_104_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_104_ce1 : OUT STD_LOGIC;
        b_M_imag_104_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_105_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_105_ce0 : OUT STD_LOGIC;
        b_M_imag_105_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_105_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_105_ce1 : OUT STD_LOGIC;
        b_M_imag_105_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_106_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_106_ce0 : OUT STD_LOGIC;
        b_M_imag_106_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_106_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_106_ce1 : OUT STD_LOGIC;
        b_M_imag_106_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_107_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_107_ce0 : OUT STD_LOGIC;
        b_M_imag_107_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_107_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_107_ce1 : OUT STD_LOGIC;
        b_M_imag_107_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_108_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_108_ce0 : OUT STD_LOGIC;
        b_M_imag_108_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_108_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_108_ce1 : OUT STD_LOGIC;
        b_M_imag_108_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_109_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_109_ce0 : OUT STD_LOGIC;
        b_M_imag_109_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_109_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_109_ce1 : OUT STD_LOGIC;
        b_M_imag_109_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_110_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_110_ce0 : OUT STD_LOGIC;
        b_M_imag_110_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_110_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_110_ce1 : OUT STD_LOGIC;
        b_M_imag_110_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_111_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_111_ce0 : OUT STD_LOGIC;
        b_M_imag_111_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_111_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_111_ce1 : OUT STD_LOGIC;
        b_M_imag_111_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_112_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_112_ce0 : OUT STD_LOGIC;
        b_M_imag_112_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_112_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_112_ce1 : OUT STD_LOGIC;
        b_M_imag_112_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_113_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_113_ce0 : OUT STD_LOGIC;
        b_M_imag_113_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_113_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_113_ce1 : OUT STD_LOGIC;
        b_M_imag_113_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_114_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_114_ce0 : OUT STD_LOGIC;
        b_M_imag_114_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_114_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_114_ce1 : OUT STD_LOGIC;
        b_M_imag_114_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_115_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_115_ce0 : OUT STD_LOGIC;
        b_M_imag_115_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_115_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_115_ce1 : OUT STD_LOGIC;
        b_M_imag_115_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_116_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_116_ce0 : OUT STD_LOGIC;
        b_M_imag_116_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_116_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_116_ce1 : OUT STD_LOGIC;
        b_M_imag_116_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_117_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_117_ce0 : OUT STD_LOGIC;
        b_M_imag_117_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_117_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_117_ce1 : OUT STD_LOGIC;
        b_M_imag_117_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_118_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_118_ce0 : OUT STD_LOGIC;
        b_M_imag_118_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_118_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_118_ce1 : OUT STD_LOGIC;
        b_M_imag_118_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_119_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_119_ce0 : OUT STD_LOGIC;
        b_M_imag_119_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_119_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_119_ce1 : OUT STD_LOGIC;
        b_M_imag_119_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_120_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_120_ce0 : OUT STD_LOGIC;
        b_M_imag_120_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_120_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_120_ce1 : OUT STD_LOGIC;
        b_M_imag_120_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_121_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_121_ce0 : OUT STD_LOGIC;
        b_M_imag_121_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_121_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_121_ce1 : OUT STD_LOGIC;
        b_M_imag_121_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_122_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_122_ce0 : OUT STD_LOGIC;
        b_M_imag_122_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_122_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_122_ce1 : OUT STD_LOGIC;
        b_M_imag_122_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_123_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_123_ce0 : OUT STD_LOGIC;
        b_M_imag_123_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_123_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_123_ce1 : OUT STD_LOGIC;
        b_M_imag_123_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_124_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_124_ce0 : OUT STD_LOGIC;
        b_M_imag_124_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_124_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_124_ce1 : OUT STD_LOGIC;
        b_M_imag_124_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_125_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_125_ce0 : OUT STD_LOGIC;
        b_M_imag_125_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_125_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_125_ce1 : OUT STD_LOGIC;
        b_M_imag_125_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_126_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_126_ce0 : OUT STD_LOGIC;
        b_M_imag_126_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_126_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_126_ce1 : OUT STD_LOGIC;
        b_M_imag_126_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_127_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_127_ce0 : OUT STD_LOGIC;
        b_M_imag_127_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag_127_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        b_M_imag_127_ce1 : OUT STD_LOGIC;
        b_M_imag_127_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_0_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_1_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_2_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_3_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_4_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_5_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_6_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_7_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_8_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_8_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_8_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_8_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_9_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_9_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_9_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_9_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_10_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_10_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_10_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_10_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_11_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_11_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_11_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_11_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_12_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_12_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_12_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_12_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_13_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_13_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_13_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_13_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_14_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_14_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_14_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_14_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_15_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_15_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_15_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_15_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_16_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_16_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_16_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_16_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_17_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_17_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_17_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_17_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_18_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_18_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_18_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_18_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_19_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_19_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_19_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_19_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_20_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_20_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_20_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_20_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_21_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_21_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_21_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_21_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_22_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_22_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_22_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_22_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_23_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_23_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_23_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_23_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_24_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_24_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_24_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_24_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_25_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_25_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_25_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_25_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_26_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_26_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_26_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_26_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_27_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_27_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_27_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_27_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_28_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_28_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_28_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_28_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_29_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_29_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_29_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_29_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_30_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_30_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_30_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_30_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_31_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_31_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_31_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_31_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_32_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_32_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_32_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_32_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_33_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_33_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_33_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_33_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_34_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_34_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_34_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_34_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_35_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_35_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_35_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_35_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_36_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_36_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_36_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_36_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_37_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_37_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_37_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_37_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_38_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_38_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_38_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_38_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_39_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_39_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_39_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_39_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_40_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_40_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_40_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_40_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_41_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_41_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_41_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_41_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_42_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_42_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_42_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_42_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_43_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_43_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_43_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_43_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_44_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_44_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_44_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_44_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_45_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_45_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_45_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_45_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_46_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_46_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_46_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_46_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_47_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_47_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_47_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_47_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_48_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_48_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_48_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_48_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_49_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_49_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_49_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_49_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_50_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_50_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_50_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_50_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_51_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_51_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_51_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_51_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_52_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_52_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_52_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_52_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_53_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_53_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_53_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_53_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_54_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_54_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_54_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_54_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_55_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_55_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_55_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_55_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_56_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_56_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_56_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_56_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_57_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_57_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_57_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_57_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_58_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_58_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_58_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_58_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_59_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_59_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_59_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_59_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_60_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_60_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_60_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_60_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_61_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_61_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_61_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_61_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_62_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_62_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_62_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_62_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_63_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_63_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_63_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
        out_M_real_63_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_90 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_91 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_92 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_93 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_94 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_95 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_96 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_97 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_98 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_99 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_100 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_101 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_102 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_103 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_104 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_105 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_106 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_107 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_108 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_109 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_110 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_111 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_112 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_113 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_114 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_115 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_116 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_117 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_118 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_119 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_120 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_121 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_122 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_123 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_124 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_125 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_126 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_127 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_128 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_129 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_130 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_131 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_132 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_133 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_134 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_135 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_136 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_137 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_138 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_139 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_140 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_141 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_142 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_143 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_144 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_145 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_146 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_147 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_148 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_149 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_150 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_151 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_152 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_153 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_154 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_155 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_156 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_157 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_158 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_159 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_160 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_161 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_162 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_163 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_164 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_165 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_166 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_167 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_168 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_169 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_170 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_171 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_172 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_173 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_174 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_175 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_176 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_177 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_178 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_179 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_180 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_181 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_182 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_183 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_184 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_185 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_186 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_187 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_188 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_189 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_190 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_191 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_192 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_193 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_194 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_195 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_196 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_197 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_198 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_199 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_200 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_201 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_202 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_203 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_204 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_205 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_206 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_207 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_208 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_209 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_210 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_211 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_212 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_213 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_214 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_215 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_216 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_217 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_218 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_219 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_220 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_221 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_222 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_223 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_224 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_225 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_226 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_227 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_228 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_229 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_230 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_231 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_232 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_233 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_234 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_235 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_236 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_237 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_238 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_239 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_240 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_241 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_242 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_243 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_244 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_245 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_246 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_247 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_248 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_249 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_250 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_251 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_252 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_253 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_254 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_255 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dmatmult_rxmat_M_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dmatmult_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    dmatmult_control_s_axi_U : component dmatmult_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    rxmat_M_real_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_0_address0,
        ce0 => rxmat_M_real_0_ce0,
        we0 => rxmat_M_real_0_we0,
        d0 => rxmat_M_real_0_d0,
        q0 => rxmat_M_real_0_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real_address1,
        ce1 => rxmat_M_real_0_ce1,
        q1 => rxmat_M_real_0_q1);

    rxmat_M_real_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_1_address0,
        ce0 => rxmat_M_real_1_ce0,
        we0 => rxmat_M_real_1_we0,
        d0 => rxmat_M_real_1_d0,
        q0 => rxmat_M_real_1_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real1_address1,
        ce1 => rxmat_M_real_1_ce1,
        q1 => rxmat_M_real_1_q1);

    rxmat_M_real_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_2_address0,
        ce0 => rxmat_M_real_2_ce0,
        we0 => rxmat_M_real_2_we0,
        d0 => rxmat_M_real_2_d0,
        q0 => rxmat_M_real_2_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real2_address1,
        ce1 => rxmat_M_real_2_ce1,
        q1 => rxmat_M_real_2_q1);

    rxmat_M_real_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_3_address0,
        ce0 => rxmat_M_real_3_ce0,
        we0 => rxmat_M_real_3_we0,
        d0 => rxmat_M_real_3_d0,
        q0 => rxmat_M_real_3_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real3_address1,
        ce1 => rxmat_M_real_3_ce1,
        q1 => rxmat_M_real_3_q1);

    rxmat_M_real_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_4_address0,
        ce0 => rxmat_M_real_4_ce0,
        we0 => rxmat_M_real_4_we0,
        d0 => rxmat_M_real_4_d0,
        q0 => rxmat_M_real_4_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real4_address1,
        ce1 => rxmat_M_real_4_ce1,
        q1 => rxmat_M_real_4_q1);

    rxmat_M_real_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_5_address0,
        ce0 => rxmat_M_real_5_ce0,
        we0 => rxmat_M_real_5_we0,
        d0 => rxmat_M_real_5_d0,
        q0 => rxmat_M_real_5_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real5_address1,
        ce1 => rxmat_M_real_5_ce1,
        q1 => rxmat_M_real_5_q1);

    rxmat_M_real_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_6_address0,
        ce0 => rxmat_M_real_6_ce0,
        we0 => rxmat_M_real_6_we0,
        d0 => rxmat_M_real_6_d0,
        q0 => rxmat_M_real_6_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real6_address1,
        ce1 => rxmat_M_real_6_ce1,
        q1 => rxmat_M_real_6_q1);

    rxmat_M_real_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_7_address0,
        ce0 => rxmat_M_real_7_ce0,
        we0 => rxmat_M_real_7_we0,
        d0 => rxmat_M_real_7_d0,
        q0 => rxmat_M_real_7_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real7_address1,
        ce1 => rxmat_M_real_7_ce1,
        q1 => rxmat_M_real_7_q1);

    rxmat_M_real_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_8_address0,
        ce0 => rxmat_M_real_8_ce0,
        we0 => rxmat_M_real_8_we0,
        d0 => rxmat_M_real_8_d0,
        q0 => rxmat_M_real_8_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real8_address1,
        ce1 => rxmat_M_real_8_ce1,
        q1 => rxmat_M_real_8_q1);

    rxmat_M_real_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_9_address0,
        ce0 => rxmat_M_real_9_ce0,
        we0 => rxmat_M_real_9_we0,
        d0 => rxmat_M_real_9_d0,
        q0 => rxmat_M_real_9_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real9_address1,
        ce1 => rxmat_M_real_9_ce1,
        q1 => rxmat_M_real_9_q1);

    rxmat_M_real_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_10_address0,
        ce0 => rxmat_M_real_10_ce0,
        we0 => rxmat_M_real_10_we0,
        d0 => rxmat_M_real_10_d0,
        q0 => rxmat_M_real_10_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real10_address1,
        ce1 => rxmat_M_real_10_ce1,
        q1 => rxmat_M_real_10_q1);

    rxmat_M_real_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_11_address0,
        ce0 => rxmat_M_real_11_ce0,
        we0 => rxmat_M_real_11_we0,
        d0 => rxmat_M_real_11_d0,
        q0 => rxmat_M_real_11_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real11_address1,
        ce1 => rxmat_M_real_11_ce1,
        q1 => rxmat_M_real_11_q1);

    rxmat_M_real_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_12_address0,
        ce0 => rxmat_M_real_12_ce0,
        we0 => rxmat_M_real_12_we0,
        d0 => rxmat_M_real_12_d0,
        q0 => rxmat_M_real_12_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real12_address1,
        ce1 => rxmat_M_real_12_ce1,
        q1 => rxmat_M_real_12_q1);

    rxmat_M_real_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_13_address0,
        ce0 => rxmat_M_real_13_ce0,
        we0 => rxmat_M_real_13_we0,
        d0 => rxmat_M_real_13_d0,
        q0 => rxmat_M_real_13_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real13_address1,
        ce1 => rxmat_M_real_13_ce1,
        q1 => rxmat_M_real_13_q1);

    rxmat_M_real_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_14_address0,
        ce0 => rxmat_M_real_14_ce0,
        we0 => rxmat_M_real_14_we0,
        d0 => rxmat_M_real_14_d0,
        q0 => rxmat_M_real_14_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real14_address1,
        ce1 => rxmat_M_real_14_ce1,
        q1 => rxmat_M_real_14_q1);

    rxmat_M_real_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_15_address0,
        ce0 => rxmat_M_real_15_ce0,
        we0 => rxmat_M_real_15_we0,
        d0 => rxmat_M_real_15_d0,
        q0 => rxmat_M_real_15_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real15_address1,
        ce1 => rxmat_M_real_15_ce1,
        q1 => rxmat_M_real_15_q1);

    rxmat_M_real_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_16_address0,
        ce0 => rxmat_M_real_16_ce0,
        we0 => rxmat_M_real_16_we0,
        d0 => rxmat_M_real_16_d0,
        q0 => rxmat_M_real_16_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real16_address1,
        ce1 => rxmat_M_real_16_ce1,
        q1 => rxmat_M_real_16_q1);

    rxmat_M_real_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_17_address0,
        ce0 => rxmat_M_real_17_ce0,
        we0 => rxmat_M_real_17_we0,
        d0 => rxmat_M_real_17_d0,
        q0 => rxmat_M_real_17_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real17_address1,
        ce1 => rxmat_M_real_17_ce1,
        q1 => rxmat_M_real_17_q1);

    rxmat_M_real_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_18_address0,
        ce0 => rxmat_M_real_18_ce0,
        we0 => rxmat_M_real_18_we0,
        d0 => rxmat_M_real_18_d0,
        q0 => rxmat_M_real_18_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real18_address1,
        ce1 => rxmat_M_real_18_ce1,
        q1 => rxmat_M_real_18_q1);

    rxmat_M_real_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_19_address0,
        ce0 => rxmat_M_real_19_ce0,
        we0 => rxmat_M_real_19_we0,
        d0 => rxmat_M_real_19_d0,
        q0 => rxmat_M_real_19_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real19_address1,
        ce1 => rxmat_M_real_19_ce1,
        q1 => rxmat_M_real_19_q1);

    rxmat_M_real_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_20_address0,
        ce0 => rxmat_M_real_20_ce0,
        we0 => rxmat_M_real_20_we0,
        d0 => rxmat_M_real_20_d0,
        q0 => rxmat_M_real_20_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real20_address1,
        ce1 => rxmat_M_real_20_ce1,
        q1 => rxmat_M_real_20_q1);

    rxmat_M_real_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_21_address0,
        ce0 => rxmat_M_real_21_ce0,
        we0 => rxmat_M_real_21_we0,
        d0 => rxmat_M_real_21_d0,
        q0 => rxmat_M_real_21_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real21_address1,
        ce1 => rxmat_M_real_21_ce1,
        q1 => rxmat_M_real_21_q1);

    rxmat_M_real_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_22_address0,
        ce0 => rxmat_M_real_22_ce0,
        we0 => rxmat_M_real_22_we0,
        d0 => rxmat_M_real_22_d0,
        q0 => rxmat_M_real_22_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real22_address1,
        ce1 => rxmat_M_real_22_ce1,
        q1 => rxmat_M_real_22_q1);

    rxmat_M_real_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_23_address0,
        ce0 => rxmat_M_real_23_ce0,
        we0 => rxmat_M_real_23_we0,
        d0 => rxmat_M_real_23_d0,
        q0 => rxmat_M_real_23_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real23_address1,
        ce1 => rxmat_M_real_23_ce1,
        q1 => rxmat_M_real_23_q1);

    rxmat_M_real_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_24_address0,
        ce0 => rxmat_M_real_24_ce0,
        we0 => rxmat_M_real_24_we0,
        d0 => rxmat_M_real_24_d0,
        q0 => rxmat_M_real_24_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real24_address1,
        ce1 => rxmat_M_real_24_ce1,
        q1 => rxmat_M_real_24_q1);

    rxmat_M_real_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_25_address0,
        ce0 => rxmat_M_real_25_ce0,
        we0 => rxmat_M_real_25_we0,
        d0 => rxmat_M_real_25_d0,
        q0 => rxmat_M_real_25_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real25_address1,
        ce1 => rxmat_M_real_25_ce1,
        q1 => rxmat_M_real_25_q1);

    rxmat_M_real_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_26_address0,
        ce0 => rxmat_M_real_26_ce0,
        we0 => rxmat_M_real_26_we0,
        d0 => rxmat_M_real_26_d0,
        q0 => rxmat_M_real_26_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real26_address1,
        ce1 => rxmat_M_real_26_ce1,
        q1 => rxmat_M_real_26_q1);

    rxmat_M_real_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_27_address0,
        ce0 => rxmat_M_real_27_ce0,
        we0 => rxmat_M_real_27_we0,
        d0 => rxmat_M_real_27_d0,
        q0 => rxmat_M_real_27_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real27_address1,
        ce1 => rxmat_M_real_27_ce1,
        q1 => rxmat_M_real_27_q1);

    rxmat_M_real_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_28_address0,
        ce0 => rxmat_M_real_28_ce0,
        we0 => rxmat_M_real_28_we0,
        d0 => rxmat_M_real_28_d0,
        q0 => rxmat_M_real_28_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real28_address1,
        ce1 => rxmat_M_real_28_ce1,
        q1 => rxmat_M_real_28_q1);

    rxmat_M_real_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_29_address0,
        ce0 => rxmat_M_real_29_ce0,
        we0 => rxmat_M_real_29_we0,
        d0 => rxmat_M_real_29_d0,
        q0 => rxmat_M_real_29_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real29_address1,
        ce1 => rxmat_M_real_29_ce1,
        q1 => rxmat_M_real_29_q1);

    rxmat_M_real_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_30_address0,
        ce0 => rxmat_M_real_30_ce0,
        we0 => rxmat_M_real_30_we0,
        d0 => rxmat_M_real_30_d0,
        q0 => rxmat_M_real_30_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real30_address1,
        ce1 => rxmat_M_real_30_ce1,
        q1 => rxmat_M_real_30_q1);

    rxmat_M_real_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_31_address0,
        ce0 => rxmat_M_real_31_ce0,
        we0 => rxmat_M_real_31_we0,
        d0 => rxmat_M_real_31_d0,
        q0 => rxmat_M_real_31_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real31_address1,
        ce1 => rxmat_M_real_31_ce1,
        q1 => rxmat_M_real_31_q1);

    rxmat_M_real_32_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_32_address0,
        ce0 => rxmat_M_real_32_ce0,
        we0 => rxmat_M_real_32_we0,
        d0 => rxmat_M_real_32_d0,
        q0 => rxmat_M_real_32_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real32_address1,
        ce1 => rxmat_M_real_32_ce1,
        q1 => rxmat_M_real_32_q1);

    rxmat_M_real_33_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_33_address0,
        ce0 => rxmat_M_real_33_ce0,
        we0 => rxmat_M_real_33_we0,
        d0 => rxmat_M_real_33_d0,
        q0 => rxmat_M_real_33_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real33_address1,
        ce1 => rxmat_M_real_33_ce1,
        q1 => rxmat_M_real_33_q1);

    rxmat_M_real_34_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_34_address0,
        ce0 => rxmat_M_real_34_ce0,
        we0 => rxmat_M_real_34_we0,
        d0 => rxmat_M_real_34_d0,
        q0 => rxmat_M_real_34_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real34_address1,
        ce1 => rxmat_M_real_34_ce1,
        q1 => rxmat_M_real_34_q1);

    rxmat_M_real_35_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_35_address0,
        ce0 => rxmat_M_real_35_ce0,
        we0 => rxmat_M_real_35_we0,
        d0 => rxmat_M_real_35_d0,
        q0 => rxmat_M_real_35_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real35_address1,
        ce1 => rxmat_M_real_35_ce1,
        q1 => rxmat_M_real_35_q1);

    rxmat_M_real_36_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_36_address0,
        ce0 => rxmat_M_real_36_ce0,
        we0 => rxmat_M_real_36_we0,
        d0 => rxmat_M_real_36_d0,
        q0 => rxmat_M_real_36_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real36_address1,
        ce1 => rxmat_M_real_36_ce1,
        q1 => rxmat_M_real_36_q1);

    rxmat_M_real_37_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_37_address0,
        ce0 => rxmat_M_real_37_ce0,
        we0 => rxmat_M_real_37_we0,
        d0 => rxmat_M_real_37_d0,
        q0 => rxmat_M_real_37_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real37_address1,
        ce1 => rxmat_M_real_37_ce1,
        q1 => rxmat_M_real_37_q1);

    rxmat_M_real_38_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_38_address0,
        ce0 => rxmat_M_real_38_ce0,
        we0 => rxmat_M_real_38_we0,
        d0 => rxmat_M_real_38_d0,
        q0 => rxmat_M_real_38_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real38_address1,
        ce1 => rxmat_M_real_38_ce1,
        q1 => rxmat_M_real_38_q1);

    rxmat_M_real_39_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_39_address0,
        ce0 => rxmat_M_real_39_ce0,
        we0 => rxmat_M_real_39_we0,
        d0 => rxmat_M_real_39_d0,
        q0 => rxmat_M_real_39_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real39_address1,
        ce1 => rxmat_M_real_39_ce1,
        q1 => rxmat_M_real_39_q1);

    rxmat_M_real_40_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_40_address0,
        ce0 => rxmat_M_real_40_ce0,
        we0 => rxmat_M_real_40_we0,
        d0 => rxmat_M_real_40_d0,
        q0 => rxmat_M_real_40_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real40_address1,
        ce1 => rxmat_M_real_40_ce1,
        q1 => rxmat_M_real_40_q1);

    rxmat_M_real_41_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_41_address0,
        ce0 => rxmat_M_real_41_ce0,
        we0 => rxmat_M_real_41_we0,
        d0 => rxmat_M_real_41_d0,
        q0 => rxmat_M_real_41_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real41_address1,
        ce1 => rxmat_M_real_41_ce1,
        q1 => rxmat_M_real_41_q1);

    rxmat_M_real_42_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_42_address0,
        ce0 => rxmat_M_real_42_ce0,
        we0 => rxmat_M_real_42_we0,
        d0 => rxmat_M_real_42_d0,
        q0 => rxmat_M_real_42_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real42_address1,
        ce1 => rxmat_M_real_42_ce1,
        q1 => rxmat_M_real_42_q1);

    rxmat_M_real_43_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_43_address0,
        ce0 => rxmat_M_real_43_ce0,
        we0 => rxmat_M_real_43_we0,
        d0 => rxmat_M_real_43_d0,
        q0 => rxmat_M_real_43_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real43_address1,
        ce1 => rxmat_M_real_43_ce1,
        q1 => rxmat_M_real_43_q1);

    rxmat_M_real_44_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_44_address0,
        ce0 => rxmat_M_real_44_ce0,
        we0 => rxmat_M_real_44_we0,
        d0 => rxmat_M_real_44_d0,
        q0 => rxmat_M_real_44_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real44_address1,
        ce1 => rxmat_M_real_44_ce1,
        q1 => rxmat_M_real_44_q1);

    rxmat_M_real_45_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_45_address0,
        ce0 => rxmat_M_real_45_ce0,
        we0 => rxmat_M_real_45_we0,
        d0 => rxmat_M_real_45_d0,
        q0 => rxmat_M_real_45_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real45_address1,
        ce1 => rxmat_M_real_45_ce1,
        q1 => rxmat_M_real_45_q1);

    rxmat_M_real_46_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_46_address0,
        ce0 => rxmat_M_real_46_ce0,
        we0 => rxmat_M_real_46_we0,
        d0 => rxmat_M_real_46_d0,
        q0 => rxmat_M_real_46_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real46_address1,
        ce1 => rxmat_M_real_46_ce1,
        q1 => rxmat_M_real_46_q1);

    rxmat_M_real_47_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_47_address0,
        ce0 => rxmat_M_real_47_ce0,
        we0 => rxmat_M_real_47_we0,
        d0 => rxmat_M_real_47_d0,
        q0 => rxmat_M_real_47_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real47_address1,
        ce1 => rxmat_M_real_47_ce1,
        q1 => rxmat_M_real_47_q1);

    rxmat_M_real_48_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_48_address0,
        ce0 => rxmat_M_real_48_ce0,
        we0 => rxmat_M_real_48_we0,
        d0 => rxmat_M_real_48_d0,
        q0 => rxmat_M_real_48_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real48_address1,
        ce1 => rxmat_M_real_48_ce1,
        q1 => rxmat_M_real_48_q1);

    rxmat_M_real_49_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_49_address0,
        ce0 => rxmat_M_real_49_ce0,
        we0 => rxmat_M_real_49_we0,
        d0 => rxmat_M_real_49_d0,
        q0 => rxmat_M_real_49_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real49_address1,
        ce1 => rxmat_M_real_49_ce1,
        q1 => rxmat_M_real_49_q1);

    rxmat_M_real_50_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_50_address0,
        ce0 => rxmat_M_real_50_ce0,
        we0 => rxmat_M_real_50_we0,
        d0 => rxmat_M_real_50_d0,
        q0 => rxmat_M_real_50_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real50_address1,
        ce1 => rxmat_M_real_50_ce1,
        q1 => rxmat_M_real_50_q1);

    rxmat_M_real_51_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_51_address0,
        ce0 => rxmat_M_real_51_ce0,
        we0 => rxmat_M_real_51_we0,
        d0 => rxmat_M_real_51_d0,
        q0 => rxmat_M_real_51_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real51_address1,
        ce1 => rxmat_M_real_51_ce1,
        q1 => rxmat_M_real_51_q1);

    rxmat_M_real_52_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_52_address0,
        ce0 => rxmat_M_real_52_ce0,
        we0 => rxmat_M_real_52_we0,
        d0 => rxmat_M_real_52_d0,
        q0 => rxmat_M_real_52_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real52_address1,
        ce1 => rxmat_M_real_52_ce1,
        q1 => rxmat_M_real_52_q1);

    rxmat_M_real_53_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_53_address0,
        ce0 => rxmat_M_real_53_ce0,
        we0 => rxmat_M_real_53_we0,
        d0 => rxmat_M_real_53_d0,
        q0 => rxmat_M_real_53_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real53_address1,
        ce1 => rxmat_M_real_53_ce1,
        q1 => rxmat_M_real_53_q1);

    rxmat_M_real_54_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_54_address0,
        ce0 => rxmat_M_real_54_ce0,
        we0 => rxmat_M_real_54_we0,
        d0 => rxmat_M_real_54_d0,
        q0 => rxmat_M_real_54_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real54_address1,
        ce1 => rxmat_M_real_54_ce1,
        q1 => rxmat_M_real_54_q1);

    rxmat_M_real_55_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_55_address0,
        ce0 => rxmat_M_real_55_ce0,
        we0 => rxmat_M_real_55_we0,
        d0 => rxmat_M_real_55_d0,
        q0 => rxmat_M_real_55_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real55_address1,
        ce1 => rxmat_M_real_55_ce1,
        q1 => rxmat_M_real_55_q1);

    rxmat_M_real_56_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_56_address0,
        ce0 => rxmat_M_real_56_ce0,
        we0 => rxmat_M_real_56_we0,
        d0 => rxmat_M_real_56_d0,
        q0 => rxmat_M_real_56_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real56_address1,
        ce1 => rxmat_M_real_56_ce1,
        q1 => rxmat_M_real_56_q1);

    rxmat_M_real_57_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_57_address0,
        ce0 => rxmat_M_real_57_ce0,
        we0 => rxmat_M_real_57_we0,
        d0 => rxmat_M_real_57_d0,
        q0 => rxmat_M_real_57_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real57_address1,
        ce1 => rxmat_M_real_57_ce1,
        q1 => rxmat_M_real_57_q1);

    rxmat_M_real_58_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_58_address0,
        ce0 => rxmat_M_real_58_ce0,
        we0 => rxmat_M_real_58_we0,
        d0 => rxmat_M_real_58_d0,
        q0 => rxmat_M_real_58_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real58_address1,
        ce1 => rxmat_M_real_58_ce1,
        q1 => rxmat_M_real_58_q1);

    rxmat_M_real_59_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_59_address0,
        ce0 => rxmat_M_real_59_ce0,
        we0 => rxmat_M_real_59_we0,
        d0 => rxmat_M_real_59_d0,
        q0 => rxmat_M_real_59_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real59_address1,
        ce1 => rxmat_M_real_59_ce1,
        q1 => rxmat_M_real_59_q1);

    rxmat_M_real_60_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_60_address0,
        ce0 => rxmat_M_real_60_ce0,
        we0 => rxmat_M_real_60_we0,
        d0 => rxmat_M_real_60_d0,
        q0 => rxmat_M_real_60_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real60_address1,
        ce1 => rxmat_M_real_60_ce1,
        q1 => rxmat_M_real_60_q1);

    rxmat_M_real_61_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_61_address0,
        ce0 => rxmat_M_real_61_ce0,
        we0 => rxmat_M_real_61_we0,
        d0 => rxmat_M_real_61_d0,
        q0 => rxmat_M_real_61_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real61_address1,
        ce1 => rxmat_M_real_61_ce1,
        q1 => rxmat_M_real_61_q1);

    rxmat_M_real_62_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_62_address0,
        ce0 => rxmat_M_real_62_ce0,
        we0 => rxmat_M_real_62_we0,
        d0 => rxmat_M_real_62_d0,
        q0 => rxmat_M_real_62_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real62_address1,
        ce1 => rxmat_M_real_62_ce1,
        q1 => rxmat_M_real_62_q1);

    rxmat_M_real_63_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_63_address0,
        ce0 => rxmat_M_real_63_ce0,
        we0 => rxmat_M_real_63_we0,
        d0 => rxmat_M_real_63_d0,
        q0 => rxmat_M_real_63_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real63_address1,
        ce1 => rxmat_M_real_63_ce1,
        q1 => rxmat_M_real_63_q1);

    rxmat_M_real_64_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_64_address0,
        ce0 => rxmat_M_real_64_ce0,
        we0 => rxmat_M_real_64_we0,
        d0 => rxmat_M_real_64_d0,
        q0 => rxmat_M_real_64_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real64_address1,
        ce1 => rxmat_M_real_64_ce1,
        q1 => rxmat_M_real_64_q1);

    rxmat_M_real_65_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_65_address0,
        ce0 => rxmat_M_real_65_ce0,
        we0 => rxmat_M_real_65_we0,
        d0 => rxmat_M_real_65_d0,
        q0 => rxmat_M_real_65_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real65_address1,
        ce1 => rxmat_M_real_65_ce1,
        q1 => rxmat_M_real_65_q1);

    rxmat_M_real_66_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_66_address0,
        ce0 => rxmat_M_real_66_ce0,
        we0 => rxmat_M_real_66_we0,
        d0 => rxmat_M_real_66_d0,
        q0 => rxmat_M_real_66_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real66_address1,
        ce1 => rxmat_M_real_66_ce1,
        q1 => rxmat_M_real_66_q1);

    rxmat_M_real_67_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_67_address0,
        ce0 => rxmat_M_real_67_ce0,
        we0 => rxmat_M_real_67_we0,
        d0 => rxmat_M_real_67_d0,
        q0 => rxmat_M_real_67_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real67_address1,
        ce1 => rxmat_M_real_67_ce1,
        q1 => rxmat_M_real_67_q1);

    rxmat_M_real_68_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_68_address0,
        ce0 => rxmat_M_real_68_ce0,
        we0 => rxmat_M_real_68_we0,
        d0 => rxmat_M_real_68_d0,
        q0 => rxmat_M_real_68_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real68_address1,
        ce1 => rxmat_M_real_68_ce1,
        q1 => rxmat_M_real_68_q1);

    rxmat_M_real_69_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_69_address0,
        ce0 => rxmat_M_real_69_ce0,
        we0 => rxmat_M_real_69_we0,
        d0 => rxmat_M_real_69_d0,
        q0 => rxmat_M_real_69_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real69_address1,
        ce1 => rxmat_M_real_69_ce1,
        q1 => rxmat_M_real_69_q1);

    rxmat_M_real_70_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_70_address0,
        ce0 => rxmat_M_real_70_ce0,
        we0 => rxmat_M_real_70_we0,
        d0 => rxmat_M_real_70_d0,
        q0 => rxmat_M_real_70_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real70_address1,
        ce1 => rxmat_M_real_70_ce1,
        q1 => rxmat_M_real_70_q1);

    rxmat_M_real_71_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_71_address0,
        ce0 => rxmat_M_real_71_ce0,
        we0 => rxmat_M_real_71_we0,
        d0 => rxmat_M_real_71_d0,
        q0 => rxmat_M_real_71_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real71_address1,
        ce1 => rxmat_M_real_71_ce1,
        q1 => rxmat_M_real_71_q1);

    rxmat_M_real_72_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_72_address0,
        ce0 => rxmat_M_real_72_ce0,
        we0 => rxmat_M_real_72_we0,
        d0 => rxmat_M_real_72_d0,
        q0 => rxmat_M_real_72_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real72_address1,
        ce1 => rxmat_M_real_72_ce1,
        q1 => rxmat_M_real_72_q1);

    rxmat_M_real_73_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_73_address0,
        ce0 => rxmat_M_real_73_ce0,
        we0 => rxmat_M_real_73_we0,
        d0 => rxmat_M_real_73_d0,
        q0 => rxmat_M_real_73_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real73_address1,
        ce1 => rxmat_M_real_73_ce1,
        q1 => rxmat_M_real_73_q1);

    rxmat_M_real_74_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_74_address0,
        ce0 => rxmat_M_real_74_ce0,
        we0 => rxmat_M_real_74_we0,
        d0 => rxmat_M_real_74_d0,
        q0 => rxmat_M_real_74_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real74_address1,
        ce1 => rxmat_M_real_74_ce1,
        q1 => rxmat_M_real_74_q1);

    rxmat_M_real_75_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_75_address0,
        ce0 => rxmat_M_real_75_ce0,
        we0 => rxmat_M_real_75_we0,
        d0 => rxmat_M_real_75_d0,
        q0 => rxmat_M_real_75_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real75_address1,
        ce1 => rxmat_M_real_75_ce1,
        q1 => rxmat_M_real_75_q1);

    rxmat_M_real_76_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_76_address0,
        ce0 => rxmat_M_real_76_ce0,
        we0 => rxmat_M_real_76_we0,
        d0 => rxmat_M_real_76_d0,
        q0 => rxmat_M_real_76_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real76_address1,
        ce1 => rxmat_M_real_76_ce1,
        q1 => rxmat_M_real_76_q1);

    rxmat_M_real_77_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_77_address0,
        ce0 => rxmat_M_real_77_ce0,
        we0 => rxmat_M_real_77_we0,
        d0 => rxmat_M_real_77_d0,
        q0 => rxmat_M_real_77_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real77_address1,
        ce1 => rxmat_M_real_77_ce1,
        q1 => rxmat_M_real_77_q1);

    rxmat_M_real_78_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_78_address0,
        ce0 => rxmat_M_real_78_ce0,
        we0 => rxmat_M_real_78_we0,
        d0 => rxmat_M_real_78_d0,
        q0 => rxmat_M_real_78_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real78_address1,
        ce1 => rxmat_M_real_78_ce1,
        q1 => rxmat_M_real_78_q1);

    rxmat_M_real_79_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_79_address0,
        ce0 => rxmat_M_real_79_ce0,
        we0 => rxmat_M_real_79_we0,
        d0 => rxmat_M_real_79_d0,
        q0 => rxmat_M_real_79_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real79_address1,
        ce1 => rxmat_M_real_79_ce1,
        q1 => rxmat_M_real_79_q1);

    rxmat_M_real_80_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_80_address0,
        ce0 => rxmat_M_real_80_ce0,
        we0 => rxmat_M_real_80_we0,
        d0 => rxmat_M_real_80_d0,
        q0 => rxmat_M_real_80_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real80_address1,
        ce1 => rxmat_M_real_80_ce1,
        q1 => rxmat_M_real_80_q1);

    rxmat_M_real_81_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_81_address0,
        ce0 => rxmat_M_real_81_ce0,
        we0 => rxmat_M_real_81_we0,
        d0 => rxmat_M_real_81_d0,
        q0 => rxmat_M_real_81_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real81_address1,
        ce1 => rxmat_M_real_81_ce1,
        q1 => rxmat_M_real_81_q1);

    rxmat_M_real_82_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_82_address0,
        ce0 => rxmat_M_real_82_ce0,
        we0 => rxmat_M_real_82_we0,
        d0 => rxmat_M_real_82_d0,
        q0 => rxmat_M_real_82_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real82_address1,
        ce1 => rxmat_M_real_82_ce1,
        q1 => rxmat_M_real_82_q1);

    rxmat_M_real_83_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_83_address0,
        ce0 => rxmat_M_real_83_ce0,
        we0 => rxmat_M_real_83_we0,
        d0 => rxmat_M_real_83_d0,
        q0 => rxmat_M_real_83_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real83_address1,
        ce1 => rxmat_M_real_83_ce1,
        q1 => rxmat_M_real_83_q1);

    rxmat_M_real_84_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_84_address0,
        ce0 => rxmat_M_real_84_ce0,
        we0 => rxmat_M_real_84_we0,
        d0 => rxmat_M_real_84_d0,
        q0 => rxmat_M_real_84_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real84_address1,
        ce1 => rxmat_M_real_84_ce1,
        q1 => rxmat_M_real_84_q1);

    rxmat_M_real_85_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_85_address0,
        ce0 => rxmat_M_real_85_ce0,
        we0 => rxmat_M_real_85_we0,
        d0 => rxmat_M_real_85_d0,
        q0 => rxmat_M_real_85_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real85_address1,
        ce1 => rxmat_M_real_85_ce1,
        q1 => rxmat_M_real_85_q1);

    rxmat_M_real_86_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_86_address0,
        ce0 => rxmat_M_real_86_ce0,
        we0 => rxmat_M_real_86_we0,
        d0 => rxmat_M_real_86_d0,
        q0 => rxmat_M_real_86_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real86_address1,
        ce1 => rxmat_M_real_86_ce1,
        q1 => rxmat_M_real_86_q1);

    rxmat_M_real_87_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_87_address0,
        ce0 => rxmat_M_real_87_ce0,
        we0 => rxmat_M_real_87_we0,
        d0 => rxmat_M_real_87_d0,
        q0 => rxmat_M_real_87_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real87_address1,
        ce1 => rxmat_M_real_87_ce1,
        q1 => rxmat_M_real_87_q1);

    rxmat_M_real_88_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_88_address0,
        ce0 => rxmat_M_real_88_ce0,
        we0 => rxmat_M_real_88_we0,
        d0 => rxmat_M_real_88_d0,
        q0 => rxmat_M_real_88_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real88_address1,
        ce1 => rxmat_M_real_88_ce1,
        q1 => rxmat_M_real_88_q1);

    rxmat_M_real_89_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_89_address0,
        ce0 => rxmat_M_real_89_ce0,
        we0 => rxmat_M_real_89_we0,
        d0 => rxmat_M_real_89_d0,
        q0 => rxmat_M_real_89_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real89_address1,
        ce1 => rxmat_M_real_89_ce1,
        q1 => rxmat_M_real_89_q1);

    rxmat_M_real_90_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_90_address0,
        ce0 => rxmat_M_real_90_ce0,
        we0 => rxmat_M_real_90_we0,
        d0 => rxmat_M_real_90_d0,
        q0 => rxmat_M_real_90_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real90_address1,
        ce1 => rxmat_M_real_90_ce1,
        q1 => rxmat_M_real_90_q1);

    rxmat_M_real_91_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_91_address0,
        ce0 => rxmat_M_real_91_ce0,
        we0 => rxmat_M_real_91_we0,
        d0 => rxmat_M_real_91_d0,
        q0 => rxmat_M_real_91_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real91_address1,
        ce1 => rxmat_M_real_91_ce1,
        q1 => rxmat_M_real_91_q1);

    rxmat_M_real_92_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_92_address0,
        ce0 => rxmat_M_real_92_ce0,
        we0 => rxmat_M_real_92_we0,
        d0 => rxmat_M_real_92_d0,
        q0 => rxmat_M_real_92_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real92_address1,
        ce1 => rxmat_M_real_92_ce1,
        q1 => rxmat_M_real_92_q1);

    rxmat_M_real_93_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_93_address0,
        ce0 => rxmat_M_real_93_ce0,
        we0 => rxmat_M_real_93_we0,
        d0 => rxmat_M_real_93_d0,
        q0 => rxmat_M_real_93_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real93_address1,
        ce1 => rxmat_M_real_93_ce1,
        q1 => rxmat_M_real_93_q1);

    rxmat_M_real_94_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_94_address0,
        ce0 => rxmat_M_real_94_ce0,
        we0 => rxmat_M_real_94_we0,
        d0 => rxmat_M_real_94_d0,
        q0 => rxmat_M_real_94_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real94_address1,
        ce1 => rxmat_M_real_94_ce1,
        q1 => rxmat_M_real_94_q1);

    rxmat_M_real_95_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_95_address0,
        ce0 => rxmat_M_real_95_ce0,
        we0 => rxmat_M_real_95_we0,
        d0 => rxmat_M_real_95_d0,
        q0 => rxmat_M_real_95_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real95_address1,
        ce1 => rxmat_M_real_95_ce1,
        q1 => rxmat_M_real_95_q1);

    rxmat_M_real_96_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_96_address0,
        ce0 => rxmat_M_real_96_ce0,
        we0 => rxmat_M_real_96_we0,
        d0 => rxmat_M_real_96_d0,
        q0 => rxmat_M_real_96_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real96_address1,
        ce1 => rxmat_M_real_96_ce1,
        q1 => rxmat_M_real_96_q1);

    rxmat_M_real_97_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_97_address0,
        ce0 => rxmat_M_real_97_ce0,
        we0 => rxmat_M_real_97_we0,
        d0 => rxmat_M_real_97_d0,
        q0 => rxmat_M_real_97_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real97_address1,
        ce1 => rxmat_M_real_97_ce1,
        q1 => rxmat_M_real_97_q1);

    rxmat_M_real_98_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_98_address0,
        ce0 => rxmat_M_real_98_ce0,
        we0 => rxmat_M_real_98_we0,
        d0 => rxmat_M_real_98_d0,
        q0 => rxmat_M_real_98_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real98_address1,
        ce1 => rxmat_M_real_98_ce1,
        q1 => rxmat_M_real_98_q1);

    rxmat_M_real_99_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_99_address0,
        ce0 => rxmat_M_real_99_ce0,
        we0 => rxmat_M_real_99_we0,
        d0 => rxmat_M_real_99_d0,
        q0 => rxmat_M_real_99_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real99_address1,
        ce1 => rxmat_M_real_99_ce1,
        q1 => rxmat_M_real_99_q1);

    rxmat_M_real_100_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_100_address0,
        ce0 => rxmat_M_real_100_ce0,
        we0 => rxmat_M_real_100_we0,
        d0 => rxmat_M_real_100_d0,
        q0 => rxmat_M_real_100_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real100_address1,
        ce1 => rxmat_M_real_100_ce1,
        q1 => rxmat_M_real_100_q1);

    rxmat_M_real_101_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_101_address0,
        ce0 => rxmat_M_real_101_ce0,
        we0 => rxmat_M_real_101_we0,
        d0 => rxmat_M_real_101_d0,
        q0 => rxmat_M_real_101_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real101_address1,
        ce1 => rxmat_M_real_101_ce1,
        q1 => rxmat_M_real_101_q1);

    rxmat_M_real_102_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_102_address0,
        ce0 => rxmat_M_real_102_ce0,
        we0 => rxmat_M_real_102_we0,
        d0 => rxmat_M_real_102_d0,
        q0 => rxmat_M_real_102_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real102_address1,
        ce1 => rxmat_M_real_102_ce1,
        q1 => rxmat_M_real_102_q1);

    rxmat_M_real_103_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_103_address0,
        ce0 => rxmat_M_real_103_ce0,
        we0 => rxmat_M_real_103_we0,
        d0 => rxmat_M_real_103_d0,
        q0 => rxmat_M_real_103_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real103_address1,
        ce1 => rxmat_M_real_103_ce1,
        q1 => rxmat_M_real_103_q1);

    rxmat_M_real_104_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_104_address0,
        ce0 => rxmat_M_real_104_ce0,
        we0 => rxmat_M_real_104_we0,
        d0 => rxmat_M_real_104_d0,
        q0 => rxmat_M_real_104_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real104_address1,
        ce1 => rxmat_M_real_104_ce1,
        q1 => rxmat_M_real_104_q1);

    rxmat_M_real_105_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_105_address0,
        ce0 => rxmat_M_real_105_ce0,
        we0 => rxmat_M_real_105_we0,
        d0 => rxmat_M_real_105_d0,
        q0 => rxmat_M_real_105_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real105_address1,
        ce1 => rxmat_M_real_105_ce1,
        q1 => rxmat_M_real_105_q1);

    rxmat_M_real_106_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_106_address0,
        ce0 => rxmat_M_real_106_ce0,
        we0 => rxmat_M_real_106_we0,
        d0 => rxmat_M_real_106_d0,
        q0 => rxmat_M_real_106_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real106_address1,
        ce1 => rxmat_M_real_106_ce1,
        q1 => rxmat_M_real_106_q1);

    rxmat_M_real_107_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_107_address0,
        ce0 => rxmat_M_real_107_ce0,
        we0 => rxmat_M_real_107_we0,
        d0 => rxmat_M_real_107_d0,
        q0 => rxmat_M_real_107_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real107_address1,
        ce1 => rxmat_M_real_107_ce1,
        q1 => rxmat_M_real_107_q1);

    rxmat_M_real_108_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_108_address0,
        ce0 => rxmat_M_real_108_ce0,
        we0 => rxmat_M_real_108_we0,
        d0 => rxmat_M_real_108_d0,
        q0 => rxmat_M_real_108_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real108_address1,
        ce1 => rxmat_M_real_108_ce1,
        q1 => rxmat_M_real_108_q1);

    rxmat_M_real_109_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_109_address0,
        ce0 => rxmat_M_real_109_ce0,
        we0 => rxmat_M_real_109_we0,
        d0 => rxmat_M_real_109_d0,
        q0 => rxmat_M_real_109_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real109_address1,
        ce1 => rxmat_M_real_109_ce1,
        q1 => rxmat_M_real_109_q1);

    rxmat_M_real_110_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_110_address0,
        ce0 => rxmat_M_real_110_ce0,
        we0 => rxmat_M_real_110_we0,
        d0 => rxmat_M_real_110_d0,
        q0 => rxmat_M_real_110_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real110_address1,
        ce1 => rxmat_M_real_110_ce1,
        q1 => rxmat_M_real_110_q1);

    rxmat_M_real_111_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_111_address0,
        ce0 => rxmat_M_real_111_ce0,
        we0 => rxmat_M_real_111_we0,
        d0 => rxmat_M_real_111_d0,
        q0 => rxmat_M_real_111_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real111_address1,
        ce1 => rxmat_M_real_111_ce1,
        q1 => rxmat_M_real_111_q1);

    rxmat_M_real_112_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_112_address0,
        ce0 => rxmat_M_real_112_ce0,
        we0 => rxmat_M_real_112_we0,
        d0 => rxmat_M_real_112_d0,
        q0 => rxmat_M_real_112_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real112_address1,
        ce1 => rxmat_M_real_112_ce1,
        q1 => rxmat_M_real_112_q1);

    rxmat_M_real_113_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_113_address0,
        ce0 => rxmat_M_real_113_ce0,
        we0 => rxmat_M_real_113_we0,
        d0 => rxmat_M_real_113_d0,
        q0 => rxmat_M_real_113_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real113_address1,
        ce1 => rxmat_M_real_113_ce1,
        q1 => rxmat_M_real_113_q1);

    rxmat_M_real_114_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_114_address0,
        ce0 => rxmat_M_real_114_ce0,
        we0 => rxmat_M_real_114_we0,
        d0 => rxmat_M_real_114_d0,
        q0 => rxmat_M_real_114_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real114_address1,
        ce1 => rxmat_M_real_114_ce1,
        q1 => rxmat_M_real_114_q1);

    rxmat_M_real_115_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_115_address0,
        ce0 => rxmat_M_real_115_ce0,
        we0 => rxmat_M_real_115_we0,
        d0 => rxmat_M_real_115_d0,
        q0 => rxmat_M_real_115_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real115_address1,
        ce1 => rxmat_M_real_115_ce1,
        q1 => rxmat_M_real_115_q1);

    rxmat_M_real_116_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_116_address0,
        ce0 => rxmat_M_real_116_ce0,
        we0 => rxmat_M_real_116_we0,
        d0 => rxmat_M_real_116_d0,
        q0 => rxmat_M_real_116_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real116_address1,
        ce1 => rxmat_M_real_116_ce1,
        q1 => rxmat_M_real_116_q1);

    rxmat_M_real_117_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_117_address0,
        ce0 => rxmat_M_real_117_ce0,
        we0 => rxmat_M_real_117_we0,
        d0 => rxmat_M_real_117_d0,
        q0 => rxmat_M_real_117_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real117_address1,
        ce1 => rxmat_M_real_117_ce1,
        q1 => rxmat_M_real_117_q1);

    rxmat_M_real_118_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_118_address0,
        ce0 => rxmat_M_real_118_ce0,
        we0 => rxmat_M_real_118_we0,
        d0 => rxmat_M_real_118_d0,
        q0 => rxmat_M_real_118_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real118_address1,
        ce1 => rxmat_M_real_118_ce1,
        q1 => rxmat_M_real_118_q1);

    rxmat_M_real_119_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_119_address0,
        ce0 => rxmat_M_real_119_ce0,
        we0 => rxmat_M_real_119_we0,
        d0 => rxmat_M_real_119_d0,
        q0 => rxmat_M_real_119_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real119_address1,
        ce1 => rxmat_M_real_119_ce1,
        q1 => rxmat_M_real_119_q1);

    rxmat_M_real_120_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_120_address0,
        ce0 => rxmat_M_real_120_ce0,
        we0 => rxmat_M_real_120_we0,
        d0 => rxmat_M_real_120_d0,
        q0 => rxmat_M_real_120_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real120_address1,
        ce1 => rxmat_M_real_120_ce1,
        q1 => rxmat_M_real_120_q1);

    rxmat_M_real_121_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_121_address0,
        ce0 => rxmat_M_real_121_ce0,
        we0 => rxmat_M_real_121_we0,
        d0 => rxmat_M_real_121_d0,
        q0 => rxmat_M_real_121_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real121_address1,
        ce1 => rxmat_M_real_121_ce1,
        q1 => rxmat_M_real_121_q1);

    rxmat_M_real_122_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_122_address0,
        ce0 => rxmat_M_real_122_ce0,
        we0 => rxmat_M_real_122_we0,
        d0 => rxmat_M_real_122_d0,
        q0 => rxmat_M_real_122_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real122_address1,
        ce1 => rxmat_M_real_122_ce1,
        q1 => rxmat_M_real_122_q1);

    rxmat_M_real_123_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_123_address0,
        ce0 => rxmat_M_real_123_ce0,
        we0 => rxmat_M_real_123_we0,
        d0 => rxmat_M_real_123_d0,
        q0 => rxmat_M_real_123_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real123_address1,
        ce1 => rxmat_M_real_123_ce1,
        q1 => rxmat_M_real_123_q1);

    rxmat_M_real_124_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_124_address0,
        ce0 => rxmat_M_real_124_ce0,
        we0 => rxmat_M_real_124_we0,
        d0 => rxmat_M_real_124_d0,
        q0 => rxmat_M_real_124_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real124_address1,
        ce1 => rxmat_M_real_124_ce1,
        q1 => rxmat_M_real_124_q1);

    rxmat_M_real_125_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_125_address0,
        ce0 => rxmat_M_real_125_ce0,
        we0 => rxmat_M_real_125_we0,
        d0 => rxmat_M_real_125_d0,
        q0 => rxmat_M_real_125_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real125_address1,
        ce1 => rxmat_M_real_125_ce1,
        q1 => rxmat_M_real_125_q1);

    rxmat_M_real_126_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_126_address0,
        ce0 => rxmat_M_real_126_ce0,
        we0 => rxmat_M_real_126_we0,
        d0 => rxmat_M_real_126_d0,
        q0 => rxmat_M_real_126_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real126_address1,
        ce1 => rxmat_M_real_126_ce1,
        q1 => rxmat_M_real_126_q1);

    rxmat_M_real_127_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_real_127_address0,
        ce0 => rxmat_M_real_127_ce0,
        we0 => rxmat_M_real_127_we0,
        d0 => rxmat_M_real_127_d0,
        q0 => rxmat_M_real_127_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_real127_address1,
        ce1 => rxmat_M_real_127_ce1,
        q1 => rxmat_M_real_127_q1);

    rxmat_M_imag_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_0_address0,
        ce0 => rxmat_M_imag_0_ce0,
        we0 => rxmat_M_imag_0_we0,
        d0 => rxmat_M_imag_0_d0,
        q0 => rxmat_M_imag_0_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag_address1,
        ce1 => rxmat_M_imag_0_ce1,
        q1 => rxmat_M_imag_0_q1);

    rxmat_M_imag_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_1_address0,
        ce0 => rxmat_M_imag_1_ce0,
        we0 => rxmat_M_imag_1_we0,
        d0 => rxmat_M_imag_1_d0,
        q0 => rxmat_M_imag_1_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag128_address1,
        ce1 => rxmat_M_imag_1_ce1,
        q1 => rxmat_M_imag_1_q1);

    rxmat_M_imag_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_2_address0,
        ce0 => rxmat_M_imag_2_ce0,
        we0 => rxmat_M_imag_2_we0,
        d0 => rxmat_M_imag_2_d0,
        q0 => rxmat_M_imag_2_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag129_address1,
        ce1 => rxmat_M_imag_2_ce1,
        q1 => rxmat_M_imag_2_q1);

    rxmat_M_imag_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_3_address0,
        ce0 => rxmat_M_imag_3_ce0,
        we0 => rxmat_M_imag_3_we0,
        d0 => rxmat_M_imag_3_d0,
        q0 => rxmat_M_imag_3_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag130_address1,
        ce1 => rxmat_M_imag_3_ce1,
        q1 => rxmat_M_imag_3_q1);

    rxmat_M_imag_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_4_address0,
        ce0 => rxmat_M_imag_4_ce0,
        we0 => rxmat_M_imag_4_we0,
        d0 => rxmat_M_imag_4_d0,
        q0 => rxmat_M_imag_4_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag131_address1,
        ce1 => rxmat_M_imag_4_ce1,
        q1 => rxmat_M_imag_4_q1);

    rxmat_M_imag_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_5_address0,
        ce0 => rxmat_M_imag_5_ce0,
        we0 => rxmat_M_imag_5_we0,
        d0 => rxmat_M_imag_5_d0,
        q0 => rxmat_M_imag_5_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag132_address1,
        ce1 => rxmat_M_imag_5_ce1,
        q1 => rxmat_M_imag_5_q1);

    rxmat_M_imag_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_6_address0,
        ce0 => rxmat_M_imag_6_ce0,
        we0 => rxmat_M_imag_6_we0,
        d0 => rxmat_M_imag_6_d0,
        q0 => rxmat_M_imag_6_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag133_address1,
        ce1 => rxmat_M_imag_6_ce1,
        q1 => rxmat_M_imag_6_q1);

    rxmat_M_imag_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_7_address0,
        ce0 => rxmat_M_imag_7_ce0,
        we0 => rxmat_M_imag_7_we0,
        d0 => rxmat_M_imag_7_d0,
        q0 => rxmat_M_imag_7_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag134_address1,
        ce1 => rxmat_M_imag_7_ce1,
        q1 => rxmat_M_imag_7_q1);

    rxmat_M_imag_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_8_address0,
        ce0 => rxmat_M_imag_8_ce0,
        we0 => rxmat_M_imag_8_we0,
        d0 => rxmat_M_imag_8_d0,
        q0 => rxmat_M_imag_8_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag135_address1,
        ce1 => rxmat_M_imag_8_ce1,
        q1 => rxmat_M_imag_8_q1);

    rxmat_M_imag_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_9_address0,
        ce0 => rxmat_M_imag_9_ce0,
        we0 => rxmat_M_imag_9_we0,
        d0 => rxmat_M_imag_9_d0,
        q0 => rxmat_M_imag_9_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag136_address1,
        ce1 => rxmat_M_imag_9_ce1,
        q1 => rxmat_M_imag_9_q1);

    rxmat_M_imag_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_10_address0,
        ce0 => rxmat_M_imag_10_ce0,
        we0 => rxmat_M_imag_10_we0,
        d0 => rxmat_M_imag_10_d0,
        q0 => rxmat_M_imag_10_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag137_address1,
        ce1 => rxmat_M_imag_10_ce1,
        q1 => rxmat_M_imag_10_q1);

    rxmat_M_imag_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_11_address0,
        ce0 => rxmat_M_imag_11_ce0,
        we0 => rxmat_M_imag_11_we0,
        d0 => rxmat_M_imag_11_d0,
        q0 => rxmat_M_imag_11_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag138_address1,
        ce1 => rxmat_M_imag_11_ce1,
        q1 => rxmat_M_imag_11_q1);

    rxmat_M_imag_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_12_address0,
        ce0 => rxmat_M_imag_12_ce0,
        we0 => rxmat_M_imag_12_we0,
        d0 => rxmat_M_imag_12_d0,
        q0 => rxmat_M_imag_12_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag139_address1,
        ce1 => rxmat_M_imag_12_ce1,
        q1 => rxmat_M_imag_12_q1);

    rxmat_M_imag_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_13_address0,
        ce0 => rxmat_M_imag_13_ce0,
        we0 => rxmat_M_imag_13_we0,
        d0 => rxmat_M_imag_13_d0,
        q0 => rxmat_M_imag_13_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag140_address1,
        ce1 => rxmat_M_imag_13_ce1,
        q1 => rxmat_M_imag_13_q1);

    rxmat_M_imag_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_14_address0,
        ce0 => rxmat_M_imag_14_ce0,
        we0 => rxmat_M_imag_14_we0,
        d0 => rxmat_M_imag_14_d0,
        q0 => rxmat_M_imag_14_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag141_address1,
        ce1 => rxmat_M_imag_14_ce1,
        q1 => rxmat_M_imag_14_q1);

    rxmat_M_imag_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_15_address0,
        ce0 => rxmat_M_imag_15_ce0,
        we0 => rxmat_M_imag_15_we0,
        d0 => rxmat_M_imag_15_d0,
        q0 => rxmat_M_imag_15_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag142_address1,
        ce1 => rxmat_M_imag_15_ce1,
        q1 => rxmat_M_imag_15_q1);

    rxmat_M_imag_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_16_address0,
        ce0 => rxmat_M_imag_16_ce0,
        we0 => rxmat_M_imag_16_we0,
        d0 => rxmat_M_imag_16_d0,
        q0 => rxmat_M_imag_16_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag143_address1,
        ce1 => rxmat_M_imag_16_ce1,
        q1 => rxmat_M_imag_16_q1);

    rxmat_M_imag_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_17_address0,
        ce0 => rxmat_M_imag_17_ce0,
        we0 => rxmat_M_imag_17_we0,
        d0 => rxmat_M_imag_17_d0,
        q0 => rxmat_M_imag_17_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag144_address1,
        ce1 => rxmat_M_imag_17_ce1,
        q1 => rxmat_M_imag_17_q1);

    rxmat_M_imag_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_18_address0,
        ce0 => rxmat_M_imag_18_ce0,
        we0 => rxmat_M_imag_18_we0,
        d0 => rxmat_M_imag_18_d0,
        q0 => rxmat_M_imag_18_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag145_address1,
        ce1 => rxmat_M_imag_18_ce1,
        q1 => rxmat_M_imag_18_q1);

    rxmat_M_imag_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_19_address0,
        ce0 => rxmat_M_imag_19_ce0,
        we0 => rxmat_M_imag_19_we0,
        d0 => rxmat_M_imag_19_d0,
        q0 => rxmat_M_imag_19_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag146_address1,
        ce1 => rxmat_M_imag_19_ce1,
        q1 => rxmat_M_imag_19_q1);

    rxmat_M_imag_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_20_address0,
        ce0 => rxmat_M_imag_20_ce0,
        we0 => rxmat_M_imag_20_we0,
        d0 => rxmat_M_imag_20_d0,
        q0 => rxmat_M_imag_20_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag147_address1,
        ce1 => rxmat_M_imag_20_ce1,
        q1 => rxmat_M_imag_20_q1);

    rxmat_M_imag_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_21_address0,
        ce0 => rxmat_M_imag_21_ce0,
        we0 => rxmat_M_imag_21_we0,
        d0 => rxmat_M_imag_21_d0,
        q0 => rxmat_M_imag_21_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag148_address1,
        ce1 => rxmat_M_imag_21_ce1,
        q1 => rxmat_M_imag_21_q1);

    rxmat_M_imag_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_22_address0,
        ce0 => rxmat_M_imag_22_ce0,
        we0 => rxmat_M_imag_22_we0,
        d0 => rxmat_M_imag_22_d0,
        q0 => rxmat_M_imag_22_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag149_address1,
        ce1 => rxmat_M_imag_22_ce1,
        q1 => rxmat_M_imag_22_q1);

    rxmat_M_imag_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_23_address0,
        ce0 => rxmat_M_imag_23_ce0,
        we0 => rxmat_M_imag_23_we0,
        d0 => rxmat_M_imag_23_d0,
        q0 => rxmat_M_imag_23_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag150_address1,
        ce1 => rxmat_M_imag_23_ce1,
        q1 => rxmat_M_imag_23_q1);

    rxmat_M_imag_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_24_address0,
        ce0 => rxmat_M_imag_24_ce0,
        we0 => rxmat_M_imag_24_we0,
        d0 => rxmat_M_imag_24_d0,
        q0 => rxmat_M_imag_24_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag151_address1,
        ce1 => rxmat_M_imag_24_ce1,
        q1 => rxmat_M_imag_24_q1);

    rxmat_M_imag_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_25_address0,
        ce0 => rxmat_M_imag_25_ce0,
        we0 => rxmat_M_imag_25_we0,
        d0 => rxmat_M_imag_25_d0,
        q0 => rxmat_M_imag_25_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag152_address1,
        ce1 => rxmat_M_imag_25_ce1,
        q1 => rxmat_M_imag_25_q1);

    rxmat_M_imag_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_26_address0,
        ce0 => rxmat_M_imag_26_ce0,
        we0 => rxmat_M_imag_26_we0,
        d0 => rxmat_M_imag_26_d0,
        q0 => rxmat_M_imag_26_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag153_address1,
        ce1 => rxmat_M_imag_26_ce1,
        q1 => rxmat_M_imag_26_q1);

    rxmat_M_imag_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_27_address0,
        ce0 => rxmat_M_imag_27_ce0,
        we0 => rxmat_M_imag_27_we0,
        d0 => rxmat_M_imag_27_d0,
        q0 => rxmat_M_imag_27_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag154_address1,
        ce1 => rxmat_M_imag_27_ce1,
        q1 => rxmat_M_imag_27_q1);

    rxmat_M_imag_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_28_address0,
        ce0 => rxmat_M_imag_28_ce0,
        we0 => rxmat_M_imag_28_we0,
        d0 => rxmat_M_imag_28_d0,
        q0 => rxmat_M_imag_28_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag155_address1,
        ce1 => rxmat_M_imag_28_ce1,
        q1 => rxmat_M_imag_28_q1);

    rxmat_M_imag_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_29_address0,
        ce0 => rxmat_M_imag_29_ce0,
        we0 => rxmat_M_imag_29_we0,
        d0 => rxmat_M_imag_29_d0,
        q0 => rxmat_M_imag_29_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag156_address1,
        ce1 => rxmat_M_imag_29_ce1,
        q1 => rxmat_M_imag_29_q1);

    rxmat_M_imag_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_30_address0,
        ce0 => rxmat_M_imag_30_ce0,
        we0 => rxmat_M_imag_30_we0,
        d0 => rxmat_M_imag_30_d0,
        q0 => rxmat_M_imag_30_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag157_address1,
        ce1 => rxmat_M_imag_30_ce1,
        q1 => rxmat_M_imag_30_q1);

    rxmat_M_imag_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_31_address0,
        ce0 => rxmat_M_imag_31_ce0,
        we0 => rxmat_M_imag_31_we0,
        d0 => rxmat_M_imag_31_d0,
        q0 => rxmat_M_imag_31_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag158_address1,
        ce1 => rxmat_M_imag_31_ce1,
        q1 => rxmat_M_imag_31_q1);

    rxmat_M_imag_32_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_32_address0,
        ce0 => rxmat_M_imag_32_ce0,
        we0 => rxmat_M_imag_32_we0,
        d0 => rxmat_M_imag_32_d0,
        q0 => rxmat_M_imag_32_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag159_address1,
        ce1 => rxmat_M_imag_32_ce1,
        q1 => rxmat_M_imag_32_q1);

    rxmat_M_imag_33_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_33_address0,
        ce0 => rxmat_M_imag_33_ce0,
        we0 => rxmat_M_imag_33_we0,
        d0 => rxmat_M_imag_33_d0,
        q0 => rxmat_M_imag_33_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag160_address1,
        ce1 => rxmat_M_imag_33_ce1,
        q1 => rxmat_M_imag_33_q1);

    rxmat_M_imag_34_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_34_address0,
        ce0 => rxmat_M_imag_34_ce0,
        we0 => rxmat_M_imag_34_we0,
        d0 => rxmat_M_imag_34_d0,
        q0 => rxmat_M_imag_34_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag161_address1,
        ce1 => rxmat_M_imag_34_ce1,
        q1 => rxmat_M_imag_34_q1);

    rxmat_M_imag_35_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_35_address0,
        ce0 => rxmat_M_imag_35_ce0,
        we0 => rxmat_M_imag_35_we0,
        d0 => rxmat_M_imag_35_d0,
        q0 => rxmat_M_imag_35_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag162_address1,
        ce1 => rxmat_M_imag_35_ce1,
        q1 => rxmat_M_imag_35_q1);

    rxmat_M_imag_36_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_36_address0,
        ce0 => rxmat_M_imag_36_ce0,
        we0 => rxmat_M_imag_36_we0,
        d0 => rxmat_M_imag_36_d0,
        q0 => rxmat_M_imag_36_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag163_address1,
        ce1 => rxmat_M_imag_36_ce1,
        q1 => rxmat_M_imag_36_q1);

    rxmat_M_imag_37_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_37_address0,
        ce0 => rxmat_M_imag_37_ce0,
        we0 => rxmat_M_imag_37_we0,
        d0 => rxmat_M_imag_37_d0,
        q0 => rxmat_M_imag_37_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag164_address1,
        ce1 => rxmat_M_imag_37_ce1,
        q1 => rxmat_M_imag_37_q1);

    rxmat_M_imag_38_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_38_address0,
        ce0 => rxmat_M_imag_38_ce0,
        we0 => rxmat_M_imag_38_we0,
        d0 => rxmat_M_imag_38_d0,
        q0 => rxmat_M_imag_38_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag165_address1,
        ce1 => rxmat_M_imag_38_ce1,
        q1 => rxmat_M_imag_38_q1);

    rxmat_M_imag_39_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_39_address0,
        ce0 => rxmat_M_imag_39_ce0,
        we0 => rxmat_M_imag_39_we0,
        d0 => rxmat_M_imag_39_d0,
        q0 => rxmat_M_imag_39_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag166_address1,
        ce1 => rxmat_M_imag_39_ce1,
        q1 => rxmat_M_imag_39_q1);

    rxmat_M_imag_40_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_40_address0,
        ce0 => rxmat_M_imag_40_ce0,
        we0 => rxmat_M_imag_40_we0,
        d0 => rxmat_M_imag_40_d0,
        q0 => rxmat_M_imag_40_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag167_address1,
        ce1 => rxmat_M_imag_40_ce1,
        q1 => rxmat_M_imag_40_q1);

    rxmat_M_imag_41_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_41_address0,
        ce0 => rxmat_M_imag_41_ce0,
        we0 => rxmat_M_imag_41_we0,
        d0 => rxmat_M_imag_41_d0,
        q0 => rxmat_M_imag_41_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag168_address1,
        ce1 => rxmat_M_imag_41_ce1,
        q1 => rxmat_M_imag_41_q1);

    rxmat_M_imag_42_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_42_address0,
        ce0 => rxmat_M_imag_42_ce0,
        we0 => rxmat_M_imag_42_we0,
        d0 => rxmat_M_imag_42_d0,
        q0 => rxmat_M_imag_42_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag169_address1,
        ce1 => rxmat_M_imag_42_ce1,
        q1 => rxmat_M_imag_42_q1);

    rxmat_M_imag_43_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_43_address0,
        ce0 => rxmat_M_imag_43_ce0,
        we0 => rxmat_M_imag_43_we0,
        d0 => rxmat_M_imag_43_d0,
        q0 => rxmat_M_imag_43_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag170_address1,
        ce1 => rxmat_M_imag_43_ce1,
        q1 => rxmat_M_imag_43_q1);

    rxmat_M_imag_44_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_44_address0,
        ce0 => rxmat_M_imag_44_ce0,
        we0 => rxmat_M_imag_44_we0,
        d0 => rxmat_M_imag_44_d0,
        q0 => rxmat_M_imag_44_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag171_address1,
        ce1 => rxmat_M_imag_44_ce1,
        q1 => rxmat_M_imag_44_q1);

    rxmat_M_imag_45_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_45_address0,
        ce0 => rxmat_M_imag_45_ce0,
        we0 => rxmat_M_imag_45_we0,
        d0 => rxmat_M_imag_45_d0,
        q0 => rxmat_M_imag_45_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag172_address1,
        ce1 => rxmat_M_imag_45_ce1,
        q1 => rxmat_M_imag_45_q1);

    rxmat_M_imag_46_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_46_address0,
        ce0 => rxmat_M_imag_46_ce0,
        we0 => rxmat_M_imag_46_we0,
        d0 => rxmat_M_imag_46_d0,
        q0 => rxmat_M_imag_46_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag173_address1,
        ce1 => rxmat_M_imag_46_ce1,
        q1 => rxmat_M_imag_46_q1);

    rxmat_M_imag_47_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_47_address0,
        ce0 => rxmat_M_imag_47_ce0,
        we0 => rxmat_M_imag_47_we0,
        d0 => rxmat_M_imag_47_d0,
        q0 => rxmat_M_imag_47_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag174_address1,
        ce1 => rxmat_M_imag_47_ce1,
        q1 => rxmat_M_imag_47_q1);

    rxmat_M_imag_48_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_48_address0,
        ce0 => rxmat_M_imag_48_ce0,
        we0 => rxmat_M_imag_48_we0,
        d0 => rxmat_M_imag_48_d0,
        q0 => rxmat_M_imag_48_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag175_address1,
        ce1 => rxmat_M_imag_48_ce1,
        q1 => rxmat_M_imag_48_q1);

    rxmat_M_imag_49_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_49_address0,
        ce0 => rxmat_M_imag_49_ce0,
        we0 => rxmat_M_imag_49_we0,
        d0 => rxmat_M_imag_49_d0,
        q0 => rxmat_M_imag_49_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag176_address1,
        ce1 => rxmat_M_imag_49_ce1,
        q1 => rxmat_M_imag_49_q1);

    rxmat_M_imag_50_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_50_address0,
        ce0 => rxmat_M_imag_50_ce0,
        we0 => rxmat_M_imag_50_we0,
        d0 => rxmat_M_imag_50_d0,
        q0 => rxmat_M_imag_50_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag177_address1,
        ce1 => rxmat_M_imag_50_ce1,
        q1 => rxmat_M_imag_50_q1);

    rxmat_M_imag_51_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_51_address0,
        ce0 => rxmat_M_imag_51_ce0,
        we0 => rxmat_M_imag_51_we0,
        d0 => rxmat_M_imag_51_d0,
        q0 => rxmat_M_imag_51_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag178_address1,
        ce1 => rxmat_M_imag_51_ce1,
        q1 => rxmat_M_imag_51_q1);

    rxmat_M_imag_52_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_52_address0,
        ce0 => rxmat_M_imag_52_ce0,
        we0 => rxmat_M_imag_52_we0,
        d0 => rxmat_M_imag_52_d0,
        q0 => rxmat_M_imag_52_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag179_address1,
        ce1 => rxmat_M_imag_52_ce1,
        q1 => rxmat_M_imag_52_q1);

    rxmat_M_imag_53_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_53_address0,
        ce0 => rxmat_M_imag_53_ce0,
        we0 => rxmat_M_imag_53_we0,
        d0 => rxmat_M_imag_53_d0,
        q0 => rxmat_M_imag_53_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag180_address1,
        ce1 => rxmat_M_imag_53_ce1,
        q1 => rxmat_M_imag_53_q1);

    rxmat_M_imag_54_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_54_address0,
        ce0 => rxmat_M_imag_54_ce0,
        we0 => rxmat_M_imag_54_we0,
        d0 => rxmat_M_imag_54_d0,
        q0 => rxmat_M_imag_54_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag181_address1,
        ce1 => rxmat_M_imag_54_ce1,
        q1 => rxmat_M_imag_54_q1);

    rxmat_M_imag_55_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_55_address0,
        ce0 => rxmat_M_imag_55_ce0,
        we0 => rxmat_M_imag_55_we0,
        d0 => rxmat_M_imag_55_d0,
        q0 => rxmat_M_imag_55_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag182_address1,
        ce1 => rxmat_M_imag_55_ce1,
        q1 => rxmat_M_imag_55_q1);

    rxmat_M_imag_56_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_56_address0,
        ce0 => rxmat_M_imag_56_ce0,
        we0 => rxmat_M_imag_56_we0,
        d0 => rxmat_M_imag_56_d0,
        q0 => rxmat_M_imag_56_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag183_address1,
        ce1 => rxmat_M_imag_56_ce1,
        q1 => rxmat_M_imag_56_q1);

    rxmat_M_imag_57_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_57_address0,
        ce0 => rxmat_M_imag_57_ce0,
        we0 => rxmat_M_imag_57_we0,
        d0 => rxmat_M_imag_57_d0,
        q0 => rxmat_M_imag_57_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag184_address1,
        ce1 => rxmat_M_imag_57_ce1,
        q1 => rxmat_M_imag_57_q1);

    rxmat_M_imag_58_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_58_address0,
        ce0 => rxmat_M_imag_58_ce0,
        we0 => rxmat_M_imag_58_we0,
        d0 => rxmat_M_imag_58_d0,
        q0 => rxmat_M_imag_58_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag185_address1,
        ce1 => rxmat_M_imag_58_ce1,
        q1 => rxmat_M_imag_58_q1);

    rxmat_M_imag_59_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_59_address0,
        ce0 => rxmat_M_imag_59_ce0,
        we0 => rxmat_M_imag_59_we0,
        d0 => rxmat_M_imag_59_d0,
        q0 => rxmat_M_imag_59_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag186_address1,
        ce1 => rxmat_M_imag_59_ce1,
        q1 => rxmat_M_imag_59_q1);

    rxmat_M_imag_60_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_60_address0,
        ce0 => rxmat_M_imag_60_ce0,
        we0 => rxmat_M_imag_60_we0,
        d0 => rxmat_M_imag_60_d0,
        q0 => rxmat_M_imag_60_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag187_address1,
        ce1 => rxmat_M_imag_60_ce1,
        q1 => rxmat_M_imag_60_q1);

    rxmat_M_imag_61_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_61_address0,
        ce0 => rxmat_M_imag_61_ce0,
        we0 => rxmat_M_imag_61_we0,
        d0 => rxmat_M_imag_61_d0,
        q0 => rxmat_M_imag_61_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag188_address1,
        ce1 => rxmat_M_imag_61_ce1,
        q1 => rxmat_M_imag_61_q1);

    rxmat_M_imag_62_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_62_address0,
        ce0 => rxmat_M_imag_62_ce0,
        we0 => rxmat_M_imag_62_we0,
        d0 => rxmat_M_imag_62_d0,
        q0 => rxmat_M_imag_62_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag189_address1,
        ce1 => rxmat_M_imag_62_ce1,
        q1 => rxmat_M_imag_62_q1);

    rxmat_M_imag_63_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_63_address0,
        ce0 => rxmat_M_imag_63_ce0,
        we0 => rxmat_M_imag_63_we0,
        d0 => rxmat_M_imag_63_d0,
        q0 => rxmat_M_imag_63_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag190_address1,
        ce1 => rxmat_M_imag_63_ce1,
        q1 => rxmat_M_imag_63_q1);

    rxmat_M_imag_64_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_64_address0,
        ce0 => rxmat_M_imag_64_ce0,
        we0 => rxmat_M_imag_64_we0,
        d0 => rxmat_M_imag_64_d0,
        q0 => rxmat_M_imag_64_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag191_address1,
        ce1 => rxmat_M_imag_64_ce1,
        q1 => rxmat_M_imag_64_q1);

    rxmat_M_imag_65_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_65_address0,
        ce0 => rxmat_M_imag_65_ce0,
        we0 => rxmat_M_imag_65_we0,
        d0 => rxmat_M_imag_65_d0,
        q0 => rxmat_M_imag_65_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag192_address1,
        ce1 => rxmat_M_imag_65_ce1,
        q1 => rxmat_M_imag_65_q1);

    rxmat_M_imag_66_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_66_address0,
        ce0 => rxmat_M_imag_66_ce0,
        we0 => rxmat_M_imag_66_we0,
        d0 => rxmat_M_imag_66_d0,
        q0 => rxmat_M_imag_66_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag193_address1,
        ce1 => rxmat_M_imag_66_ce1,
        q1 => rxmat_M_imag_66_q1);

    rxmat_M_imag_67_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_67_address0,
        ce0 => rxmat_M_imag_67_ce0,
        we0 => rxmat_M_imag_67_we0,
        d0 => rxmat_M_imag_67_d0,
        q0 => rxmat_M_imag_67_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag194_address1,
        ce1 => rxmat_M_imag_67_ce1,
        q1 => rxmat_M_imag_67_q1);

    rxmat_M_imag_68_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_68_address0,
        ce0 => rxmat_M_imag_68_ce0,
        we0 => rxmat_M_imag_68_we0,
        d0 => rxmat_M_imag_68_d0,
        q0 => rxmat_M_imag_68_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag195_address1,
        ce1 => rxmat_M_imag_68_ce1,
        q1 => rxmat_M_imag_68_q1);

    rxmat_M_imag_69_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_69_address0,
        ce0 => rxmat_M_imag_69_ce0,
        we0 => rxmat_M_imag_69_we0,
        d0 => rxmat_M_imag_69_d0,
        q0 => rxmat_M_imag_69_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag196_address1,
        ce1 => rxmat_M_imag_69_ce1,
        q1 => rxmat_M_imag_69_q1);

    rxmat_M_imag_70_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_70_address0,
        ce0 => rxmat_M_imag_70_ce0,
        we0 => rxmat_M_imag_70_we0,
        d0 => rxmat_M_imag_70_d0,
        q0 => rxmat_M_imag_70_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag197_address1,
        ce1 => rxmat_M_imag_70_ce1,
        q1 => rxmat_M_imag_70_q1);

    rxmat_M_imag_71_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_71_address0,
        ce0 => rxmat_M_imag_71_ce0,
        we0 => rxmat_M_imag_71_we0,
        d0 => rxmat_M_imag_71_d0,
        q0 => rxmat_M_imag_71_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag198_address1,
        ce1 => rxmat_M_imag_71_ce1,
        q1 => rxmat_M_imag_71_q1);

    rxmat_M_imag_72_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_72_address0,
        ce0 => rxmat_M_imag_72_ce0,
        we0 => rxmat_M_imag_72_we0,
        d0 => rxmat_M_imag_72_d0,
        q0 => rxmat_M_imag_72_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag199_address1,
        ce1 => rxmat_M_imag_72_ce1,
        q1 => rxmat_M_imag_72_q1);

    rxmat_M_imag_73_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_73_address0,
        ce0 => rxmat_M_imag_73_ce0,
        we0 => rxmat_M_imag_73_we0,
        d0 => rxmat_M_imag_73_d0,
        q0 => rxmat_M_imag_73_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag200_address1,
        ce1 => rxmat_M_imag_73_ce1,
        q1 => rxmat_M_imag_73_q1);

    rxmat_M_imag_74_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_74_address0,
        ce0 => rxmat_M_imag_74_ce0,
        we0 => rxmat_M_imag_74_we0,
        d0 => rxmat_M_imag_74_d0,
        q0 => rxmat_M_imag_74_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag201_address1,
        ce1 => rxmat_M_imag_74_ce1,
        q1 => rxmat_M_imag_74_q1);

    rxmat_M_imag_75_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_75_address0,
        ce0 => rxmat_M_imag_75_ce0,
        we0 => rxmat_M_imag_75_we0,
        d0 => rxmat_M_imag_75_d0,
        q0 => rxmat_M_imag_75_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag202_address1,
        ce1 => rxmat_M_imag_75_ce1,
        q1 => rxmat_M_imag_75_q1);

    rxmat_M_imag_76_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_76_address0,
        ce0 => rxmat_M_imag_76_ce0,
        we0 => rxmat_M_imag_76_we0,
        d0 => rxmat_M_imag_76_d0,
        q0 => rxmat_M_imag_76_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag203_address1,
        ce1 => rxmat_M_imag_76_ce1,
        q1 => rxmat_M_imag_76_q1);

    rxmat_M_imag_77_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_77_address0,
        ce0 => rxmat_M_imag_77_ce0,
        we0 => rxmat_M_imag_77_we0,
        d0 => rxmat_M_imag_77_d0,
        q0 => rxmat_M_imag_77_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag204_address1,
        ce1 => rxmat_M_imag_77_ce1,
        q1 => rxmat_M_imag_77_q1);

    rxmat_M_imag_78_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_78_address0,
        ce0 => rxmat_M_imag_78_ce0,
        we0 => rxmat_M_imag_78_we0,
        d0 => rxmat_M_imag_78_d0,
        q0 => rxmat_M_imag_78_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag205_address1,
        ce1 => rxmat_M_imag_78_ce1,
        q1 => rxmat_M_imag_78_q1);

    rxmat_M_imag_79_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_79_address0,
        ce0 => rxmat_M_imag_79_ce0,
        we0 => rxmat_M_imag_79_we0,
        d0 => rxmat_M_imag_79_d0,
        q0 => rxmat_M_imag_79_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag206_address1,
        ce1 => rxmat_M_imag_79_ce1,
        q1 => rxmat_M_imag_79_q1);

    rxmat_M_imag_80_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_80_address0,
        ce0 => rxmat_M_imag_80_ce0,
        we0 => rxmat_M_imag_80_we0,
        d0 => rxmat_M_imag_80_d0,
        q0 => rxmat_M_imag_80_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag207_address1,
        ce1 => rxmat_M_imag_80_ce1,
        q1 => rxmat_M_imag_80_q1);

    rxmat_M_imag_81_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_81_address0,
        ce0 => rxmat_M_imag_81_ce0,
        we0 => rxmat_M_imag_81_we0,
        d0 => rxmat_M_imag_81_d0,
        q0 => rxmat_M_imag_81_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag208_address1,
        ce1 => rxmat_M_imag_81_ce1,
        q1 => rxmat_M_imag_81_q1);

    rxmat_M_imag_82_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_82_address0,
        ce0 => rxmat_M_imag_82_ce0,
        we0 => rxmat_M_imag_82_we0,
        d0 => rxmat_M_imag_82_d0,
        q0 => rxmat_M_imag_82_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag209_address1,
        ce1 => rxmat_M_imag_82_ce1,
        q1 => rxmat_M_imag_82_q1);

    rxmat_M_imag_83_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_83_address0,
        ce0 => rxmat_M_imag_83_ce0,
        we0 => rxmat_M_imag_83_we0,
        d0 => rxmat_M_imag_83_d0,
        q0 => rxmat_M_imag_83_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag210_address1,
        ce1 => rxmat_M_imag_83_ce1,
        q1 => rxmat_M_imag_83_q1);

    rxmat_M_imag_84_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_84_address0,
        ce0 => rxmat_M_imag_84_ce0,
        we0 => rxmat_M_imag_84_we0,
        d0 => rxmat_M_imag_84_d0,
        q0 => rxmat_M_imag_84_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag211_address1,
        ce1 => rxmat_M_imag_84_ce1,
        q1 => rxmat_M_imag_84_q1);

    rxmat_M_imag_85_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_85_address0,
        ce0 => rxmat_M_imag_85_ce0,
        we0 => rxmat_M_imag_85_we0,
        d0 => rxmat_M_imag_85_d0,
        q0 => rxmat_M_imag_85_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag212_address1,
        ce1 => rxmat_M_imag_85_ce1,
        q1 => rxmat_M_imag_85_q1);

    rxmat_M_imag_86_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_86_address0,
        ce0 => rxmat_M_imag_86_ce0,
        we0 => rxmat_M_imag_86_we0,
        d0 => rxmat_M_imag_86_d0,
        q0 => rxmat_M_imag_86_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag213_address1,
        ce1 => rxmat_M_imag_86_ce1,
        q1 => rxmat_M_imag_86_q1);

    rxmat_M_imag_87_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_87_address0,
        ce0 => rxmat_M_imag_87_ce0,
        we0 => rxmat_M_imag_87_we0,
        d0 => rxmat_M_imag_87_d0,
        q0 => rxmat_M_imag_87_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag214_address1,
        ce1 => rxmat_M_imag_87_ce1,
        q1 => rxmat_M_imag_87_q1);

    rxmat_M_imag_88_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_88_address0,
        ce0 => rxmat_M_imag_88_ce0,
        we0 => rxmat_M_imag_88_we0,
        d0 => rxmat_M_imag_88_d0,
        q0 => rxmat_M_imag_88_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag215_address1,
        ce1 => rxmat_M_imag_88_ce1,
        q1 => rxmat_M_imag_88_q1);

    rxmat_M_imag_89_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_89_address0,
        ce0 => rxmat_M_imag_89_ce0,
        we0 => rxmat_M_imag_89_we0,
        d0 => rxmat_M_imag_89_d0,
        q0 => rxmat_M_imag_89_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag216_address1,
        ce1 => rxmat_M_imag_89_ce1,
        q1 => rxmat_M_imag_89_q1);

    rxmat_M_imag_90_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_90_address0,
        ce0 => rxmat_M_imag_90_ce0,
        we0 => rxmat_M_imag_90_we0,
        d0 => rxmat_M_imag_90_d0,
        q0 => rxmat_M_imag_90_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag217_address1,
        ce1 => rxmat_M_imag_90_ce1,
        q1 => rxmat_M_imag_90_q1);

    rxmat_M_imag_91_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_91_address0,
        ce0 => rxmat_M_imag_91_ce0,
        we0 => rxmat_M_imag_91_we0,
        d0 => rxmat_M_imag_91_d0,
        q0 => rxmat_M_imag_91_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag218_address1,
        ce1 => rxmat_M_imag_91_ce1,
        q1 => rxmat_M_imag_91_q1);

    rxmat_M_imag_92_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_92_address0,
        ce0 => rxmat_M_imag_92_ce0,
        we0 => rxmat_M_imag_92_we0,
        d0 => rxmat_M_imag_92_d0,
        q0 => rxmat_M_imag_92_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag219_address1,
        ce1 => rxmat_M_imag_92_ce1,
        q1 => rxmat_M_imag_92_q1);

    rxmat_M_imag_93_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_93_address0,
        ce0 => rxmat_M_imag_93_ce0,
        we0 => rxmat_M_imag_93_we0,
        d0 => rxmat_M_imag_93_d0,
        q0 => rxmat_M_imag_93_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag220_address1,
        ce1 => rxmat_M_imag_93_ce1,
        q1 => rxmat_M_imag_93_q1);

    rxmat_M_imag_94_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_94_address0,
        ce0 => rxmat_M_imag_94_ce0,
        we0 => rxmat_M_imag_94_we0,
        d0 => rxmat_M_imag_94_d0,
        q0 => rxmat_M_imag_94_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag221_address1,
        ce1 => rxmat_M_imag_94_ce1,
        q1 => rxmat_M_imag_94_q1);

    rxmat_M_imag_95_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_95_address0,
        ce0 => rxmat_M_imag_95_ce0,
        we0 => rxmat_M_imag_95_we0,
        d0 => rxmat_M_imag_95_d0,
        q0 => rxmat_M_imag_95_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag222_address1,
        ce1 => rxmat_M_imag_95_ce1,
        q1 => rxmat_M_imag_95_q1);

    rxmat_M_imag_96_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_96_address0,
        ce0 => rxmat_M_imag_96_ce0,
        we0 => rxmat_M_imag_96_we0,
        d0 => rxmat_M_imag_96_d0,
        q0 => rxmat_M_imag_96_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag223_address1,
        ce1 => rxmat_M_imag_96_ce1,
        q1 => rxmat_M_imag_96_q1);

    rxmat_M_imag_97_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_97_address0,
        ce0 => rxmat_M_imag_97_ce0,
        we0 => rxmat_M_imag_97_we0,
        d0 => rxmat_M_imag_97_d0,
        q0 => rxmat_M_imag_97_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag224_address1,
        ce1 => rxmat_M_imag_97_ce1,
        q1 => rxmat_M_imag_97_q1);

    rxmat_M_imag_98_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_98_address0,
        ce0 => rxmat_M_imag_98_ce0,
        we0 => rxmat_M_imag_98_we0,
        d0 => rxmat_M_imag_98_d0,
        q0 => rxmat_M_imag_98_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag225_address1,
        ce1 => rxmat_M_imag_98_ce1,
        q1 => rxmat_M_imag_98_q1);

    rxmat_M_imag_99_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_99_address0,
        ce0 => rxmat_M_imag_99_ce0,
        we0 => rxmat_M_imag_99_we0,
        d0 => rxmat_M_imag_99_d0,
        q0 => rxmat_M_imag_99_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag226_address1,
        ce1 => rxmat_M_imag_99_ce1,
        q1 => rxmat_M_imag_99_q1);

    rxmat_M_imag_100_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_100_address0,
        ce0 => rxmat_M_imag_100_ce0,
        we0 => rxmat_M_imag_100_we0,
        d0 => rxmat_M_imag_100_d0,
        q0 => rxmat_M_imag_100_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag227_address1,
        ce1 => rxmat_M_imag_100_ce1,
        q1 => rxmat_M_imag_100_q1);

    rxmat_M_imag_101_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_101_address0,
        ce0 => rxmat_M_imag_101_ce0,
        we0 => rxmat_M_imag_101_we0,
        d0 => rxmat_M_imag_101_d0,
        q0 => rxmat_M_imag_101_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag228_address1,
        ce1 => rxmat_M_imag_101_ce1,
        q1 => rxmat_M_imag_101_q1);

    rxmat_M_imag_102_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_102_address0,
        ce0 => rxmat_M_imag_102_ce0,
        we0 => rxmat_M_imag_102_we0,
        d0 => rxmat_M_imag_102_d0,
        q0 => rxmat_M_imag_102_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag229_address1,
        ce1 => rxmat_M_imag_102_ce1,
        q1 => rxmat_M_imag_102_q1);

    rxmat_M_imag_103_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_103_address0,
        ce0 => rxmat_M_imag_103_ce0,
        we0 => rxmat_M_imag_103_we0,
        d0 => rxmat_M_imag_103_d0,
        q0 => rxmat_M_imag_103_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag230_address1,
        ce1 => rxmat_M_imag_103_ce1,
        q1 => rxmat_M_imag_103_q1);

    rxmat_M_imag_104_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_104_address0,
        ce0 => rxmat_M_imag_104_ce0,
        we0 => rxmat_M_imag_104_we0,
        d0 => rxmat_M_imag_104_d0,
        q0 => rxmat_M_imag_104_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag231_address1,
        ce1 => rxmat_M_imag_104_ce1,
        q1 => rxmat_M_imag_104_q1);

    rxmat_M_imag_105_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_105_address0,
        ce0 => rxmat_M_imag_105_ce0,
        we0 => rxmat_M_imag_105_we0,
        d0 => rxmat_M_imag_105_d0,
        q0 => rxmat_M_imag_105_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag232_address1,
        ce1 => rxmat_M_imag_105_ce1,
        q1 => rxmat_M_imag_105_q1);

    rxmat_M_imag_106_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_106_address0,
        ce0 => rxmat_M_imag_106_ce0,
        we0 => rxmat_M_imag_106_we0,
        d0 => rxmat_M_imag_106_d0,
        q0 => rxmat_M_imag_106_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag233_address1,
        ce1 => rxmat_M_imag_106_ce1,
        q1 => rxmat_M_imag_106_q1);

    rxmat_M_imag_107_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_107_address0,
        ce0 => rxmat_M_imag_107_ce0,
        we0 => rxmat_M_imag_107_we0,
        d0 => rxmat_M_imag_107_d0,
        q0 => rxmat_M_imag_107_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag234_address1,
        ce1 => rxmat_M_imag_107_ce1,
        q1 => rxmat_M_imag_107_q1);

    rxmat_M_imag_108_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_108_address0,
        ce0 => rxmat_M_imag_108_ce0,
        we0 => rxmat_M_imag_108_we0,
        d0 => rxmat_M_imag_108_d0,
        q0 => rxmat_M_imag_108_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag235_address1,
        ce1 => rxmat_M_imag_108_ce1,
        q1 => rxmat_M_imag_108_q1);

    rxmat_M_imag_109_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_109_address0,
        ce0 => rxmat_M_imag_109_ce0,
        we0 => rxmat_M_imag_109_we0,
        d0 => rxmat_M_imag_109_d0,
        q0 => rxmat_M_imag_109_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag236_address1,
        ce1 => rxmat_M_imag_109_ce1,
        q1 => rxmat_M_imag_109_q1);

    rxmat_M_imag_110_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_110_address0,
        ce0 => rxmat_M_imag_110_ce0,
        we0 => rxmat_M_imag_110_we0,
        d0 => rxmat_M_imag_110_d0,
        q0 => rxmat_M_imag_110_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag237_address1,
        ce1 => rxmat_M_imag_110_ce1,
        q1 => rxmat_M_imag_110_q1);

    rxmat_M_imag_111_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_111_address0,
        ce0 => rxmat_M_imag_111_ce0,
        we0 => rxmat_M_imag_111_we0,
        d0 => rxmat_M_imag_111_d0,
        q0 => rxmat_M_imag_111_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag238_address1,
        ce1 => rxmat_M_imag_111_ce1,
        q1 => rxmat_M_imag_111_q1);

    rxmat_M_imag_112_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_112_address0,
        ce0 => rxmat_M_imag_112_ce0,
        we0 => rxmat_M_imag_112_we0,
        d0 => rxmat_M_imag_112_d0,
        q0 => rxmat_M_imag_112_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag239_address1,
        ce1 => rxmat_M_imag_112_ce1,
        q1 => rxmat_M_imag_112_q1);

    rxmat_M_imag_113_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_113_address0,
        ce0 => rxmat_M_imag_113_ce0,
        we0 => rxmat_M_imag_113_we0,
        d0 => rxmat_M_imag_113_d0,
        q0 => rxmat_M_imag_113_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag240_address1,
        ce1 => rxmat_M_imag_113_ce1,
        q1 => rxmat_M_imag_113_q1);

    rxmat_M_imag_114_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_114_address0,
        ce0 => rxmat_M_imag_114_ce0,
        we0 => rxmat_M_imag_114_we0,
        d0 => rxmat_M_imag_114_d0,
        q0 => rxmat_M_imag_114_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag241_address1,
        ce1 => rxmat_M_imag_114_ce1,
        q1 => rxmat_M_imag_114_q1);

    rxmat_M_imag_115_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_115_address0,
        ce0 => rxmat_M_imag_115_ce0,
        we0 => rxmat_M_imag_115_we0,
        d0 => rxmat_M_imag_115_d0,
        q0 => rxmat_M_imag_115_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag242_address1,
        ce1 => rxmat_M_imag_115_ce1,
        q1 => rxmat_M_imag_115_q1);

    rxmat_M_imag_116_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_116_address0,
        ce0 => rxmat_M_imag_116_ce0,
        we0 => rxmat_M_imag_116_we0,
        d0 => rxmat_M_imag_116_d0,
        q0 => rxmat_M_imag_116_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag243_address1,
        ce1 => rxmat_M_imag_116_ce1,
        q1 => rxmat_M_imag_116_q1);

    rxmat_M_imag_117_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_117_address0,
        ce0 => rxmat_M_imag_117_ce0,
        we0 => rxmat_M_imag_117_we0,
        d0 => rxmat_M_imag_117_d0,
        q0 => rxmat_M_imag_117_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag244_address1,
        ce1 => rxmat_M_imag_117_ce1,
        q1 => rxmat_M_imag_117_q1);

    rxmat_M_imag_118_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_118_address0,
        ce0 => rxmat_M_imag_118_ce0,
        we0 => rxmat_M_imag_118_we0,
        d0 => rxmat_M_imag_118_d0,
        q0 => rxmat_M_imag_118_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag245_address1,
        ce1 => rxmat_M_imag_118_ce1,
        q1 => rxmat_M_imag_118_q1);

    rxmat_M_imag_119_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_119_address0,
        ce0 => rxmat_M_imag_119_ce0,
        we0 => rxmat_M_imag_119_we0,
        d0 => rxmat_M_imag_119_d0,
        q0 => rxmat_M_imag_119_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag246_address1,
        ce1 => rxmat_M_imag_119_ce1,
        q1 => rxmat_M_imag_119_q1);

    rxmat_M_imag_120_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_120_address0,
        ce0 => rxmat_M_imag_120_ce0,
        we0 => rxmat_M_imag_120_we0,
        d0 => rxmat_M_imag_120_d0,
        q0 => rxmat_M_imag_120_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag247_address1,
        ce1 => rxmat_M_imag_120_ce1,
        q1 => rxmat_M_imag_120_q1);

    rxmat_M_imag_121_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_121_address0,
        ce0 => rxmat_M_imag_121_ce0,
        we0 => rxmat_M_imag_121_we0,
        d0 => rxmat_M_imag_121_d0,
        q0 => rxmat_M_imag_121_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag248_address1,
        ce1 => rxmat_M_imag_121_ce1,
        q1 => rxmat_M_imag_121_q1);

    rxmat_M_imag_122_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_122_address0,
        ce0 => rxmat_M_imag_122_ce0,
        we0 => rxmat_M_imag_122_we0,
        d0 => rxmat_M_imag_122_d0,
        q0 => rxmat_M_imag_122_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag249_address1,
        ce1 => rxmat_M_imag_122_ce1,
        q1 => rxmat_M_imag_122_q1);

    rxmat_M_imag_123_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_123_address0,
        ce0 => rxmat_M_imag_123_ce0,
        we0 => rxmat_M_imag_123_we0,
        d0 => rxmat_M_imag_123_d0,
        q0 => rxmat_M_imag_123_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag250_address1,
        ce1 => rxmat_M_imag_123_ce1,
        q1 => rxmat_M_imag_123_q1);

    rxmat_M_imag_124_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_124_address0,
        ce0 => rxmat_M_imag_124_ce0,
        we0 => rxmat_M_imag_124_we0,
        d0 => rxmat_M_imag_124_d0,
        q0 => rxmat_M_imag_124_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag251_address1,
        ce1 => rxmat_M_imag_124_ce1,
        q1 => rxmat_M_imag_124_q1);

    rxmat_M_imag_125_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_125_address0,
        ce0 => rxmat_M_imag_125_ce0,
        we0 => rxmat_M_imag_125_we0,
        d0 => rxmat_M_imag_125_d0,
        q0 => rxmat_M_imag_125_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag252_address1,
        ce1 => rxmat_M_imag_125_ce1,
        q1 => rxmat_M_imag_125_q1);

    rxmat_M_imag_126_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_126_address0,
        ce0 => rxmat_M_imag_126_ce0,
        we0 => rxmat_M_imag_126_we0,
        d0 => rxmat_M_imag_126_d0,
        q0 => rxmat_M_imag_126_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag253_address1,
        ce1 => rxmat_M_imag_126_ce1,
        q1 => rxmat_M_imag_126_q1);

    rxmat_M_imag_127_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rxmat_M_imag_127_address0,
        ce0 => rxmat_M_imag_127_ce0,
        we0 => rxmat_M_imag_127_we0,
        d0 => rxmat_M_imag_127_d0,
        q0 => rxmat_M_imag_127_q0,
        address1 => grp_kernel_mmult_fu_10781_a_M_imag254_address1,
        ce1 => rxmat_M_imag_127_ce1,
        q1 => rxmat_M_imag_127_q1);

    xmat_M_imag_0_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_0_address0,
        ce0 => xmat_M_imag_0_ce0,
        we0 => xmat_M_imag_0_we0,
        d0 => xmat_M_imag_0_d0,
        q0 => xmat_M_imag_0_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_0_address1,
        ce1 => xmat_M_imag_0_ce1,
        q1 => xmat_M_imag_0_q1);

    xmat_M_imag_1_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_1_address0,
        ce0 => xmat_M_imag_1_ce0,
        we0 => xmat_M_imag_1_we0,
        d0 => xmat_M_imag_1_d0,
        q0 => xmat_M_imag_1_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_1_address1,
        ce1 => xmat_M_imag_1_ce1,
        q1 => xmat_M_imag_1_q1);

    xmat_M_imag_2_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_2_address0,
        ce0 => xmat_M_imag_2_ce0,
        we0 => xmat_M_imag_2_we0,
        d0 => xmat_M_imag_2_d0,
        q0 => xmat_M_imag_2_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_2_address1,
        ce1 => xmat_M_imag_2_ce1,
        q1 => xmat_M_imag_2_q1);

    xmat_M_imag_3_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_3_address0,
        ce0 => xmat_M_imag_3_ce0,
        we0 => xmat_M_imag_3_we0,
        d0 => xmat_M_imag_3_d0,
        q0 => xmat_M_imag_3_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_3_address1,
        ce1 => xmat_M_imag_3_ce1,
        q1 => xmat_M_imag_3_q1);

    xmat_M_imag_4_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_4_address0,
        ce0 => xmat_M_imag_4_ce0,
        we0 => xmat_M_imag_4_we0,
        d0 => xmat_M_imag_4_d0,
        q0 => xmat_M_imag_4_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_4_address1,
        ce1 => xmat_M_imag_4_ce1,
        q1 => xmat_M_imag_4_q1);

    xmat_M_imag_5_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_5_address0,
        ce0 => xmat_M_imag_5_ce0,
        we0 => xmat_M_imag_5_we0,
        d0 => xmat_M_imag_5_d0,
        q0 => xmat_M_imag_5_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_5_address1,
        ce1 => xmat_M_imag_5_ce1,
        q1 => xmat_M_imag_5_q1);

    xmat_M_imag_6_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_6_address0,
        ce0 => xmat_M_imag_6_ce0,
        we0 => xmat_M_imag_6_we0,
        d0 => xmat_M_imag_6_d0,
        q0 => xmat_M_imag_6_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_6_address1,
        ce1 => xmat_M_imag_6_ce1,
        q1 => xmat_M_imag_6_q1);

    xmat_M_imag_7_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_7_address0,
        ce0 => xmat_M_imag_7_ce0,
        we0 => xmat_M_imag_7_we0,
        d0 => xmat_M_imag_7_d0,
        q0 => xmat_M_imag_7_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_7_address1,
        ce1 => xmat_M_imag_7_ce1,
        q1 => xmat_M_imag_7_q1);

    xmat_M_imag_8_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_8_address0,
        ce0 => xmat_M_imag_8_ce0,
        we0 => xmat_M_imag_8_we0,
        d0 => xmat_M_imag_8_d0,
        q0 => xmat_M_imag_8_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_8_address1,
        ce1 => xmat_M_imag_8_ce1,
        q1 => xmat_M_imag_8_q1);

    xmat_M_imag_9_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_9_address0,
        ce0 => xmat_M_imag_9_ce0,
        we0 => xmat_M_imag_9_we0,
        d0 => xmat_M_imag_9_d0,
        q0 => xmat_M_imag_9_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_9_address1,
        ce1 => xmat_M_imag_9_ce1,
        q1 => xmat_M_imag_9_q1);

    xmat_M_imag_10_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_10_address0,
        ce0 => xmat_M_imag_10_ce0,
        we0 => xmat_M_imag_10_we0,
        d0 => xmat_M_imag_10_d0,
        q0 => xmat_M_imag_10_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_10_address1,
        ce1 => xmat_M_imag_10_ce1,
        q1 => xmat_M_imag_10_q1);

    xmat_M_imag_11_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_11_address0,
        ce0 => xmat_M_imag_11_ce0,
        we0 => xmat_M_imag_11_we0,
        d0 => xmat_M_imag_11_d0,
        q0 => xmat_M_imag_11_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_11_address1,
        ce1 => xmat_M_imag_11_ce1,
        q1 => xmat_M_imag_11_q1);

    xmat_M_imag_12_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_12_address0,
        ce0 => xmat_M_imag_12_ce0,
        we0 => xmat_M_imag_12_we0,
        d0 => xmat_M_imag_12_d0,
        q0 => xmat_M_imag_12_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_12_address1,
        ce1 => xmat_M_imag_12_ce1,
        q1 => xmat_M_imag_12_q1);

    xmat_M_imag_13_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_13_address0,
        ce0 => xmat_M_imag_13_ce0,
        we0 => xmat_M_imag_13_we0,
        d0 => xmat_M_imag_13_d0,
        q0 => xmat_M_imag_13_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_13_address1,
        ce1 => xmat_M_imag_13_ce1,
        q1 => xmat_M_imag_13_q1);

    xmat_M_imag_14_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_14_address0,
        ce0 => xmat_M_imag_14_ce0,
        we0 => xmat_M_imag_14_we0,
        d0 => xmat_M_imag_14_d0,
        q0 => xmat_M_imag_14_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_14_address1,
        ce1 => xmat_M_imag_14_ce1,
        q1 => xmat_M_imag_14_q1);

    xmat_M_imag_15_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_15_address0,
        ce0 => xmat_M_imag_15_ce0,
        we0 => xmat_M_imag_15_we0,
        d0 => xmat_M_imag_15_d0,
        q0 => xmat_M_imag_15_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_15_address1,
        ce1 => xmat_M_imag_15_ce1,
        q1 => xmat_M_imag_15_q1);

    xmat_M_imag_16_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_16_address0,
        ce0 => xmat_M_imag_16_ce0,
        we0 => xmat_M_imag_16_we0,
        d0 => xmat_M_imag_16_d0,
        q0 => xmat_M_imag_16_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_16_address1,
        ce1 => xmat_M_imag_16_ce1,
        q1 => xmat_M_imag_16_q1);

    xmat_M_imag_17_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_17_address0,
        ce0 => xmat_M_imag_17_ce0,
        we0 => xmat_M_imag_17_we0,
        d0 => xmat_M_imag_17_d0,
        q0 => xmat_M_imag_17_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_17_address1,
        ce1 => xmat_M_imag_17_ce1,
        q1 => xmat_M_imag_17_q1);

    xmat_M_imag_18_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_18_address0,
        ce0 => xmat_M_imag_18_ce0,
        we0 => xmat_M_imag_18_we0,
        d0 => xmat_M_imag_18_d0,
        q0 => xmat_M_imag_18_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_18_address1,
        ce1 => xmat_M_imag_18_ce1,
        q1 => xmat_M_imag_18_q1);

    xmat_M_imag_19_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_19_address0,
        ce0 => xmat_M_imag_19_ce0,
        we0 => xmat_M_imag_19_we0,
        d0 => xmat_M_imag_19_d0,
        q0 => xmat_M_imag_19_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_19_address1,
        ce1 => xmat_M_imag_19_ce1,
        q1 => xmat_M_imag_19_q1);

    xmat_M_imag_20_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_20_address0,
        ce0 => xmat_M_imag_20_ce0,
        we0 => xmat_M_imag_20_we0,
        d0 => xmat_M_imag_20_d0,
        q0 => xmat_M_imag_20_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_20_address1,
        ce1 => xmat_M_imag_20_ce1,
        q1 => xmat_M_imag_20_q1);

    xmat_M_imag_21_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_21_address0,
        ce0 => xmat_M_imag_21_ce0,
        we0 => xmat_M_imag_21_we0,
        d0 => xmat_M_imag_21_d0,
        q0 => xmat_M_imag_21_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_21_address1,
        ce1 => xmat_M_imag_21_ce1,
        q1 => xmat_M_imag_21_q1);

    xmat_M_imag_22_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_22_address0,
        ce0 => xmat_M_imag_22_ce0,
        we0 => xmat_M_imag_22_we0,
        d0 => xmat_M_imag_22_d0,
        q0 => xmat_M_imag_22_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_22_address1,
        ce1 => xmat_M_imag_22_ce1,
        q1 => xmat_M_imag_22_q1);

    xmat_M_imag_23_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_23_address0,
        ce0 => xmat_M_imag_23_ce0,
        we0 => xmat_M_imag_23_we0,
        d0 => xmat_M_imag_23_d0,
        q0 => xmat_M_imag_23_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_23_address1,
        ce1 => xmat_M_imag_23_ce1,
        q1 => xmat_M_imag_23_q1);

    xmat_M_imag_24_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_24_address0,
        ce0 => xmat_M_imag_24_ce0,
        we0 => xmat_M_imag_24_we0,
        d0 => xmat_M_imag_24_d0,
        q0 => xmat_M_imag_24_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_24_address1,
        ce1 => xmat_M_imag_24_ce1,
        q1 => xmat_M_imag_24_q1);

    xmat_M_imag_25_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_25_address0,
        ce0 => xmat_M_imag_25_ce0,
        we0 => xmat_M_imag_25_we0,
        d0 => xmat_M_imag_25_d0,
        q0 => xmat_M_imag_25_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_25_address1,
        ce1 => xmat_M_imag_25_ce1,
        q1 => xmat_M_imag_25_q1);

    xmat_M_imag_26_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_26_address0,
        ce0 => xmat_M_imag_26_ce0,
        we0 => xmat_M_imag_26_we0,
        d0 => xmat_M_imag_26_d0,
        q0 => xmat_M_imag_26_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_26_address1,
        ce1 => xmat_M_imag_26_ce1,
        q1 => xmat_M_imag_26_q1);

    xmat_M_imag_27_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_27_address0,
        ce0 => xmat_M_imag_27_ce0,
        we0 => xmat_M_imag_27_we0,
        d0 => xmat_M_imag_27_d0,
        q0 => xmat_M_imag_27_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_27_address1,
        ce1 => xmat_M_imag_27_ce1,
        q1 => xmat_M_imag_27_q1);

    xmat_M_imag_28_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_28_address0,
        ce0 => xmat_M_imag_28_ce0,
        we0 => xmat_M_imag_28_we0,
        d0 => xmat_M_imag_28_d0,
        q0 => xmat_M_imag_28_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_28_address1,
        ce1 => xmat_M_imag_28_ce1,
        q1 => xmat_M_imag_28_q1);

    xmat_M_imag_29_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_29_address0,
        ce0 => xmat_M_imag_29_ce0,
        we0 => xmat_M_imag_29_we0,
        d0 => xmat_M_imag_29_d0,
        q0 => xmat_M_imag_29_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_29_address1,
        ce1 => xmat_M_imag_29_ce1,
        q1 => xmat_M_imag_29_q1);

    xmat_M_imag_30_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_30_address0,
        ce0 => xmat_M_imag_30_ce0,
        we0 => xmat_M_imag_30_we0,
        d0 => xmat_M_imag_30_d0,
        q0 => xmat_M_imag_30_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_30_address1,
        ce1 => xmat_M_imag_30_ce1,
        q1 => xmat_M_imag_30_q1);

    xmat_M_imag_31_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_31_address0,
        ce0 => xmat_M_imag_31_ce0,
        we0 => xmat_M_imag_31_we0,
        d0 => xmat_M_imag_31_d0,
        q0 => xmat_M_imag_31_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_31_address1,
        ce1 => xmat_M_imag_31_ce1,
        q1 => xmat_M_imag_31_q1);

    xmat_M_imag_32_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_32_address0,
        ce0 => xmat_M_imag_32_ce0,
        we0 => xmat_M_imag_32_we0,
        d0 => xmat_M_imag_32_d0,
        q0 => xmat_M_imag_32_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_32_address1,
        ce1 => xmat_M_imag_32_ce1,
        q1 => xmat_M_imag_32_q1);

    xmat_M_imag_33_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_33_address0,
        ce0 => xmat_M_imag_33_ce0,
        we0 => xmat_M_imag_33_we0,
        d0 => xmat_M_imag_33_d0,
        q0 => xmat_M_imag_33_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_33_address1,
        ce1 => xmat_M_imag_33_ce1,
        q1 => xmat_M_imag_33_q1);

    xmat_M_imag_34_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_34_address0,
        ce0 => xmat_M_imag_34_ce0,
        we0 => xmat_M_imag_34_we0,
        d0 => xmat_M_imag_34_d0,
        q0 => xmat_M_imag_34_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_34_address1,
        ce1 => xmat_M_imag_34_ce1,
        q1 => xmat_M_imag_34_q1);

    xmat_M_imag_35_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_35_address0,
        ce0 => xmat_M_imag_35_ce0,
        we0 => xmat_M_imag_35_we0,
        d0 => xmat_M_imag_35_d0,
        q0 => xmat_M_imag_35_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_35_address1,
        ce1 => xmat_M_imag_35_ce1,
        q1 => xmat_M_imag_35_q1);

    xmat_M_imag_36_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_36_address0,
        ce0 => xmat_M_imag_36_ce0,
        we0 => xmat_M_imag_36_we0,
        d0 => xmat_M_imag_36_d0,
        q0 => xmat_M_imag_36_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_36_address1,
        ce1 => xmat_M_imag_36_ce1,
        q1 => xmat_M_imag_36_q1);

    xmat_M_imag_37_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_37_address0,
        ce0 => xmat_M_imag_37_ce0,
        we0 => xmat_M_imag_37_we0,
        d0 => xmat_M_imag_37_d0,
        q0 => xmat_M_imag_37_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_37_address1,
        ce1 => xmat_M_imag_37_ce1,
        q1 => xmat_M_imag_37_q1);

    xmat_M_imag_38_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_38_address0,
        ce0 => xmat_M_imag_38_ce0,
        we0 => xmat_M_imag_38_we0,
        d0 => xmat_M_imag_38_d0,
        q0 => xmat_M_imag_38_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_38_address1,
        ce1 => xmat_M_imag_38_ce1,
        q1 => xmat_M_imag_38_q1);

    xmat_M_imag_39_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_39_address0,
        ce0 => xmat_M_imag_39_ce0,
        we0 => xmat_M_imag_39_we0,
        d0 => xmat_M_imag_39_d0,
        q0 => xmat_M_imag_39_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_39_address1,
        ce1 => xmat_M_imag_39_ce1,
        q1 => xmat_M_imag_39_q1);

    xmat_M_imag_40_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_40_address0,
        ce0 => xmat_M_imag_40_ce0,
        we0 => xmat_M_imag_40_we0,
        d0 => xmat_M_imag_40_d0,
        q0 => xmat_M_imag_40_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_40_address1,
        ce1 => xmat_M_imag_40_ce1,
        q1 => xmat_M_imag_40_q1);

    xmat_M_imag_41_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_41_address0,
        ce0 => xmat_M_imag_41_ce0,
        we0 => xmat_M_imag_41_we0,
        d0 => xmat_M_imag_41_d0,
        q0 => xmat_M_imag_41_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_41_address1,
        ce1 => xmat_M_imag_41_ce1,
        q1 => xmat_M_imag_41_q1);

    xmat_M_imag_42_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_42_address0,
        ce0 => xmat_M_imag_42_ce0,
        we0 => xmat_M_imag_42_we0,
        d0 => xmat_M_imag_42_d0,
        q0 => xmat_M_imag_42_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_42_address1,
        ce1 => xmat_M_imag_42_ce1,
        q1 => xmat_M_imag_42_q1);

    xmat_M_imag_43_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_43_address0,
        ce0 => xmat_M_imag_43_ce0,
        we0 => xmat_M_imag_43_we0,
        d0 => xmat_M_imag_43_d0,
        q0 => xmat_M_imag_43_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_43_address1,
        ce1 => xmat_M_imag_43_ce1,
        q1 => xmat_M_imag_43_q1);

    xmat_M_imag_44_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_44_address0,
        ce0 => xmat_M_imag_44_ce0,
        we0 => xmat_M_imag_44_we0,
        d0 => xmat_M_imag_44_d0,
        q0 => xmat_M_imag_44_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_44_address1,
        ce1 => xmat_M_imag_44_ce1,
        q1 => xmat_M_imag_44_q1);

    xmat_M_imag_45_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_45_address0,
        ce0 => xmat_M_imag_45_ce0,
        we0 => xmat_M_imag_45_we0,
        d0 => xmat_M_imag_45_d0,
        q0 => xmat_M_imag_45_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_45_address1,
        ce1 => xmat_M_imag_45_ce1,
        q1 => xmat_M_imag_45_q1);

    xmat_M_imag_46_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_46_address0,
        ce0 => xmat_M_imag_46_ce0,
        we0 => xmat_M_imag_46_we0,
        d0 => xmat_M_imag_46_d0,
        q0 => xmat_M_imag_46_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_46_address1,
        ce1 => xmat_M_imag_46_ce1,
        q1 => xmat_M_imag_46_q1);

    xmat_M_imag_47_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_47_address0,
        ce0 => xmat_M_imag_47_ce0,
        we0 => xmat_M_imag_47_we0,
        d0 => xmat_M_imag_47_d0,
        q0 => xmat_M_imag_47_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_47_address1,
        ce1 => xmat_M_imag_47_ce1,
        q1 => xmat_M_imag_47_q1);

    xmat_M_imag_48_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_48_address0,
        ce0 => xmat_M_imag_48_ce0,
        we0 => xmat_M_imag_48_we0,
        d0 => xmat_M_imag_48_d0,
        q0 => xmat_M_imag_48_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_48_address1,
        ce1 => xmat_M_imag_48_ce1,
        q1 => xmat_M_imag_48_q1);

    xmat_M_imag_49_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_49_address0,
        ce0 => xmat_M_imag_49_ce0,
        we0 => xmat_M_imag_49_we0,
        d0 => xmat_M_imag_49_d0,
        q0 => xmat_M_imag_49_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_49_address1,
        ce1 => xmat_M_imag_49_ce1,
        q1 => xmat_M_imag_49_q1);

    xmat_M_imag_50_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_50_address0,
        ce0 => xmat_M_imag_50_ce0,
        we0 => xmat_M_imag_50_we0,
        d0 => xmat_M_imag_50_d0,
        q0 => xmat_M_imag_50_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_50_address1,
        ce1 => xmat_M_imag_50_ce1,
        q1 => xmat_M_imag_50_q1);

    xmat_M_imag_51_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_51_address0,
        ce0 => xmat_M_imag_51_ce0,
        we0 => xmat_M_imag_51_we0,
        d0 => xmat_M_imag_51_d0,
        q0 => xmat_M_imag_51_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_51_address1,
        ce1 => xmat_M_imag_51_ce1,
        q1 => xmat_M_imag_51_q1);

    xmat_M_imag_52_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_52_address0,
        ce0 => xmat_M_imag_52_ce0,
        we0 => xmat_M_imag_52_we0,
        d0 => xmat_M_imag_52_d0,
        q0 => xmat_M_imag_52_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_52_address1,
        ce1 => xmat_M_imag_52_ce1,
        q1 => xmat_M_imag_52_q1);

    xmat_M_imag_53_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_53_address0,
        ce0 => xmat_M_imag_53_ce0,
        we0 => xmat_M_imag_53_we0,
        d0 => xmat_M_imag_53_d0,
        q0 => xmat_M_imag_53_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_53_address1,
        ce1 => xmat_M_imag_53_ce1,
        q1 => xmat_M_imag_53_q1);

    xmat_M_imag_54_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_54_address0,
        ce0 => xmat_M_imag_54_ce0,
        we0 => xmat_M_imag_54_we0,
        d0 => xmat_M_imag_54_d0,
        q0 => xmat_M_imag_54_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_54_address1,
        ce1 => xmat_M_imag_54_ce1,
        q1 => xmat_M_imag_54_q1);

    xmat_M_imag_55_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_55_address0,
        ce0 => xmat_M_imag_55_ce0,
        we0 => xmat_M_imag_55_we0,
        d0 => xmat_M_imag_55_d0,
        q0 => xmat_M_imag_55_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_55_address1,
        ce1 => xmat_M_imag_55_ce1,
        q1 => xmat_M_imag_55_q1);

    xmat_M_imag_56_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_56_address0,
        ce0 => xmat_M_imag_56_ce0,
        we0 => xmat_M_imag_56_we0,
        d0 => xmat_M_imag_56_d0,
        q0 => xmat_M_imag_56_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_56_address1,
        ce1 => xmat_M_imag_56_ce1,
        q1 => xmat_M_imag_56_q1);

    xmat_M_imag_57_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_57_address0,
        ce0 => xmat_M_imag_57_ce0,
        we0 => xmat_M_imag_57_we0,
        d0 => xmat_M_imag_57_d0,
        q0 => xmat_M_imag_57_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_57_address1,
        ce1 => xmat_M_imag_57_ce1,
        q1 => xmat_M_imag_57_q1);

    xmat_M_imag_58_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_58_address0,
        ce0 => xmat_M_imag_58_ce0,
        we0 => xmat_M_imag_58_we0,
        d0 => xmat_M_imag_58_d0,
        q0 => xmat_M_imag_58_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_58_address1,
        ce1 => xmat_M_imag_58_ce1,
        q1 => xmat_M_imag_58_q1);

    xmat_M_imag_59_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_59_address0,
        ce0 => xmat_M_imag_59_ce0,
        we0 => xmat_M_imag_59_we0,
        d0 => xmat_M_imag_59_d0,
        q0 => xmat_M_imag_59_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_59_address1,
        ce1 => xmat_M_imag_59_ce1,
        q1 => xmat_M_imag_59_q1);

    xmat_M_imag_60_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_60_address0,
        ce0 => xmat_M_imag_60_ce0,
        we0 => xmat_M_imag_60_we0,
        d0 => xmat_M_imag_60_d0,
        q0 => xmat_M_imag_60_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_60_address1,
        ce1 => xmat_M_imag_60_ce1,
        q1 => xmat_M_imag_60_q1);

    xmat_M_imag_61_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_61_address0,
        ce0 => xmat_M_imag_61_ce0,
        we0 => xmat_M_imag_61_we0,
        d0 => xmat_M_imag_61_d0,
        q0 => xmat_M_imag_61_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_61_address1,
        ce1 => xmat_M_imag_61_ce1,
        q1 => xmat_M_imag_61_q1);

    xmat_M_imag_62_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_62_address0,
        ce0 => xmat_M_imag_62_ce0,
        we0 => xmat_M_imag_62_we0,
        d0 => xmat_M_imag_62_d0,
        q0 => xmat_M_imag_62_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_62_address1,
        ce1 => xmat_M_imag_62_ce1,
        q1 => xmat_M_imag_62_q1);

    xmat_M_imag_63_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_63_address0,
        ce0 => xmat_M_imag_63_ce0,
        we0 => xmat_M_imag_63_we0,
        d0 => xmat_M_imag_63_d0,
        q0 => xmat_M_imag_63_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_63_address1,
        ce1 => xmat_M_imag_63_ce1,
        q1 => xmat_M_imag_63_q1);

    xmat_M_imag_64_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_64_address0,
        ce0 => xmat_M_imag_64_ce0,
        we0 => xmat_M_imag_64_we0,
        d0 => xmat_M_imag_64_d0,
        q0 => xmat_M_imag_64_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_64_address1,
        ce1 => xmat_M_imag_64_ce1,
        q1 => xmat_M_imag_64_q1);

    xmat_M_imag_65_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_65_address0,
        ce0 => xmat_M_imag_65_ce0,
        we0 => xmat_M_imag_65_we0,
        d0 => xmat_M_imag_65_d0,
        q0 => xmat_M_imag_65_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_65_address1,
        ce1 => xmat_M_imag_65_ce1,
        q1 => xmat_M_imag_65_q1);

    xmat_M_imag_66_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_66_address0,
        ce0 => xmat_M_imag_66_ce0,
        we0 => xmat_M_imag_66_we0,
        d0 => xmat_M_imag_66_d0,
        q0 => xmat_M_imag_66_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_66_address1,
        ce1 => xmat_M_imag_66_ce1,
        q1 => xmat_M_imag_66_q1);

    xmat_M_imag_67_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_67_address0,
        ce0 => xmat_M_imag_67_ce0,
        we0 => xmat_M_imag_67_we0,
        d0 => xmat_M_imag_67_d0,
        q0 => xmat_M_imag_67_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_67_address1,
        ce1 => xmat_M_imag_67_ce1,
        q1 => xmat_M_imag_67_q1);

    xmat_M_imag_68_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_68_address0,
        ce0 => xmat_M_imag_68_ce0,
        we0 => xmat_M_imag_68_we0,
        d0 => xmat_M_imag_68_d0,
        q0 => xmat_M_imag_68_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_68_address1,
        ce1 => xmat_M_imag_68_ce1,
        q1 => xmat_M_imag_68_q1);

    xmat_M_imag_69_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_69_address0,
        ce0 => xmat_M_imag_69_ce0,
        we0 => xmat_M_imag_69_we0,
        d0 => xmat_M_imag_69_d0,
        q0 => xmat_M_imag_69_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_69_address1,
        ce1 => xmat_M_imag_69_ce1,
        q1 => xmat_M_imag_69_q1);

    xmat_M_imag_70_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_70_address0,
        ce0 => xmat_M_imag_70_ce0,
        we0 => xmat_M_imag_70_we0,
        d0 => xmat_M_imag_70_d0,
        q0 => xmat_M_imag_70_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_70_address1,
        ce1 => xmat_M_imag_70_ce1,
        q1 => xmat_M_imag_70_q1);

    xmat_M_imag_71_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_71_address0,
        ce0 => xmat_M_imag_71_ce0,
        we0 => xmat_M_imag_71_we0,
        d0 => xmat_M_imag_71_d0,
        q0 => xmat_M_imag_71_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_71_address1,
        ce1 => xmat_M_imag_71_ce1,
        q1 => xmat_M_imag_71_q1);

    xmat_M_imag_72_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_72_address0,
        ce0 => xmat_M_imag_72_ce0,
        we0 => xmat_M_imag_72_we0,
        d0 => xmat_M_imag_72_d0,
        q0 => xmat_M_imag_72_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_72_address1,
        ce1 => xmat_M_imag_72_ce1,
        q1 => xmat_M_imag_72_q1);

    xmat_M_imag_73_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_73_address0,
        ce0 => xmat_M_imag_73_ce0,
        we0 => xmat_M_imag_73_we0,
        d0 => xmat_M_imag_73_d0,
        q0 => xmat_M_imag_73_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_73_address1,
        ce1 => xmat_M_imag_73_ce1,
        q1 => xmat_M_imag_73_q1);

    xmat_M_imag_74_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_74_address0,
        ce0 => xmat_M_imag_74_ce0,
        we0 => xmat_M_imag_74_we0,
        d0 => xmat_M_imag_74_d0,
        q0 => xmat_M_imag_74_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_74_address1,
        ce1 => xmat_M_imag_74_ce1,
        q1 => xmat_M_imag_74_q1);

    xmat_M_imag_75_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_75_address0,
        ce0 => xmat_M_imag_75_ce0,
        we0 => xmat_M_imag_75_we0,
        d0 => xmat_M_imag_75_d0,
        q0 => xmat_M_imag_75_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_75_address1,
        ce1 => xmat_M_imag_75_ce1,
        q1 => xmat_M_imag_75_q1);

    xmat_M_imag_76_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_76_address0,
        ce0 => xmat_M_imag_76_ce0,
        we0 => xmat_M_imag_76_we0,
        d0 => xmat_M_imag_76_d0,
        q0 => xmat_M_imag_76_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_76_address1,
        ce1 => xmat_M_imag_76_ce1,
        q1 => xmat_M_imag_76_q1);

    xmat_M_imag_77_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_77_address0,
        ce0 => xmat_M_imag_77_ce0,
        we0 => xmat_M_imag_77_we0,
        d0 => xmat_M_imag_77_d0,
        q0 => xmat_M_imag_77_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_77_address1,
        ce1 => xmat_M_imag_77_ce1,
        q1 => xmat_M_imag_77_q1);

    xmat_M_imag_78_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_78_address0,
        ce0 => xmat_M_imag_78_ce0,
        we0 => xmat_M_imag_78_we0,
        d0 => xmat_M_imag_78_d0,
        q0 => xmat_M_imag_78_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_78_address1,
        ce1 => xmat_M_imag_78_ce1,
        q1 => xmat_M_imag_78_q1);

    xmat_M_imag_79_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_79_address0,
        ce0 => xmat_M_imag_79_ce0,
        we0 => xmat_M_imag_79_we0,
        d0 => xmat_M_imag_79_d0,
        q0 => xmat_M_imag_79_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_79_address1,
        ce1 => xmat_M_imag_79_ce1,
        q1 => xmat_M_imag_79_q1);

    xmat_M_imag_80_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_80_address0,
        ce0 => xmat_M_imag_80_ce0,
        we0 => xmat_M_imag_80_we0,
        d0 => xmat_M_imag_80_d0,
        q0 => xmat_M_imag_80_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_80_address1,
        ce1 => xmat_M_imag_80_ce1,
        q1 => xmat_M_imag_80_q1);

    xmat_M_imag_81_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_81_address0,
        ce0 => xmat_M_imag_81_ce0,
        we0 => xmat_M_imag_81_we0,
        d0 => xmat_M_imag_81_d0,
        q0 => xmat_M_imag_81_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_81_address1,
        ce1 => xmat_M_imag_81_ce1,
        q1 => xmat_M_imag_81_q1);

    xmat_M_imag_82_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_82_address0,
        ce0 => xmat_M_imag_82_ce0,
        we0 => xmat_M_imag_82_we0,
        d0 => xmat_M_imag_82_d0,
        q0 => xmat_M_imag_82_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_82_address1,
        ce1 => xmat_M_imag_82_ce1,
        q1 => xmat_M_imag_82_q1);

    xmat_M_imag_83_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_83_address0,
        ce0 => xmat_M_imag_83_ce0,
        we0 => xmat_M_imag_83_we0,
        d0 => xmat_M_imag_83_d0,
        q0 => xmat_M_imag_83_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_83_address1,
        ce1 => xmat_M_imag_83_ce1,
        q1 => xmat_M_imag_83_q1);

    xmat_M_imag_84_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_84_address0,
        ce0 => xmat_M_imag_84_ce0,
        we0 => xmat_M_imag_84_we0,
        d0 => xmat_M_imag_84_d0,
        q0 => xmat_M_imag_84_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_84_address1,
        ce1 => xmat_M_imag_84_ce1,
        q1 => xmat_M_imag_84_q1);

    xmat_M_imag_85_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_85_address0,
        ce0 => xmat_M_imag_85_ce0,
        we0 => xmat_M_imag_85_we0,
        d0 => xmat_M_imag_85_d0,
        q0 => xmat_M_imag_85_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_85_address1,
        ce1 => xmat_M_imag_85_ce1,
        q1 => xmat_M_imag_85_q1);

    xmat_M_imag_86_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_86_address0,
        ce0 => xmat_M_imag_86_ce0,
        we0 => xmat_M_imag_86_we0,
        d0 => xmat_M_imag_86_d0,
        q0 => xmat_M_imag_86_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_86_address1,
        ce1 => xmat_M_imag_86_ce1,
        q1 => xmat_M_imag_86_q1);

    xmat_M_imag_87_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_87_address0,
        ce0 => xmat_M_imag_87_ce0,
        we0 => xmat_M_imag_87_we0,
        d0 => xmat_M_imag_87_d0,
        q0 => xmat_M_imag_87_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_87_address1,
        ce1 => xmat_M_imag_87_ce1,
        q1 => xmat_M_imag_87_q1);

    xmat_M_imag_88_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_88_address0,
        ce0 => xmat_M_imag_88_ce0,
        we0 => xmat_M_imag_88_we0,
        d0 => xmat_M_imag_88_d0,
        q0 => xmat_M_imag_88_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_88_address1,
        ce1 => xmat_M_imag_88_ce1,
        q1 => xmat_M_imag_88_q1);

    xmat_M_imag_89_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_89_address0,
        ce0 => xmat_M_imag_89_ce0,
        we0 => xmat_M_imag_89_we0,
        d0 => xmat_M_imag_89_d0,
        q0 => xmat_M_imag_89_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_89_address1,
        ce1 => xmat_M_imag_89_ce1,
        q1 => xmat_M_imag_89_q1);

    xmat_M_imag_90_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_90_address0,
        ce0 => xmat_M_imag_90_ce0,
        we0 => xmat_M_imag_90_we0,
        d0 => xmat_M_imag_90_d0,
        q0 => xmat_M_imag_90_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_90_address1,
        ce1 => xmat_M_imag_90_ce1,
        q1 => xmat_M_imag_90_q1);

    xmat_M_imag_91_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_91_address0,
        ce0 => xmat_M_imag_91_ce0,
        we0 => xmat_M_imag_91_we0,
        d0 => xmat_M_imag_91_d0,
        q0 => xmat_M_imag_91_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_91_address1,
        ce1 => xmat_M_imag_91_ce1,
        q1 => xmat_M_imag_91_q1);

    xmat_M_imag_92_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_92_address0,
        ce0 => xmat_M_imag_92_ce0,
        we0 => xmat_M_imag_92_we0,
        d0 => xmat_M_imag_92_d0,
        q0 => xmat_M_imag_92_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_92_address1,
        ce1 => xmat_M_imag_92_ce1,
        q1 => xmat_M_imag_92_q1);

    xmat_M_imag_93_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_93_address0,
        ce0 => xmat_M_imag_93_ce0,
        we0 => xmat_M_imag_93_we0,
        d0 => xmat_M_imag_93_d0,
        q0 => xmat_M_imag_93_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_93_address1,
        ce1 => xmat_M_imag_93_ce1,
        q1 => xmat_M_imag_93_q1);

    xmat_M_imag_94_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_94_address0,
        ce0 => xmat_M_imag_94_ce0,
        we0 => xmat_M_imag_94_we0,
        d0 => xmat_M_imag_94_d0,
        q0 => xmat_M_imag_94_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_94_address1,
        ce1 => xmat_M_imag_94_ce1,
        q1 => xmat_M_imag_94_q1);

    xmat_M_imag_95_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_95_address0,
        ce0 => xmat_M_imag_95_ce0,
        we0 => xmat_M_imag_95_we0,
        d0 => xmat_M_imag_95_d0,
        q0 => xmat_M_imag_95_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_95_address1,
        ce1 => xmat_M_imag_95_ce1,
        q1 => xmat_M_imag_95_q1);

    xmat_M_imag_96_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_96_address0,
        ce0 => xmat_M_imag_96_ce0,
        we0 => xmat_M_imag_96_we0,
        d0 => xmat_M_imag_96_d0,
        q0 => xmat_M_imag_96_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_96_address1,
        ce1 => xmat_M_imag_96_ce1,
        q1 => xmat_M_imag_96_q1);

    xmat_M_imag_97_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_97_address0,
        ce0 => xmat_M_imag_97_ce0,
        we0 => xmat_M_imag_97_we0,
        d0 => xmat_M_imag_97_d0,
        q0 => xmat_M_imag_97_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_97_address1,
        ce1 => xmat_M_imag_97_ce1,
        q1 => xmat_M_imag_97_q1);

    xmat_M_imag_98_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_98_address0,
        ce0 => xmat_M_imag_98_ce0,
        we0 => xmat_M_imag_98_we0,
        d0 => xmat_M_imag_98_d0,
        q0 => xmat_M_imag_98_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_98_address1,
        ce1 => xmat_M_imag_98_ce1,
        q1 => xmat_M_imag_98_q1);

    xmat_M_imag_99_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_99_address0,
        ce0 => xmat_M_imag_99_ce0,
        we0 => xmat_M_imag_99_we0,
        d0 => xmat_M_imag_99_d0,
        q0 => xmat_M_imag_99_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_99_address1,
        ce1 => xmat_M_imag_99_ce1,
        q1 => xmat_M_imag_99_q1);

    xmat_M_imag_100_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_100_address0,
        ce0 => xmat_M_imag_100_ce0,
        we0 => xmat_M_imag_100_we0,
        d0 => xmat_M_imag_100_d0,
        q0 => xmat_M_imag_100_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_100_address1,
        ce1 => xmat_M_imag_100_ce1,
        q1 => xmat_M_imag_100_q1);

    xmat_M_imag_101_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_101_address0,
        ce0 => xmat_M_imag_101_ce0,
        we0 => xmat_M_imag_101_we0,
        d0 => xmat_M_imag_101_d0,
        q0 => xmat_M_imag_101_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_101_address1,
        ce1 => xmat_M_imag_101_ce1,
        q1 => xmat_M_imag_101_q1);

    xmat_M_imag_102_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_102_address0,
        ce0 => xmat_M_imag_102_ce0,
        we0 => xmat_M_imag_102_we0,
        d0 => xmat_M_imag_102_d0,
        q0 => xmat_M_imag_102_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_102_address1,
        ce1 => xmat_M_imag_102_ce1,
        q1 => xmat_M_imag_102_q1);

    xmat_M_imag_103_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_103_address0,
        ce0 => xmat_M_imag_103_ce0,
        we0 => xmat_M_imag_103_we0,
        d0 => xmat_M_imag_103_d0,
        q0 => xmat_M_imag_103_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_103_address1,
        ce1 => xmat_M_imag_103_ce1,
        q1 => xmat_M_imag_103_q1);

    xmat_M_imag_104_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_104_address0,
        ce0 => xmat_M_imag_104_ce0,
        we0 => xmat_M_imag_104_we0,
        d0 => xmat_M_imag_104_d0,
        q0 => xmat_M_imag_104_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_104_address1,
        ce1 => xmat_M_imag_104_ce1,
        q1 => xmat_M_imag_104_q1);

    xmat_M_imag_105_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_105_address0,
        ce0 => xmat_M_imag_105_ce0,
        we0 => xmat_M_imag_105_we0,
        d0 => xmat_M_imag_105_d0,
        q0 => xmat_M_imag_105_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_105_address1,
        ce1 => xmat_M_imag_105_ce1,
        q1 => xmat_M_imag_105_q1);

    xmat_M_imag_106_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_106_address0,
        ce0 => xmat_M_imag_106_ce0,
        we0 => xmat_M_imag_106_we0,
        d0 => xmat_M_imag_106_d0,
        q0 => xmat_M_imag_106_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_106_address1,
        ce1 => xmat_M_imag_106_ce1,
        q1 => xmat_M_imag_106_q1);

    xmat_M_imag_107_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_107_address0,
        ce0 => xmat_M_imag_107_ce0,
        we0 => xmat_M_imag_107_we0,
        d0 => xmat_M_imag_107_d0,
        q0 => xmat_M_imag_107_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_107_address1,
        ce1 => xmat_M_imag_107_ce1,
        q1 => xmat_M_imag_107_q1);

    xmat_M_imag_108_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_108_address0,
        ce0 => xmat_M_imag_108_ce0,
        we0 => xmat_M_imag_108_we0,
        d0 => xmat_M_imag_108_d0,
        q0 => xmat_M_imag_108_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_108_address1,
        ce1 => xmat_M_imag_108_ce1,
        q1 => xmat_M_imag_108_q1);

    xmat_M_imag_109_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_109_address0,
        ce0 => xmat_M_imag_109_ce0,
        we0 => xmat_M_imag_109_we0,
        d0 => xmat_M_imag_109_d0,
        q0 => xmat_M_imag_109_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_109_address1,
        ce1 => xmat_M_imag_109_ce1,
        q1 => xmat_M_imag_109_q1);

    xmat_M_imag_110_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_110_address0,
        ce0 => xmat_M_imag_110_ce0,
        we0 => xmat_M_imag_110_we0,
        d0 => xmat_M_imag_110_d0,
        q0 => xmat_M_imag_110_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_110_address1,
        ce1 => xmat_M_imag_110_ce1,
        q1 => xmat_M_imag_110_q1);

    xmat_M_imag_111_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_111_address0,
        ce0 => xmat_M_imag_111_ce0,
        we0 => xmat_M_imag_111_we0,
        d0 => xmat_M_imag_111_d0,
        q0 => xmat_M_imag_111_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_111_address1,
        ce1 => xmat_M_imag_111_ce1,
        q1 => xmat_M_imag_111_q1);

    xmat_M_imag_112_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_112_address0,
        ce0 => xmat_M_imag_112_ce0,
        we0 => xmat_M_imag_112_we0,
        d0 => xmat_M_imag_112_d0,
        q0 => xmat_M_imag_112_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_112_address1,
        ce1 => xmat_M_imag_112_ce1,
        q1 => xmat_M_imag_112_q1);

    xmat_M_imag_113_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_113_address0,
        ce0 => xmat_M_imag_113_ce0,
        we0 => xmat_M_imag_113_we0,
        d0 => xmat_M_imag_113_d0,
        q0 => xmat_M_imag_113_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_113_address1,
        ce1 => xmat_M_imag_113_ce1,
        q1 => xmat_M_imag_113_q1);

    xmat_M_imag_114_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_114_address0,
        ce0 => xmat_M_imag_114_ce0,
        we0 => xmat_M_imag_114_we0,
        d0 => xmat_M_imag_114_d0,
        q0 => xmat_M_imag_114_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_114_address1,
        ce1 => xmat_M_imag_114_ce1,
        q1 => xmat_M_imag_114_q1);

    xmat_M_imag_115_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_115_address0,
        ce0 => xmat_M_imag_115_ce0,
        we0 => xmat_M_imag_115_we0,
        d0 => xmat_M_imag_115_d0,
        q0 => xmat_M_imag_115_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_115_address1,
        ce1 => xmat_M_imag_115_ce1,
        q1 => xmat_M_imag_115_q1);

    xmat_M_imag_116_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_116_address0,
        ce0 => xmat_M_imag_116_ce0,
        we0 => xmat_M_imag_116_we0,
        d0 => xmat_M_imag_116_d0,
        q0 => xmat_M_imag_116_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_116_address1,
        ce1 => xmat_M_imag_116_ce1,
        q1 => xmat_M_imag_116_q1);

    xmat_M_imag_117_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_117_address0,
        ce0 => xmat_M_imag_117_ce0,
        we0 => xmat_M_imag_117_we0,
        d0 => xmat_M_imag_117_d0,
        q0 => xmat_M_imag_117_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_117_address1,
        ce1 => xmat_M_imag_117_ce1,
        q1 => xmat_M_imag_117_q1);

    xmat_M_imag_118_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_118_address0,
        ce0 => xmat_M_imag_118_ce0,
        we0 => xmat_M_imag_118_we0,
        d0 => xmat_M_imag_118_d0,
        q0 => xmat_M_imag_118_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_118_address1,
        ce1 => xmat_M_imag_118_ce1,
        q1 => xmat_M_imag_118_q1);

    xmat_M_imag_119_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_119_address0,
        ce0 => xmat_M_imag_119_ce0,
        we0 => xmat_M_imag_119_we0,
        d0 => xmat_M_imag_119_d0,
        q0 => xmat_M_imag_119_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_119_address1,
        ce1 => xmat_M_imag_119_ce1,
        q1 => xmat_M_imag_119_q1);

    xmat_M_imag_120_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_120_address0,
        ce0 => xmat_M_imag_120_ce0,
        we0 => xmat_M_imag_120_we0,
        d0 => xmat_M_imag_120_d0,
        q0 => xmat_M_imag_120_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_120_address1,
        ce1 => xmat_M_imag_120_ce1,
        q1 => xmat_M_imag_120_q1);

    xmat_M_imag_121_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_121_address0,
        ce0 => xmat_M_imag_121_ce0,
        we0 => xmat_M_imag_121_we0,
        d0 => xmat_M_imag_121_d0,
        q0 => xmat_M_imag_121_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_121_address1,
        ce1 => xmat_M_imag_121_ce1,
        q1 => xmat_M_imag_121_q1);

    xmat_M_imag_122_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_122_address0,
        ce0 => xmat_M_imag_122_ce0,
        we0 => xmat_M_imag_122_we0,
        d0 => xmat_M_imag_122_d0,
        q0 => xmat_M_imag_122_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_122_address1,
        ce1 => xmat_M_imag_122_ce1,
        q1 => xmat_M_imag_122_q1);

    xmat_M_imag_123_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_123_address0,
        ce0 => xmat_M_imag_123_ce0,
        we0 => xmat_M_imag_123_we0,
        d0 => xmat_M_imag_123_d0,
        q0 => xmat_M_imag_123_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_123_address1,
        ce1 => xmat_M_imag_123_ce1,
        q1 => xmat_M_imag_123_q1);

    xmat_M_imag_124_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_124_address0,
        ce0 => xmat_M_imag_124_ce0,
        we0 => xmat_M_imag_124_we0,
        d0 => xmat_M_imag_124_d0,
        q0 => xmat_M_imag_124_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_124_address1,
        ce1 => xmat_M_imag_124_ce1,
        q1 => xmat_M_imag_124_q1);

    xmat_M_imag_125_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_125_address0,
        ce0 => xmat_M_imag_125_ce0,
        we0 => xmat_M_imag_125_we0,
        d0 => xmat_M_imag_125_d0,
        q0 => xmat_M_imag_125_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_125_address1,
        ce1 => xmat_M_imag_125_ce1,
        q1 => xmat_M_imag_125_q1);

    xmat_M_imag_126_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_126_address0,
        ce0 => xmat_M_imag_126_ce0,
        we0 => xmat_M_imag_126_we0,
        d0 => xmat_M_imag_126_d0,
        q0 => xmat_M_imag_126_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_126_address1,
        ce1 => xmat_M_imag_126_ce1,
        q1 => xmat_M_imag_126_q1);

    xmat_M_imag_127_U : component dmatmult_rxmat_M_eOg
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => xmat_M_imag_127_address0,
        ce0 => xmat_M_imag_127_ce0,
        we0 => xmat_M_imag_127_we0,
        d0 => xmat_M_imag_127_d0,
        q0 => xmat_M_imag_127_q0,
        address1 => grp_kernel_mmult_fu_10781_b_M_imag_127_address1,
        ce1 => xmat_M_imag_127_ce1,
        q1 => xmat_M_imag_127_q1);

    grp_kernel_mmult_fu_10781 : component kernel_mmult
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mmult_fu_10781_ap_start,
        ap_done => grp_kernel_mmult_fu_10781_ap_done,
        ap_idle => grp_kernel_mmult_fu_10781_ap_idle,
        ap_ready => grp_kernel_mmult_fu_10781_ap_ready,
        a_M_real_address0 => grp_kernel_mmult_fu_10781_a_M_real_address0,
        a_M_real_ce0 => grp_kernel_mmult_fu_10781_a_M_real_ce0,
        a_M_real_q0 => rxmat_M_real_0_q0,
        a_M_real_address1 => grp_kernel_mmult_fu_10781_a_M_real_address1,
        a_M_real_ce1 => grp_kernel_mmult_fu_10781_a_M_real_ce1,
        a_M_real_q1 => rxmat_M_real_0_q1,
        a_M_real1_address0 => grp_kernel_mmult_fu_10781_a_M_real1_address0,
        a_M_real1_ce0 => grp_kernel_mmult_fu_10781_a_M_real1_ce0,
        a_M_real1_q0 => rxmat_M_real_1_q0,
        a_M_real1_address1 => grp_kernel_mmult_fu_10781_a_M_real1_address1,
        a_M_real1_ce1 => grp_kernel_mmult_fu_10781_a_M_real1_ce1,
        a_M_real1_q1 => rxmat_M_real_1_q1,
        a_M_real2_address0 => grp_kernel_mmult_fu_10781_a_M_real2_address0,
        a_M_real2_ce0 => grp_kernel_mmult_fu_10781_a_M_real2_ce0,
        a_M_real2_q0 => rxmat_M_real_2_q0,
        a_M_real2_address1 => grp_kernel_mmult_fu_10781_a_M_real2_address1,
        a_M_real2_ce1 => grp_kernel_mmult_fu_10781_a_M_real2_ce1,
        a_M_real2_q1 => rxmat_M_real_2_q1,
        a_M_real3_address0 => grp_kernel_mmult_fu_10781_a_M_real3_address0,
        a_M_real3_ce0 => grp_kernel_mmult_fu_10781_a_M_real3_ce0,
        a_M_real3_q0 => rxmat_M_real_3_q0,
        a_M_real3_address1 => grp_kernel_mmult_fu_10781_a_M_real3_address1,
        a_M_real3_ce1 => grp_kernel_mmult_fu_10781_a_M_real3_ce1,
        a_M_real3_q1 => rxmat_M_real_3_q1,
        a_M_real4_address0 => grp_kernel_mmult_fu_10781_a_M_real4_address0,
        a_M_real4_ce0 => grp_kernel_mmult_fu_10781_a_M_real4_ce0,
        a_M_real4_q0 => rxmat_M_real_4_q0,
        a_M_real4_address1 => grp_kernel_mmult_fu_10781_a_M_real4_address1,
        a_M_real4_ce1 => grp_kernel_mmult_fu_10781_a_M_real4_ce1,
        a_M_real4_q1 => rxmat_M_real_4_q1,
        a_M_real5_address0 => grp_kernel_mmult_fu_10781_a_M_real5_address0,
        a_M_real5_ce0 => grp_kernel_mmult_fu_10781_a_M_real5_ce0,
        a_M_real5_q0 => rxmat_M_real_5_q0,
        a_M_real5_address1 => grp_kernel_mmult_fu_10781_a_M_real5_address1,
        a_M_real5_ce1 => grp_kernel_mmult_fu_10781_a_M_real5_ce1,
        a_M_real5_q1 => rxmat_M_real_5_q1,
        a_M_real6_address0 => grp_kernel_mmult_fu_10781_a_M_real6_address0,
        a_M_real6_ce0 => grp_kernel_mmult_fu_10781_a_M_real6_ce0,
        a_M_real6_q0 => rxmat_M_real_6_q0,
        a_M_real6_address1 => grp_kernel_mmult_fu_10781_a_M_real6_address1,
        a_M_real6_ce1 => grp_kernel_mmult_fu_10781_a_M_real6_ce1,
        a_M_real6_q1 => rxmat_M_real_6_q1,
        a_M_real7_address0 => grp_kernel_mmult_fu_10781_a_M_real7_address0,
        a_M_real7_ce0 => grp_kernel_mmult_fu_10781_a_M_real7_ce0,
        a_M_real7_q0 => rxmat_M_real_7_q0,
        a_M_real7_address1 => grp_kernel_mmult_fu_10781_a_M_real7_address1,
        a_M_real7_ce1 => grp_kernel_mmult_fu_10781_a_M_real7_ce1,
        a_M_real7_q1 => rxmat_M_real_7_q1,
        a_M_real8_address0 => grp_kernel_mmult_fu_10781_a_M_real8_address0,
        a_M_real8_ce0 => grp_kernel_mmult_fu_10781_a_M_real8_ce0,
        a_M_real8_q0 => rxmat_M_real_8_q0,
        a_M_real8_address1 => grp_kernel_mmult_fu_10781_a_M_real8_address1,
        a_M_real8_ce1 => grp_kernel_mmult_fu_10781_a_M_real8_ce1,
        a_M_real8_q1 => rxmat_M_real_8_q1,
        a_M_real9_address0 => grp_kernel_mmult_fu_10781_a_M_real9_address0,
        a_M_real9_ce0 => grp_kernel_mmult_fu_10781_a_M_real9_ce0,
        a_M_real9_q0 => rxmat_M_real_9_q0,
        a_M_real9_address1 => grp_kernel_mmult_fu_10781_a_M_real9_address1,
        a_M_real9_ce1 => grp_kernel_mmult_fu_10781_a_M_real9_ce1,
        a_M_real9_q1 => rxmat_M_real_9_q1,
        a_M_real10_address0 => grp_kernel_mmult_fu_10781_a_M_real10_address0,
        a_M_real10_ce0 => grp_kernel_mmult_fu_10781_a_M_real10_ce0,
        a_M_real10_q0 => rxmat_M_real_10_q0,
        a_M_real10_address1 => grp_kernel_mmult_fu_10781_a_M_real10_address1,
        a_M_real10_ce1 => grp_kernel_mmult_fu_10781_a_M_real10_ce1,
        a_M_real10_q1 => rxmat_M_real_10_q1,
        a_M_real11_address0 => grp_kernel_mmult_fu_10781_a_M_real11_address0,
        a_M_real11_ce0 => grp_kernel_mmult_fu_10781_a_M_real11_ce0,
        a_M_real11_q0 => rxmat_M_real_11_q0,
        a_M_real11_address1 => grp_kernel_mmult_fu_10781_a_M_real11_address1,
        a_M_real11_ce1 => grp_kernel_mmult_fu_10781_a_M_real11_ce1,
        a_M_real11_q1 => rxmat_M_real_11_q1,
        a_M_real12_address0 => grp_kernel_mmult_fu_10781_a_M_real12_address0,
        a_M_real12_ce0 => grp_kernel_mmult_fu_10781_a_M_real12_ce0,
        a_M_real12_q0 => rxmat_M_real_12_q0,
        a_M_real12_address1 => grp_kernel_mmult_fu_10781_a_M_real12_address1,
        a_M_real12_ce1 => grp_kernel_mmult_fu_10781_a_M_real12_ce1,
        a_M_real12_q1 => rxmat_M_real_12_q1,
        a_M_real13_address0 => grp_kernel_mmult_fu_10781_a_M_real13_address0,
        a_M_real13_ce0 => grp_kernel_mmult_fu_10781_a_M_real13_ce0,
        a_M_real13_q0 => rxmat_M_real_13_q0,
        a_M_real13_address1 => grp_kernel_mmult_fu_10781_a_M_real13_address1,
        a_M_real13_ce1 => grp_kernel_mmult_fu_10781_a_M_real13_ce1,
        a_M_real13_q1 => rxmat_M_real_13_q1,
        a_M_real14_address0 => grp_kernel_mmult_fu_10781_a_M_real14_address0,
        a_M_real14_ce0 => grp_kernel_mmult_fu_10781_a_M_real14_ce0,
        a_M_real14_q0 => rxmat_M_real_14_q0,
        a_M_real14_address1 => grp_kernel_mmult_fu_10781_a_M_real14_address1,
        a_M_real14_ce1 => grp_kernel_mmult_fu_10781_a_M_real14_ce1,
        a_M_real14_q1 => rxmat_M_real_14_q1,
        a_M_real15_address0 => grp_kernel_mmult_fu_10781_a_M_real15_address0,
        a_M_real15_ce0 => grp_kernel_mmult_fu_10781_a_M_real15_ce0,
        a_M_real15_q0 => rxmat_M_real_15_q0,
        a_M_real15_address1 => grp_kernel_mmult_fu_10781_a_M_real15_address1,
        a_M_real15_ce1 => grp_kernel_mmult_fu_10781_a_M_real15_ce1,
        a_M_real15_q1 => rxmat_M_real_15_q1,
        a_M_real16_address0 => grp_kernel_mmult_fu_10781_a_M_real16_address0,
        a_M_real16_ce0 => grp_kernel_mmult_fu_10781_a_M_real16_ce0,
        a_M_real16_q0 => rxmat_M_real_16_q0,
        a_M_real16_address1 => grp_kernel_mmult_fu_10781_a_M_real16_address1,
        a_M_real16_ce1 => grp_kernel_mmult_fu_10781_a_M_real16_ce1,
        a_M_real16_q1 => rxmat_M_real_16_q1,
        a_M_real17_address0 => grp_kernel_mmult_fu_10781_a_M_real17_address0,
        a_M_real17_ce0 => grp_kernel_mmult_fu_10781_a_M_real17_ce0,
        a_M_real17_q0 => rxmat_M_real_17_q0,
        a_M_real17_address1 => grp_kernel_mmult_fu_10781_a_M_real17_address1,
        a_M_real17_ce1 => grp_kernel_mmult_fu_10781_a_M_real17_ce1,
        a_M_real17_q1 => rxmat_M_real_17_q1,
        a_M_real18_address0 => grp_kernel_mmult_fu_10781_a_M_real18_address0,
        a_M_real18_ce0 => grp_kernel_mmult_fu_10781_a_M_real18_ce0,
        a_M_real18_q0 => rxmat_M_real_18_q0,
        a_M_real18_address1 => grp_kernel_mmult_fu_10781_a_M_real18_address1,
        a_M_real18_ce1 => grp_kernel_mmult_fu_10781_a_M_real18_ce1,
        a_M_real18_q1 => rxmat_M_real_18_q1,
        a_M_real19_address0 => grp_kernel_mmult_fu_10781_a_M_real19_address0,
        a_M_real19_ce0 => grp_kernel_mmult_fu_10781_a_M_real19_ce0,
        a_M_real19_q0 => rxmat_M_real_19_q0,
        a_M_real19_address1 => grp_kernel_mmult_fu_10781_a_M_real19_address1,
        a_M_real19_ce1 => grp_kernel_mmult_fu_10781_a_M_real19_ce1,
        a_M_real19_q1 => rxmat_M_real_19_q1,
        a_M_real20_address0 => grp_kernel_mmult_fu_10781_a_M_real20_address0,
        a_M_real20_ce0 => grp_kernel_mmult_fu_10781_a_M_real20_ce0,
        a_M_real20_q0 => rxmat_M_real_20_q0,
        a_M_real20_address1 => grp_kernel_mmult_fu_10781_a_M_real20_address1,
        a_M_real20_ce1 => grp_kernel_mmult_fu_10781_a_M_real20_ce1,
        a_M_real20_q1 => rxmat_M_real_20_q1,
        a_M_real21_address0 => grp_kernel_mmult_fu_10781_a_M_real21_address0,
        a_M_real21_ce0 => grp_kernel_mmult_fu_10781_a_M_real21_ce0,
        a_M_real21_q0 => rxmat_M_real_21_q0,
        a_M_real21_address1 => grp_kernel_mmult_fu_10781_a_M_real21_address1,
        a_M_real21_ce1 => grp_kernel_mmult_fu_10781_a_M_real21_ce1,
        a_M_real21_q1 => rxmat_M_real_21_q1,
        a_M_real22_address0 => grp_kernel_mmult_fu_10781_a_M_real22_address0,
        a_M_real22_ce0 => grp_kernel_mmult_fu_10781_a_M_real22_ce0,
        a_M_real22_q0 => rxmat_M_real_22_q0,
        a_M_real22_address1 => grp_kernel_mmult_fu_10781_a_M_real22_address1,
        a_M_real22_ce1 => grp_kernel_mmult_fu_10781_a_M_real22_ce1,
        a_M_real22_q1 => rxmat_M_real_22_q1,
        a_M_real23_address0 => grp_kernel_mmult_fu_10781_a_M_real23_address0,
        a_M_real23_ce0 => grp_kernel_mmult_fu_10781_a_M_real23_ce0,
        a_M_real23_q0 => rxmat_M_real_23_q0,
        a_M_real23_address1 => grp_kernel_mmult_fu_10781_a_M_real23_address1,
        a_M_real23_ce1 => grp_kernel_mmult_fu_10781_a_M_real23_ce1,
        a_M_real23_q1 => rxmat_M_real_23_q1,
        a_M_real24_address0 => grp_kernel_mmult_fu_10781_a_M_real24_address0,
        a_M_real24_ce0 => grp_kernel_mmult_fu_10781_a_M_real24_ce0,
        a_M_real24_q0 => rxmat_M_real_24_q0,
        a_M_real24_address1 => grp_kernel_mmult_fu_10781_a_M_real24_address1,
        a_M_real24_ce1 => grp_kernel_mmult_fu_10781_a_M_real24_ce1,
        a_M_real24_q1 => rxmat_M_real_24_q1,
        a_M_real25_address0 => grp_kernel_mmult_fu_10781_a_M_real25_address0,
        a_M_real25_ce0 => grp_kernel_mmult_fu_10781_a_M_real25_ce0,
        a_M_real25_q0 => rxmat_M_real_25_q0,
        a_M_real25_address1 => grp_kernel_mmult_fu_10781_a_M_real25_address1,
        a_M_real25_ce1 => grp_kernel_mmult_fu_10781_a_M_real25_ce1,
        a_M_real25_q1 => rxmat_M_real_25_q1,
        a_M_real26_address0 => grp_kernel_mmult_fu_10781_a_M_real26_address0,
        a_M_real26_ce0 => grp_kernel_mmult_fu_10781_a_M_real26_ce0,
        a_M_real26_q0 => rxmat_M_real_26_q0,
        a_M_real26_address1 => grp_kernel_mmult_fu_10781_a_M_real26_address1,
        a_M_real26_ce1 => grp_kernel_mmult_fu_10781_a_M_real26_ce1,
        a_M_real26_q1 => rxmat_M_real_26_q1,
        a_M_real27_address0 => grp_kernel_mmult_fu_10781_a_M_real27_address0,
        a_M_real27_ce0 => grp_kernel_mmult_fu_10781_a_M_real27_ce0,
        a_M_real27_q0 => rxmat_M_real_27_q0,
        a_M_real27_address1 => grp_kernel_mmult_fu_10781_a_M_real27_address1,
        a_M_real27_ce1 => grp_kernel_mmult_fu_10781_a_M_real27_ce1,
        a_M_real27_q1 => rxmat_M_real_27_q1,
        a_M_real28_address0 => grp_kernel_mmult_fu_10781_a_M_real28_address0,
        a_M_real28_ce0 => grp_kernel_mmult_fu_10781_a_M_real28_ce0,
        a_M_real28_q0 => rxmat_M_real_28_q0,
        a_M_real28_address1 => grp_kernel_mmult_fu_10781_a_M_real28_address1,
        a_M_real28_ce1 => grp_kernel_mmult_fu_10781_a_M_real28_ce1,
        a_M_real28_q1 => rxmat_M_real_28_q1,
        a_M_real29_address0 => grp_kernel_mmult_fu_10781_a_M_real29_address0,
        a_M_real29_ce0 => grp_kernel_mmult_fu_10781_a_M_real29_ce0,
        a_M_real29_q0 => rxmat_M_real_29_q0,
        a_M_real29_address1 => grp_kernel_mmult_fu_10781_a_M_real29_address1,
        a_M_real29_ce1 => grp_kernel_mmult_fu_10781_a_M_real29_ce1,
        a_M_real29_q1 => rxmat_M_real_29_q1,
        a_M_real30_address0 => grp_kernel_mmult_fu_10781_a_M_real30_address0,
        a_M_real30_ce0 => grp_kernel_mmult_fu_10781_a_M_real30_ce0,
        a_M_real30_q0 => rxmat_M_real_30_q0,
        a_M_real30_address1 => grp_kernel_mmult_fu_10781_a_M_real30_address1,
        a_M_real30_ce1 => grp_kernel_mmult_fu_10781_a_M_real30_ce1,
        a_M_real30_q1 => rxmat_M_real_30_q1,
        a_M_real31_address0 => grp_kernel_mmult_fu_10781_a_M_real31_address0,
        a_M_real31_ce0 => grp_kernel_mmult_fu_10781_a_M_real31_ce0,
        a_M_real31_q0 => rxmat_M_real_31_q0,
        a_M_real31_address1 => grp_kernel_mmult_fu_10781_a_M_real31_address1,
        a_M_real31_ce1 => grp_kernel_mmult_fu_10781_a_M_real31_ce1,
        a_M_real31_q1 => rxmat_M_real_31_q1,
        a_M_real32_address0 => grp_kernel_mmult_fu_10781_a_M_real32_address0,
        a_M_real32_ce0 => grp_kernel_mmult_fu_10781_a_M_real32_ce0,
        a_M_real32_q0 => rxmat_M_real_32_q0,
        a_M_real32_address1 => grp_kernel_mmult_fu_10781_a_M_real32_address1,
        a_M_real32_ce1 => grp_kernel_mmult_fu_10781_a_M_real32_ce1,
        a_M_real32_q1 => rxmat_M_real_32_q1,
        a_M_real33_address0 => grp_kernel_mmult_fu_10781_a_M_real33_address0,
        a_M_real33_ce0 => grp_kernel_mmult_fu_10781_a_M_real33_ce0,
        a_M_real33_q0 => rxmat_M_real_33_q0,
        a_M_real33_address1 => grp_kernel_mmult_fu_10781_a_M_real33_address1,
        a_M_real33_ce1 => grp_kernel_mmult_fu_10781_a_M_real33_ce1,
        a_M_real33_q1 => rxmat_M_real_33_q1,
        a_M_real34_address0 => grp_kernel_mmult_fu_10781_a_M_real34_address0,
        a_M_real34_ce0 => grp_kernel_mmult_fu_10781_a_M_real34_ce0,
        a_M_real34_q0 => rxmat_M_real_34_q0,
        a_M_real34_address1 => grp_kernel_mmult_fu_10781_a_M_real34_address1,
        a_M_real34_ce1 => grp_kernel_mmult_fu_10781_a_M_real34_ce1,
        a_M_real34_q1 => rxmat_M_real_34_q1,
        a_M_real35_address0 => grp_kernel_mmult_fu_10781_a_M_real35_address0,
        a_M_real35_ce0 => grp_kernel_mmult_fu_10781_a_M_real35_ce0,
        a_M_real35_q0 => rxmat_M_real_35_q0,
        a_M_real35_address1 => grp_kernel_mmult_fu_10781_a_M_real35_address1,
        a_M_real35_ce1 => grp_kernel_mmult_fu_10781_a_M_real35_ce1,
        a_M_real35_q1 => rxmat_M_real_35_q1,
        a_M_real36_address0 => grp_kernel_mmult_fu_10781_a_M_real36_address0,
        a_M_real36_ce0 => grp_kernel_mmult_fu_10781_a_M_real36_ce0,
        a_M_real36_q0 => rxmat_M_real_36_q0,
        a_M_real36_address1 => grp_kernel_mmult_fu_10781_a_M_real36_address1,
        a_M_real36_ce1 => grp_kernel_mmult_fu_10781_a_M_real36_ce1,
        a_M_real36_q1 => rxmat_M_real_36_q1,
        a_M_real37_address0 => grp_kernel_mmult_fu_10781_a_M_real37_address0,
        a_M_real37_ce0 => grp_kernel_mmult_fu_10781_a_M_real37_ce0,
        a_M_real37_q0 => rxmat_M_real_37_q0,
        a_M_real37_address1 => grp_kernel_mmult_fu_10781_a_M_real37_address1,
        a_M_real37_ce1 => grp_kernel_mmult_fu_10781_a_M_real37_ce1,
        a_M_real37_q1 => rxmat_M_real_37_q1,
        a_M_real38_address0 => grp_kernel_mmult_fu_10781_a_M_real38_address0,
        a_M_real38_ce0 => grp_kernel_mmult_fu_10781_a_M_real38_ce0,
        a_M_real38_q0 => rxmat_M_real_38_q0,
        a_M_real38_address1 => grp_kernel_mmult_fu_10781_a_M_real38_address1,
        a_M_real38_ce1 => grp_kernel_mmult_fu_10781_a_M_real38_ce1,
        a_M_real38_q1 => rxmat_M_real_38_q1,
        a_M_real39_address0 => grp_kernel_mmult_fu_10781_a_M_real39_address0,
        a_M_real39_ce0 => grp_kernel_mmult_fu_10781_a_M_real39_ce0,
        a_M_real39_q0 => rxmat_M_real_39_q0,
        a_M_real39_address1 => grp_kernel_mmult_fu_10781_a_M_real39_address1,
        a_M_real39_ce1 => grp_kernel_mmult_fu_10781_a_M_real39_ce1,
        a_M_real39_q1 => rxmat_M_real_39_q1,
        a_M_real40_address0 => grp_kernel_mmult_fu_10781_a_M_real40_address0,
        a_M_real40_ce0 => grp_kernel_mmult_fu_10781_a_M_real40_ce0,
        a_M_real40_q0 => rxmat_M_real_40_q0,
        a_M_real40_address1 => grp_kernel_mmult_fu_10781_a_M_real40_address1,
        a_M_real40_ce1 => grp_kernel_mmult_fu_10781_a_M_real40_ce1,
        a_M_real40_q1 => rxmat_M_real_40_q1,
        a_M_real41_address0 => grp_kernel_mmult_fu_10781_a_M_real41_address0,
        a_M_real41_ce0 => grp_kernel_mmult_fu_10781_a_M_real41_ce0,
        a_M_real41_q0 => rxmat_M_real_41_q0,
        a_M_real41_address1 => grp_kernel_mmult_fu_10781_a_M_real41_address1,
        a_M_real41_ce1 => grp_kernel_mmult_fu_10781_a_M_real41_ce1,
        a_M_real41_q1 => rxmat_M_real_41_q1,
        a_M_real42_address0 => grp_kernel_mmult_fu_10781_a_M_real42_address0,
        a_M_real42_ce0 => grp_kernel_mmult_fu_10781_a_M_real42_ce0,
        a_M_real42_q0 => rxmat_M_real_42_q0,
        a_M_real42_address1 => grp_kernel_mmult_fu_10781_a_M_real42_address1,
        a_M_real42_ce1 => grp_kernel_mmult_fu_10781_a_M_real42_ce1,
        a_M_real42_q1 => rxmat_M_real_42_q1,
        a_M_real43_address0 => grp_kernel_mmult_fu_10781_a_M_real43_address0,
        a_M_real43_ce0 => grp_kernel_mmult_fu_10781_a_M_real43_ce0,
        a_M_real43_q0 => rxmat_M_real_43_q0,
        a_M_real43_address1 => grp_kernel_mmult_fu_10781_a_M_real43_address1,
        a_M_real43_ce1 => grp_kernel_mmult_fu_10781_a_M_real43_ce1,
        a_M_real43_q1 => rxmat_M_real_43_q1,
        a_M_real44_address0 => grp_kernel_mmult_fu_10781_a_M_real44_address0,
        a_M_real44_ce0 => grp_kernel_mmult_fu_10781_a_M_real44_ce0,
        a_M_real44_q0 => rxmat_M_real_44_q0,
        a_M_real44_address1 => grp_kernel_mmult_fu_10781_a_M_real44_address1,
        a_M_real44_ce1 => grp_kernel_mmult_fu_10781_a_M_real44_ce1,
        a_M_real44_q1 => rxmat_M_real_44_q1,
        a_M_real45_address0 => grp_kernel_mmult_fu_10781_a_M_real45_address0,
        a_M_real45_ce0 => grp_kernel_mmult_fu_10781_a_M_real45_ce0,
        a_M_real45_q0 => rxmat_M_real_45_q0,
        a_M_real45_address1 => grp_kernel_mmult_fu_10781_a_M_real45_address1,
        a_M_real45_ce1 => grp_kernel_mmult_fu_10781_a_M_real45_ce1,
        a_M_real45_q1 => rxmat_M_real_45_q1,
        a_M_real46_address0 => grp_kernel_mmult_fu_10781_a_M_real46_address0,
        a_M_real46_ce0 => grp_kernel_mmult_fu_10781_a_M_real46_ce0,
        a_M_real46_q0 => rxmat_M_real_46_q0,
        a_M_real46_address1 => grp_kernel_mmult_fu_10781_a_M_real46_address1,
        a_M_real46_ce1 => grp_kernel_mmult_fu_10781_a_M_real46_ce1,
        a_M_real46_q1 => rxmat_M_real_46_q1,
        a_M_real47_address0 => grp_kernel_mmult_fu_10781_a_M_real47_address0,
        a_M_real47_ce0 => grp_kernel_mmult_fu_10781_a_M_real47_ce0,
        a_M_real47_q0 => rxmat_M_real_47_q0,
        a_M_real47_address1 => grp_kernel_mmult_fu_10781_a_M_real47_address1,
        a_M_real47_ce1 => grp_kernel_mmult_fu_10781_a_M_real47_ce1,
        a_M_real47_q1 => rxmat_M_real_47_q1,
        a_M_real48_address0 => grp_kernel_mmult_fu_10781_a_M_real48_address0,
        a_M_real48_ce0 => grp_kernel_mmult_fu_10781_a_M_real48_ce0,
        a_M_real48_q0 => rxmat_M_real_48_q0,
        a_M_real48_address1 => grp_kernel_mmult_fu_10781_a_M_real48_address1,
        a_M_real48_ce1 => grp_kernel_mmult_fu_10781_a_M_real48_ce1,
        a_M_real48_q1 => rxmat_M_real_48_q1,
        a_M_real49_address0 => grp_kernel_mmult_fu_10781_a_M_real49_address0,
        a_M_real49_ce0 => grp_kernel_mmult_fu_10781_a_M_real49_ce0,
        a_M_real49_q0 => rxmat_M_real_49_q0,
        a_M_real49_address1 => grp_kernel_mmult_fu_10781_a_M_real49_address1,
        a_M_real49_ce1 => grp_kernel_mmult_fu_10781_a_M_real49_ce1,
        a_M_real49_q1 => rxmat_M_real_49_q1,
        a_M_real50_address0 => grp_kernel_mmult_fu_10781_a_M_real50_address0,
        a_M_real50_ce0 => grp_kernel_mmult_fu_10781_a_M_real50_ce0,
        a_M_real50_q0 => rxmat_M_real_50_q0,
        a_M_real50_address1 => grp_kernel_mmult_fu_10781_a_M_real50_address1,
        a_M_real50_ce1 => grp_kernel_mmult_fu_10781_a_M_real50_ce1,
        a_M_real50_q1 => rxmat_M_real_50_q1,
        a_M_real51_address0 => grp_kernel_mmult_fu_10781_a_M_real51_address0,
        a_M_real51_ce0 => grp_kernel_mmult_fu_10781_a_M_real51_ce0,
        a_M_real51_q0 => rxmat_M_real_51_q0,
        a_M_real51_address1 => grp_kernel_mmult_fu_10781_a_M_real51_address1,
        a_M_real51_ce1 => grp_kernel_mmult_fu_10781_a_M_real51_ce1,
        a_M_real51_q1 => rxmat_M_real_51_q1,
        a_M_real52_address0 => grp_kernel_mmult_fu_10781_a_M_real52_address0,
        a_M_real52_ce0 => grp_kernel_mmult_fu_10781_a_M_real52_ce0,
        a_M_real52_q0 => rxmat_M_real_52_q0,
        a_M_real52_address1 => grp_kernel_mmult_fu_10781_a_M_real52_address1,
        a_M_real52_ce1 => grp_kernel_mmult_fu_10781_a_M_real52_ce1,
        a_M_real52_q1 => rxmat_M_real_52_q1,
        a_M_real53_address0 => grp_kernel_mmult_fu_10781_a_M_real53_address0,
        a_M_real53_ce0 => grp_kernel_mmult_fu_10781_a_M_real53_ce0,
        a_M_real53_q0 => rxmat_M_real_53_q0,
        a_M_real53_address1 => grp_kernel_mmult_fu_10781_a_M_real53_address1,
        a_M_real53_ce1 => grp_kernel_mmult_fu_10781_a_M_real53_ce1,
        a_M_real53_q1 => rxmat_M_real_53_q1,
        a_M_real54_address0 => grp_kernel_mmult_fu_10781_a_M_real54_address0,
        a_M_real54_ce0 => grp_kernel_mmult_fu_10781_a_M_real54_ce0,
        a_M_real54_q0 => rxmat_M_real_54_q0,
        a_M_real54_address1 => grp_kernel_mmult_fu_10781_a_M_real54_address1,
        a_M_real54_ce1 => grp_kernel_mmult_fu_10781_a_M_real54_ce1,
        a_M_real54_q1 => rxmat_M_real_54_q1,
        a_M_real55_address0 => grp_kernel_mmult_fu_10781_a_M_real55_address0,
        a_M_real55_ce0 => grp_kernel_mmult_fu_10781_a_M_real55_ce0,
        a_M_real55_q0 => rxmat_M_real_55_q0,
        a_M_real55_address1 => grp_kernel_mmult_fu_10781_a_M_real55_address1,
        a_M_real55_ce1 => grp_kernel_mmult_fu_10781_a_M_real55_ce1,
        a_M_real55_q1 => rxmat_M_real_55_q1,
        a_M_real56_address0 => grp_kernel_mmult_fu_10781_a_M_real56_address0,
        a_M_real56_ce0 => grp_kernel_mmult_fu_10781_a_M_real56_ce0,
        a_M_real56_q0 => rxmat_M_real_56_q0,
        a_M_real56_address1 => grp_kernel_mmult_fu_10781_a_M_real56_address1,
        a_M_real56_ce1 => grp_kernel_mmult_fu_10781_a_M_real56_ce1,
        a_M_real56_q1 => rxmat_M_real_56_q1,
        a_M_real57_address0 => grp_kernel_mmult_fu_10781_a_M_real57_address0,
        a_M_real57_ce0 => grp_kernel_mmult_fu_10781_a_M_real57_ce0,
        a_M_real57_q0 => rxmat_M_real_57_q0,
        a_M_real57_address1 => grp_kernel_mmult_fu_10781_a_M_real57_address1,
        a_M_real57_ce1 => grp_kernel_mmult_fu_10781_a_M_real57_ce1,
        a_M_real57_q1 => rxmat_M_real_57_q1,
        a_M_real58_address0 => grp_kernel_mmult_fu_10781_a_M_real58_address0,
        a_M_real58_ce0 => grp_kernel_mmult_fu_10781_a_M_real58_ce0,
        a_M_real58_q0 => rxmat_M_real_58_q0,
        a_M_real58_address1 => grp_kernel_mmult_fu_10781_a_M_real58_address1,
        a_M_real58_ce1 => grp_kernel_mmult_fu_10781_a_M_real58_ce1,
        a_M_real58_q1 => rxmat_M_real_58_q1,
        a_M_real59_address0 => grp_kernel_mmult_fu_10781_a_M_real59_address0,
        a_M_real59_ce0 => grp_kernel_mmult_fu_10781_a_M_real59_ce0,
        a_M_real59_q0 => rxmat_M_real_59_q0,
        a_M_real59_address1 => grp_kernel_mmult_fu_10781_a_M_real59_address1,
        a_M_real59_ce1 => grp_kernel_mmult_fu_10781_a_M_real59_ce1,
        a_M_real59_q1 => rxmat_M_real_59_q1,
        a_M_real60_address0 => grp_kernel_mmult_fu_10781_a_M_real60_address0,
        a_M_real60_ce0 => grp_kernel_mmult_fu_10781_a_M_real60_ce0,
        a_M_real60_q0 => rxmat_M_real_60_q0,
        a_M_real60_address1 => grp_kernel_mmult_fu_10781_a_M_real60_address1,
        a_M_real60_ce1 => grp_kernel_mmult_fu_10781_a_M_real60_ce1,
        a_M_real60_q1 => rxmat_M_real_60_q1,
        a_M_real61_address0 => grp_kernel_mmult_fu_10781_a_M_real61_address0,
        a_M_real61_ce0 => grp_kernel_mmult_fu_10781_a_M_real61_ce0,
        a_M_real61_q0 => rxmat_M_real_61_q0,
        a_M_real61_address1 => grp_kernel_mmult_fu_10781_a_M_real61_address1,
        a_M_real61_ce1 => grp_kernel_mmult_fu_10781_a_M_real61_ce1,
        a_M_real61_q1 => rxmat_M_real_61_q1,
        a_M_real62_address0 => grp_kernel_mmult_fu_10781_a_M_real62_address0,
        a_M_real62_ce0 => grp_kernel_mmult_fu_10781_a_M_real62_ce0,
        a_M_real62_q0 => rxmat_M_real_62_q0,
        a_M_real62_address1 => grp_kernel_mmult_fu_10781_a_M_real62_address1,
        a_M_real62_ce1 => grp_kernel_mmult_fu_10781_a_M_real62_ce1,
        a_M_real62_q1 => rxmat_M_real_62_q1,
        a_M_real63_address0 => grp_kernel_mmult_fu_10781_a_M_real63_address0,
        a_M_real63_ce0 => grp_kernel_mmult_fu_10781_a_M_real63_ce0,
        a_M_real63_q0 => rxmat_M_real_63_q0,
        a_M_real63_address1 => grp_kernel_mmult_fu_10781_a_M_real63_address1,
        a_M_real63_ce1 => grp_kernel_mmult_fu_10781_a_M_real63_ce1,
        a_M_real63_q1 => rxmat_M_real_63_q1,
        a_M_real64_address0 => grp_kernel_mmult_fu_10781_a_M_real64_address0,
        a_M_real64_ce0 => grp_kernel_mmult_fu_10781_a_M_real64_ce0,
        a_M_real64_q0 => rxmat_M_real_64_q0,
        a_M_real64_address1 => grp_kernel_mmult_fu_10781_a_M_real64_address1,
        a_M_real64_ce1 => grp_kernel_mmult_fu_10781_a_M_real64_ce1,
        a_M_real64_q1 => rxmat_M_real_64_q1,
        a_M_real65_address0 => grp_kernel_mmult_fu_10781_a_M_real65_address0,
        a_M_real65_ce0 => grp_kernel_mmult_fu_10781_a_M_real65_ce0,
        a_M_real65_q0 => rxmat_M_real_65_q0,
        a_M_real65_address1 => grp_kernel_mmult_fu_10781_a_M_real65_address1,
        a_M_real65_ce1 => grp_kernel_mmult_fu_10781_a_M_real65_ce1,
        a_M_real65_q1 => rxmat_M_real_65_q1,
        a_M_real66_address0 => grp_kernel_mmult_fu_10781_a_M_real66_address0,
        a_M_real66_ce0 => grp_kernel_mmult_fu_10781_a_M_real66_ce0,
        a_M_real66_q0 => rxmat_M_real_66_q0,
        a_M_real66_address1 => grp_kernel_mmult_fu_10781_a_M_real66_address1,
        a_M_real66_ce1 => grp_kernel_mmult_fu_10781_a_M_real66_ce1,
        a_M_real66_q1 => rxmat_M_real_66_q1,
        a_M_real67_address0 => grp_kernel_mmult_fu_10781_a_M_real67_address0,
        a_M_real67_ce0 => grp_kernel_mmult_fu_10781_a_M_real67_ce0,
        a_M_real67_q0 => rxmat_M_real_67_q0,
        a_M_real67_address1 => grp_kernel_mmult_fu_10781_a_M_real67_address1,
        a_M_real67_ce1 => grp_kernel_mmult_fu_10781_a_M_real67_ce1,
        a_M_real67_q1 => rxmat_M_real_67_q1,
        a_M_real68_address0 => grp_kernel_mmult_fu_10781_a_M_real68_address0,
        a_M_real68_ce0 => grp_kernel_mmult_fu_10781_a_M_real68_ce0,
        a_M_real68_q0 => rxmat_M_real_68_q0,
        a_M_real68_address1 => grp_kernel_mmult_fu_10781_a_M_real68_address1,
        a_M_real68_ce1 => grp_kernel_mmult_fu_10781_a_M_real68_ce1,
        a_M_real68_q1 => rxmat_M_real_68_q1,
        a_M_real69_address0 => grp_kernel_mmult_fu_10781_a_M_real69_address0,
        a_M_real69_ce0 => grp_kernel_mmult_fu_10781_a_M_real69_ce0,
        a_M_real69_q0 => rxmat_M_real_69_q0,
        a_M_real69_address1 => grp_kernel_mmult_fu_10781_a_M_real69_address1,
        a_M_real69_ce1 => grp_kernel_mmult_fu_10781_a_M_real69_ce1,
        a_M_real69_q1 => rxmat_M_real_69_q1,
        a_M_real70_address0 => grp_kernel_mmult_fu_10781_a_M_real70_address0,
        a_M_real70_ce0 => grp_kernel_mmult_fu_10781_a_M_real70_ce0,
        a_M_real70_q0 => rxmat_M_real_70_q0,
        a_M_real70_address1 => grp_kernel_mmult_fu_10781_a_M_real70_address1,
        a_M_real70_ce1 => grp_kernel_mmult_fu_10781_a_M_real70_ce1,
        a_M_real70_q1 => rxmat_M_real_70_q1,
        a_M_real71_address0 => grp_kernel_mmult_fu_10781_a_M_real71_address0,
        a_M_real71_ce0 => grp_kernel_mmult_fu_10781_a_M_real71_ce0,
        a_M_real71_q0 => rxmat_M_real_71_q0,
        a_M_real71_address1 => grp_kernel_mmult_fu_10781_a_M_real71_address1,
        a_M_real71_ce1 => grp_kernel_mmult_fu_10781_a_M_real71_ce1,
        a_M_real71_q1 => rxmat_M_real_71_q1,
        a_M_real72_address0 => grp_kernel_mmult_fu_10781_a_M_real72_address0,
        a_M_real72_ce0 => grp_kernel_mmult_fu_10781_a_M_real72_ce0,
        a_M_real72_q0 => rxmat_M_real_72_q0,
        a_M_real72_address1 => grp_kernel_mmult_fu_10781_a_M_real72_address1,
        a_M_real72_ce1 => grp_kernel_mmult_fu_10781_a_M_real72_ce1,
        a_M_real72_q1 => rxmat_M_real_72_q1,
        a_M_real73_address0 => grp_kernel_mmult_fu_10781_a_M_real73_address0,
        a_M_real73_ce0 => grp_kernel_mmult_fu_10781_a_M_real73_ce0,
        a_M_real73_q0 => rxmat_M_real_73_q0,
        a_M_real73_address1 => grp_kernel_mmult_fu_10781_a_M_real73_address1,
        a_M_real73_ce1 => grp_kernel_mmult_fu_10781_a_M_real73_ce1,
        a_M_real73_q1 => rxmat_M_real_73_q1,
        a_M_real74_address0 => grp_kernel_mmult_fu_10781_a_M_real74_address0,
        a_M_real74_ce0 => grp_kernel_mmult_fu_10781_a_M_real74_ce0,
        a_M_real74_q0 => rxmat_M_real_74_q0,
        a_M_real74_address1 => grp_kernel_mmult_fu_10781_a_M_real74_address1,
        a_M_real74_ce1 => grp_kernel_mmult_fu_10781_a_M_real74_ce1,
        a_M_real74_q1 => rxmat_M_real_74_q1,
        a_M_real75_address0 => grp_kernel_mmult_fu_10781_a_M_real75_address0,
        a_M_real75_ce0 => grp_kernel_mmult_fu_10781_a_M_real75_ce0,
        a_M_real75_q0 => rxmat_M_real_75_q0,
        a_M_real75_address1 => grp_kernel_mmult_fu_10781_a_M_real75_address1,
        a_M_real75_ce1 => grp_kernel_mmult_fu_10781_a_M_real75_ce1,
        a_M_real75_q1 => rxmat_M_real_75_q1,
        a_M_real76_address0 => grp_kernel_mmult_fu_10781_a_M_real76_address0,
        a_M_real76_ce0 => grp_kernel_mmult_fu_10781_a_M_real76_ce0,
        a_M_real76_q0 => rxmat_M_real_76_q0,
        a_M_real76_address1 => grp_kernel_mmult_fu_10781_a_M_real76_address1,
        a_M_real76_ce1 => grp_kernel_mmult_fu_10781_a_M_real76_ce1,
        a_M_real76_q1 => rxmat_M_real_76_q1,
        a_M_real77_address0 => grp_kernel_mmult_fu_10781_a_M_real77_address0,
        a_M_real77_ce0 => grp_kernel_mmult_fu_10781_a_M_real77_ce0,
        a_M_real77_q0 => rxmat_M_real_77_q0,
        a_M_real77_address1 => grp_kernel_mmult_fu_10781_a_M_real77_address1,
        a_M_real77_ce1 => grp_kernel_mmult_fu_10781_a_M_real77_ce1,
        a_M_real77_q1 => rxmat_M_real_77_q1,
        a_M_real78_address0 => grp_kernel_mmult_fu_10781_a_M_real78_address0,
        a_M_real78_ce0 => grp_kernel_mmult_fu_10781_a_M_real78_ce0,
        a_M_real78_q0 => rxmat_M_real_78_q0,
        a_M_real78_address1 => grp_kernel_mmult_fu_10781_a_M_real78_address1,
        a_M_real78_ce1 => grp_kernel_mmult_fu_10781_a_M_real78_ce1,
        a_M_real78_q1 => rxmat_M_real_78_q1,
        a_M_real79_address0 => grp_kernel_mmult_fu_10781_a_M_real79_address0,
        a_M_real79_ce0 => grp_kernel_mmult_fu_10781_a_M_real79_ce0,
        a_M_real79_q0 => rxmat_M_real_79_q0,
        a_M_real79_address1 => grp_kernel_mmult_fu_10781_a_M_real79_address1,
        a_M_real79_ce1 => grp_kernel_mmult_fu_10781_a_M_real79_ce1,
        a_M_real79_q1 => rxmat_M_real_79_q1,
        a_M_real80_address0 => grp_kernel_mmult_fu_10781_a_M_real80_address0,
        a_M_real80_ce0 => grp_kernel_mmult_fu_10781_a_M_real80_ce0,
        a_M_real80_q0 => rxmat_M_real_80_q0,
        a_M_real80_address1 => grp_kernel_mmult_fu_10781_a_M_real80_address1,
        a_M_real80_ce1 => grp_kernel_mmult_fu_10781_a_M_real80_ce1,
        a_M_real80_q1 => rxmat_M_real_80_q1,
        a_M_real81_address0 => grp_kernel_mmult_fu_10781_a_M_real81_address0,
        a_M_real81_ce0 => grp_kernel_mmult_fu_10781_a_M_real81_ce0,
        a_M_real81_q0 => rxmat_M_real_81_q0,
        a_M_real81_address1 => grp_kernel_mmult_fu_10781_a_M_real81_address1,
        a_M_real81_ce1 => grp_kernel_mmult_fu_10781_a_M_real81_ce1,
        a_M_real81_q1 => rxmat_M_real_81_q1,
        a_M_real82_address0 => grp_kernel_mmult_fu_10781_a_M_real82_address0,
        a_M_real82_ce0 => grp_kernel_mmult_fu_10781_a_M_real82_ce0,
        a_M_real82_q0 => rxmat_M_real_82_q0,
        a_M_real82_address1 => grp_kernel_mmult_fu_10781_a_M_real82_address1,
        a_M_real82_ce1 => grp_kernel_mmult_fu_10781_a_M_real82_ce1,
        a_M_real82_q1 => rxmat_M_real_82_q1,
        a_M_real83_address0 => grp_kernel_mmult_fu_10781_a_M_real83_address0,
        a_M_real83_ce0 => grp_kernel_mmult_fu_10781_a_M_real83_ce0,
        a_M_real83_q0 => rxmat_M_real_83_q0,
        a_M_real83_address1 => grp_kernel_mmult_fu_10781_a_M_real83_address1,
        a_M_real83_ce1 => grp_kernel_mmult_fu_10781_a_M_real83_ce1,
        a_M_real83_q1 => rxmat_M_real_83_q1,
        a_M_real84_address0 => grp_kernel_mmult_fu_10781_a_M_real84_address0,
        a_M_real84_ce0 => grp_kernel_mmult_fu_10781_a_M_real84_ce0,
        a_M_real84_q0 => rxmat_M_real_84_q0,
        a_M_real84_address1 => grp_kernel_mmult_fu_10781_a_M_real84_address1,
        a_M_real84_ce1 => grp_kernel_mmult_fu_10781_a_M_real84_ce1,
        a_M_real84_q1 => rxmat_M_real_84_q1,
        a_M_real85_address0 => grp_kernel_mmult_fu_10781_a_M_real85_address0,
        a_M_real85_ce0 => grp_kernel_mmult_fu_10781_a_M_real85_ce0,
        a_M_real85_q0 => rxmat_M_real_85_q0,
        a_M_real85_address1 => grp_kernel_mmult_fu_10781_a_M_real85_address1,
        a_M_real85_ce1 => grp_kernel_mmult_fu_10781_a_M_real85_ce1,
        a_M_real85_q1 => rxmat_M_real_85_q1,
        a_M_real86_address0 => grp_kernel_mmult_fu_10781_a_M_real86_address0,
        a_M_real86_ce0 => grp_kernel_mmult_fu_10781_a_M_real86_ce0,
        a_M_real86_q0 => rxmat_M_real_86_q0,
        a_M_real86_address1 => grp_kernel_mmult_fu_10781_a_M_real86_address1,
        a_M_real86_ce1 => grp_kernel_mmult_fu_10781_a_M_real86_ce1,
        a_M_real86_q1 => rxmat_M_real_86_q1,
        a_M_real87_address0 => grp_kernel_mmult_fu_10781_a_M_real87_address0,
        a_M_real87_ce0 => grp_kernel_mmult_fu_10781_a_M_real87_ce0,
        a_M_real87_q0 => rxmat_M_real_87_q0,
        a_M_real87_address1 => grp_kernel_mmult_fu_10781_a_M_real87_address1,
        a_M_real87_ce1 => grp_kernel_mmult_fu_10781_a_M_real87_ce1,
        a_M_real87_q1 => rxmat_M_real_87_q1,
        a_M_real88_address0 => grp_kernel_mmult_fu_10781_a_M_real88_address0,
        a_M_real88_ce0 => grp_kernel_mmult_fu_10781_a_M_real88_ce0,
        a_M_real88_q0 => rxmat_M_real_88_q0,
        a_M_real88_address1 => grp_kernel_mmult_fu_10781_a_M_real88_address1,
        a_M_real88_ce1 => grp_kernel_mmult_fu_10781_a_M_real88_ce1,
        a_M_real88_q1 => rxmat_M_real_88_q1,
        a_M_real89_address0 => grp_kernel_mmult_fu_10781_a_M_real89_address0,
        a_M_real89_ce0 => grp_kernel_mmult_fu_10781_a_M_real89_ce0,
        a_M_real89_q0 => rxmat_M_real_89_q0,
        a_M_real89_address1 => grp_kernel_mmult_fu_10781_a_M_real89_address1,
        a_M_real89_ce1 => grp_kernel_mmult_fu_10781_a_M_real89_ce1,
        a_M_real89_q1 => rxmat_M_real_89_q1,
        a_M_real90_address0 => grp_kernel_mmult_fu_10781_a_M_real90_address0,
        a_M_real90_ce0 => grp_kernel_mmult_fu_10781_a_M_real90_ce0,
        a_M_real90_q0 => rxmat_M_real_90_q0,
        a_M_real90_address1 => grp_kernel_mmult_fu_10781_a_M_real90_address1,
        a_M_real90_ce1 => grp_kernel_mmult_fu_10781_a_M_real90_ce1,
        a_M_real90_q1 => rxmat_M_real_90_q1,
        a_M_real91_address0 => grp_kernel_mmult_fu_10781_a_M_real91_address0,
        a_M_real91_ce0 => grp_kernel_mmult_fu_10781_a_M_real91_ce0,
        a_M_real91_q0 => rxmat_M_real_91_q0,
        a_M_real91_address1 => grp_kernel_mmult_fu_10781_a_M_real91_address1,
        a_M_real91_ce1 => grp_kernel_mmult_fu_10781_a_M_real91_ce1,
        a_M_real91_q1 => rxmat_M_real_91_q1,
        a_M_real92_address0 => grp_kernel_mmult_fu_10781_a_M_real92_address0,
        a_M_real92_ce0 => grp_kernel_mmult_fu_10781_a_M_real92_ce0,
        a_M_real92_q0 => rxmat_M_real_92_q0,
        a_M_real92_address1 => grp_kernel_mmult_fu_10781_a_M_real92_address1,
        a_M_real92_ce1 => grp_kernel_mmult_fu_10781_a_M_real92_ce1,
        a_M_real92_q1 => rxmat_M_real_92_q1,
        a_M_real93_address0 => grp_kernel_mmult_fu_10781_a_M_real93_address0,
        a_M_real93_ce0 => grp_kernel_mmult_fu_10781_a_M_real93_ce0,
        a_M_real93_q0 => rxmat_M_real_93_q0,
        a_M_real93_address1 => grp_kernel_mmult_fu_10781_a_M_real93_address1,
        a_M_real93_ce1 => grp_kernel_mmult_fu_10781_a_M_real93_ce1,
        a_M_real93_q1 => rxmat_M_real_93_q1,
        a_M_real94_address0 => grp_kernel_mmult_fu_10781_a_M_real94_address0,
        a_M_real94_ce0 => grp_kernel_mmult_fu_10781_a_M_real94_ce0,
        a_M_real94_q0 => rxmat_M_real_94_q0,
        a_M_real94_address1 => grp_kernel_mmult_fu_10781_a_M_real94_address1,
        a_M_real94_ce1 => grp_kernel_mmult_fu_10781_a_M_real94_ce1,
        a_M_real94_q1 => rxmat_M_real_94_q1,
        a_M_real95_address0 => grp_kernel_mmult_fu_10781_a_M_real95_address0,
        a_M_real95_ce0 => grp_kernel_mmult_fu_10781_a_M_real95_ce0,
        a_M_real95_q0 => rxmat_M_real_95_q0,
        a_M_real95_address1 => grp_kernel_mmult_fu_10781_a_M_real95_address1,
        a_M_real95_ce1 => grp_kernel_mmult_fu_10781_a_M_real95_ce1,
        a_M_real95_q1 => rxmat_M_real_95_q1,
        a_M_real96_address0 => grp_kernel_mmult_fu_10781_a_M_real96_address0,
        a_M_real96_ce0 => grp_kernel_mmult_fu_10781_a_M_real96_ce0,
        a_M_real96_q0 => rxmat_M_real_96_q0,
        a_M_real96_address1 => grp_kernel_mmult_fu_10781_a_M_real96_address1,
        a_M_real96_ce1 => grp_kernel_mmult_fu_10781_a_M_real96_ce1,
        a_M_real96_q1 => rxmat_M_real_96_q1,
        a_M_real97_address0 => grp_kernel_mmult_fu_10781_a_M_real97_address0,
        a_M_real97_ce0 => grp_kernel_mmult_fu_10781_a_M_real97_ce0,
        a_M_real97_q0 => rxmat_M_real_97_q0,
        a_M_real97_address1 => grp_kernel_mmult_fu_10781_a_M_real97_address1,
        a_M_real97_ce1 => grp_kernel_mmult_fu_10781_a_M_real97_ce1,
        a_M_real97_q1 => rxmat_M_real_97_q1,
        a_M_real98_address0 => grp_kernel_mmult_fu_10781_a_M_real98_address0,
        a_M_real98_ce0 => grp_kernel_mmult_fu_10781_a_M_real98_ce0,
        a_M_real98_q0 => rxmat_M_real_98_q0,
        a_M_real98_address1 => grp_kernel_mmult_fu_10781_a_M_real98_address1,
        a_M_real98_ce1 => grp_kernel_mmult_fu_10781_a_M_real98_ce1,
        a_M_real98_q1 => rxmat_M_real_98_q1,
        a_M_real99_address0 => grp_kernel_mmult_fu_10781_a_M_real99_address0,
        a_M_real99_ce0 => grp_kernel_mmult_fu_10781_a_M_real99_ce0,
        a_M_real99_q0 => rxmat_M_real_99_q0,
        a_M_real99_address1 => grp_kernel_mmult_fu_10781_a_M_real99_address1,
        a_M_real99_ce1 => grp_kernel_mmult_fu_10781_a_M_real99_ce1,
        a_M_real99_q1 => rxmat_M_real_99_q1,
        a_M_real100_address0 => grp_kernel_mmult_fu_10781_a_M_real100_address0,
        a_M_real100_ce0 => grp_kernel_mmult_fu_10781_a_M_real100_ce0,
        a_M_real100_q0 => rxmat_M_real_100_q0,
        a_M_real100_address1 => grp_kernel_mmult_fu_10781_a_M_real100_address1,
        a_M_real100_ce1 => grp_kernel_mmult_fu_10781_a_M_real100_ce1,
        a_M_real100_q1 => rxmat_M_real_100_q1,
        a_M_real101_address0 => grp_kernel_mmult_fu_10781_a_M_real101_address0,
        a_M_real101_ce0 => grp_kernel_mmult_fu_10781_a_M_real101_ce0,
        a_M_real101_q0 => rxmat_M_real_101_q0,
        a_M_real101_address1 => grp_kernel_mmult_fu_10781_a_M_real101_address1,
        a_M_real101_ce1 => grp_kernel_mmult_fu_10781_a_M_real101_ce1,
        a_M_real101_q1 => rxmat_M_real_101_q1,
        a_M_real102_address0 => grp_kernel_mmult_fu_10781_a_M_real102_address0,
        a_M_real102_ce0 => grp_kernel_mmult_fu_10781_a_M_real102_ce0,
        a_M_real102_q0 => rxmat_M_real_102_q0,
        a_M_real102_address1 => grp_kernel_mmult_fu_10781_a_M_real102_address1,
        a_M_real102_ce1 => grp_kernel_mmult_fu_10781_a_M_real102_ce1,
        a_M_real102_q1 => rxmat_M_real_102_q1,
        a_M_real103_address0 => grp_kernel_mmult_fu_10781_a_M_real103_address0,
        a_M_real103_ce0 => grp_kernel_mmult_fu_10781_a_M_real103_ce0,
        a_M_real103_q0 => rxmat_M_real_103_q0,
        a_M_real103_address1 => grp_kernel_mmult_fu_10781_a_M_real103_address1,
        a_M_real103_ce1 => grp_kernel_mmult_fu_10781_a_M_real103_ce1,
        a_M_real103_q1 => rxmat_M_real_103_q1,
        a_M_real104_address0 => grp_kernel_mmult_fu_10781_a_M_real104_address0,
        a_M_real104_ce0 => grp_kernel_mmult_fu_10781_a_M_real104_ce0,
        a_M_real104_q0 => rxmat_M_real_104_q0,
        a_M_real104_address1 => grp_kernel_mmult_fu_10781_a_M_real104_address1,
        a_M_real104_ce1 => grp_kernel_mmult_fu_10781_a_M_real104_ce1,
        a_M_real104_q1 => rxmat_M_real_104_q1,
        a_M_real105_address0 => grp_kernel_mmult_fu_10781_a_M_real105_address0,
        a_M_real105_ce0 => grp_kernel_mmult_fu_10781_a_M_real105_ce0,
        a_M_real105_q0 => rxmat_M_real_105_q0,
        a_M_real105_address1 => grp_kernel_mmult_fu_10781_a_M_real105_address1,
        a_M_real105_ce1 => grp_kernel_mmult_fu_10781_a_M_real105_ce1,
        a_M_real105_q1 => rxmat_M_real_105_q1,
        a_M_real106_address0 => grp_kernel_mmult_fu_10781_a_M_real106_address0,
        a_M_real106_ce0 => grp_kernel_mmult_fu_10781_a_M_real106_ce0,
        a_M_real106_q0 => rxmat_M_real_106_q0,
        a_M_real106_address1 => grp_kernel_mmult_fu_10781_a_M_real106_address1,
        a_M_real106_ce1 => grp_kernel_mmult_fu_10781_a_M_real106_ce1,
        a_M_real106_q1 => rxmat_M_real_106_q1,
        a_M_real107_address0 => grp_kernel_mmult_fu_10781_a_M_real107_address0,
        a_M_real107_ce0 => grp_kernel_mmult_fu_10781_a_M_real107_ce0,
        a_M_real107_q0 => rxmat_M_real_107_q0,
        a_M_real107_address1 => grp_kernel_mmult_fu_10781_a_M_real107_address1,
        a_M_real107_ce1 => grp_kernel_mmult_fu_10781_a_M_real107_ce1,
        a_M_real107_q1 => rxmat_M_real_107_q1,
        a_M_real108_address0 => grp_kernel_mmult_fu_10781_a_M_real108_address0,
        a_M_real108_ce0 => grp_kernel_mmult_fu_10781_a_M_real108_ce0,
        a_M_real108_q0 => rxmat_M_real_108_q0,
        a_M_real108_address1 => grp_kernel_mmult_fu_10781_a_M_real108_address1,
        a_M_real108_ce1 => grp_kernel_mmult_fu_10781_a_M_real108_ce1,
        a_M_real108_q1 => rxmat_M_real_108_q1,
        a_M_real109_address0 => grp_kernel_mmult_fu_10781_a_M_real109_address0,
        a_M_real109_ce0 => grp_kernel_mmult_fu_10781_a_M_real109_ce0,
        a_M_real109_q0 => rxmat_M_real_109_q0,
        a_M_real109_address1 => grp_kernel_mmult_fu_10781_a_M_real109_address1,
        a_M_real109_ce1 => grp_kernel_mmult_fu_10781_a_M_real109_ce1,
        a_M_real109_q1 => rxmat_M_real_109_q1,
        a_M_real110_address0 => grp_kernel_mmult_fu_10781_a_M_real110_address0,
        a_M_real110_ce0 => grp_kernel_mmult_fu_10781_a_M_real110_ce0,
        a_M_real110_q0 => rxmat_M_real_110_q0,
        a_M_real110_address1 => grp_kernel_mmult_fu_10781_a_M_real110_address1,
        a_M_real110_ce1 => grp_kernel_mmult_fu_10781_a_M_real110_ce1,
        a_M_real110_q1 => rxmat_M_real_110_q1,
        a_M_real111_address0 => grp_kernel_mmult_fu_10781_a_M_real111_address0,
        a_M_real111_ce0 => grp_kernel_mmult_fu_10781_a_M_real111_ce0,
        a_M_real111_q0 => rxmat_M_real_111_q0,
        a_M_real111_address1 => grp_kernel_mmult_fu_10781_a_M_real111_address1,
        a_M_real111_ce1 => grp_kernel_mmult_fu_10781_a_M_real111_ce1,
        a_M_real111_q1 => rxmat_M_real_111_q1,
        a_M_real112_address0 => grp_kernel_mmult_fu_10781_a_M_real112_address0,
        a_M_real112_ce0 => grp_kernel_mmult_fu_10781_a_M_real112_ce0,
        a_M_real112_q0 => rxmat_M_real_112_q0,
        a_M_real112_address1 => grp_kernel_mmult_fu_10781_a_M_real112_address1,
        a_M_real112_ce1 => grp_kernel_mmult_fu_10781_a_M_real112_ce1,
        a_M_real112_q1 => rxmat_M_real_112_q1,
        a_M_real113_address0 => grp_kernel_mmult_fu_10781_a_M_real113_address0,
        a_M_real113_ce0 => grp_kernel_mmult_fu_10781_a_M_real113_ce0,
        a_M_real113_q0 => rxmat_M_real_113_q0,
        a_M_real113_address1 => grp_kernel_mmult_fu_10781_a_M_real113_address1,
        a_M_real113_ce1 => grp_kernel_mmult_fu_10781_a_M_real113_ce1,
        a_M_real113_q1 => rxmat_M_real_113_q1,
        a_M_real114_address0 => grp_kernel_mmult_fu_10781_a_M_real114_address0,
        a_M_real114_ce0 => grp_kernel_mmult_fu_10781_a_M_real114_ce0,
        a_M_real114_q0 => rxmat_M_real_114_q0,
        a_M_real114_address1 => grp_kernel_mmult_fu_10781_a_M_real114_address1,
        a_M_real114_ce1 => grp_kernel_mmult_fu_10781_a_M_real114_ce1,
        a_M_real114_q1 => rxmat_M_real_114_q1,
        a_M_real115_address0 => grp_kernel_mmult_fu_10781_a_M_real115_address0,
        a_M_real115_ce0 => grp_kernel_mmult_fu_10781_a_M_real115_ce0,
        a_M_real115_q0 => rxmat_M_real_115_q0,
        a_M_real115_address1 => grp_kernel_mmult_fu_10781_a_M_real115_address1,
        a_M_real115_ce1 => grp_kernel_mmult_fu_10781_a_M_real115_ce1,
        a_M_real115_q1 => rxmat_M_real_115_q1,
        a_M_real116_address0 => grp_kernel_mmult_fu_10781_a_M_real116_address0,
        a_M_real116_ce0 => grp_kernel_mmult_fu_10781_a_M_real116_ce0,
        a_M_real116_q0 => rxmat_M_real_116_q0,
        a_M_real116_address1 => grp_kernel_mmult_fu_10781_a_M_real116_address1,
        a_M_real116_ce1 => grp_kernel_mmult_fu_10781_a_M_real116_ce1,
        a_M_real116_q1 => rxmat_M_real_116_q1,
        a_M_real117_address0 => grp_kernel_mmult_fu_10781_a_M_real117_address0,
        a_M_real117_ce0 => grp_kernel_mmult_fu_10781_a_M_real117_ce0,
        a_M_real117_q0 => rxmat_M_real_117_q0,
        a_M_real117_address1 => grp_kernel_mmult_fu_10781_a_M_real117_address1,
        a_M_real117_ce1 => grp_kernel_mmult_fu_10781_a_M_real117_ce1,
        a_M_real117_q1 => rxmat_M_real_117_q1,
        a_M_real118_address0 => grp_kernel_mmult_fu_10781_a_M_real118_address0,
        a_M_real118_ce0 => grp_kernel_mmult_fu_10781_a_M_real118_ce0,
        a_M_real118_q0 => rxmat_M_real_118_q0,
        a_M_real118_address1 => grp_kernel_mmult_fu_10781_a_M_real118_address1,
        a_M_real118_ce1 => grp_kernel_mmult_fu_10781_a_M_real118_ce1,
        a_M_real118_q1 => rxmat_M_real_118_q1,
        a_M_real119_address0 => grp_kernel_mmult_fu_10781_a_M_real119_address0,
        a_M_real119_ce0 => grp_kernel_mmult_fu_10781_a_M_real119_ce0,
        a_M_real119_q0 => rxmat_M_real_119_q0,
        a_M_real119_address1 => grp_kernel_mmult_fu_10781_a_M_real119_address1,
        a_M_real119_ce1 => grp_kernel_mmult_fu_10781_a_M_real119_ce1,
        a_M_real119_q1 => rxmat_M_real_119_q1,
        a_M_real120_address0 => grp_kernel_mmult_fu_10781_a_M_real120_address0,
        a_M_real120_ce0 => grp_kernel_mmult_fu_10781_a_M_real120_ce0,
        a_M_real120_q0 => rxmat_M_real_120_q0,
        a_M_real120_address1 => grp_kernel_mmult_fu_10781_a_M_real120_address1,
        a_M_real120_ce1 => grp_kernel_mmult_fu_10781_a_M_real120_ce1,
        a_M_real120_q1 => rxmat_M_real_120_q1,
        a_M_real121_address0 => grp_kernel_mmult_fu_10781_a_M_real121_address0,
        a_M_real121_ce0 => grp_kernel_mmult_fu_10781_a_M_real121_ce0,
        a_M_real121_q0 => rxmat_M_real_121_q0,
        a_M_real121_address1 => grp_kernel_mmult_fu_10781_a_M_real121_address1,
        a_M_real121_ce1 => grp_kernel_mmult_fu_10781_a_M_real121_ce1,
        a_M_real121_q1 => rxmat_M_real_121_q1,
        a_M_real122_address0 => grp_kernel_mmult_fu_10781_a_M_real122_address0,
        a_M_real122_ce0 => grp_kernel_mmult_fu_10781_a_M_real122_ce0,
        a_M_real122_q0 => rxmat_M_real_122_q0,
        a_M_real122_address1 => grp_kernel_mmult_fu_10781_a_M_real122_address1,
        a_M_real122_ce1 => grp_kernel_mmult_fu_10781_a_M_real122_ce1,
        a_M_real122_q1 => rxmat_M_real_122_q1,
        a_M_real123_address0 => grp_kernel_mmult_fu_10781_a_M_real123_address0,
        a_M_real123_ce0 => grp_kernel_mmult_fu_10781_a_M_real123_ce0,
        a_M_real123_q0 => rxmat_M_real_123_q0,
        a_M_real123_address1 => grp_kernel_mmult_fu_10781_a_M_real123_address1,
        a_M_real123_ce1 => grp_kernel_mmult_fu_10781_a_M_real123_ce1,
        a_M_real123_q1 => rxmat_M_real_123_q1,
        a_M_real124_address0 => grp_kernel_mmult_fu_10781_a_M_real124_address0,
        a_M_real124_ce0 => grp_kernel_mmult_fu_10781_a_M_real124_ce0,
        a_M_real124_q0 => rxmat_M_real_124_q0,
        a_M_real124_address1 => grp_kernel_mmult_fu_10781_a_M_real124_address1,
        a_M_real124_ce1 => grp_kernel_mmult_fu_10781_a_M_real124_ce1,
        a_M_real124_q1 => rxmat_M_real_124_q1,
        a_M_real125_address0 => grp_kernel_mmult_fu_10781_a_M_real125_address0,
        a_M_real125_ce0 => grp_kernel_mmult_fu_10781_a_M_real125_ce0,
        a_M_real125_q0 => rxmat_M_real_125_q0,
        a_M_real125_address1 => grp_kernel_mmult_fu_10781_a_M_real125_address1,
        a_M_real125_ce1 => grp_kernel_mmult_fu_10781_a_M_real125_ce1,
        a_M_real125_q1 => rxmat_M_real_125_q1,
        a_M_real126_address0 => grp_kernel_mmult_fu_10781_a_M_real126_address0,
        a_M_real126_ce0 => grp_kernel_mmult_fu_10781_a_M_real126_ce0,
        a_M_real126_q0 => rxmat_M_real_126_q0,
        a_M_real126_address1 => grp_kernel_mmult_fu_10781_a_M_real126_address1,
        a_M_real126_ce1 => grp_kernel_mmult_fu_10781_a_M_real126_ce1,
        a_M_real126_q1 => rxmat_M_real_126_q1,
        a_M_real127_address0 => grp_kernel_mmult_fu_10781_a_M_real127_address0,
        a_M_real127_ce0 => grp_kernel_mmult_fu_10781_a_M_real127_ce0,
        a_M_real127_q0 => rxmat_M_real_127_q0,
        a_M_real127_address1 => grp_kernel_mmult_fu_10781_a_M_real127_address1,
        a_M_real127_ce1 => grp_kernel_mmult_fu_10781_a_M_real127_ce1,
        a_M_real127_q1 => rxmat_M_real_127_q1,
        a_M_imag_address0 => grp_kernel_mmult_fu_10781_a_M_imag_address0,
        a_M_imag_ce0 => grp_kernel_mmult_fu_10781_a_M_imag_ce0,
        a_M_imag_q0 => rxmat_M_imag_0_q0,
        a_M_imag_address1 => grp_kernel_mmult_fu_10781_a_M_imag_address1,
        a_M_imag_ce1 => grp_kernel_mmult_fu_10781_a_M_imag_ce1,
        a_M_imag_q1 => rxmat_M_imag_0_q1,
        a_M_imag128_address0 => grp_kernel_mmult_fu_10781_a_M_imag128_address0,
        a_M_imag128_ce0 => grp_kernel_mmult_fu_10781_a_M_imag128_ce0,
        a_M_imag128_q0 => rxmat_M_imag_1_q0,
        a_M_imag128_address1 => grp_kernel_mmult_fu_10781_a_M_imag128_address1,
        a_M_imag128_ce1 => grp_kernel_mmult_fu_10781_a_M_imag128_ce1,
        a_M_imag128_q1 => rxmat_M_imag_1_q1,
        a_M_imag129_address0 => grp_kernel_mmult_fu_10781_a_M_imag129_address0,
        a_M_imag129_ce0 => grp_kernel_mmult_fu_10781_a_M_imag129_ce0,
        a_M_imag129_q0 => rxmat_M_imag_2_q0,
        a_M_imag129_address1 => grp_kernel_mmult_fu_10781_a_M_imag129_address1,
        a_M_imag129_ce1 => grp_kernel_mmult_fu_10781_a_M_imag129_ce1,
        a_M_imag129_q1 => rxmat_M_imag_2_q1,
        a_M_imag130_address0 => grp_kernel_mmult_fu_10781_a_M_imag130_address0,
        a_M_imag130_ce0 => grp_kernel_mmult_fu_10781_a_M_imag130_ce0,
        a_M_imag130_q0 => rxmat_M_imag_3_q0,
        a_M_imag130_address1 => grp_kernel_mmult_fu_10781_a_M_imag130_address1,
        a_M_imag130_ce1 => grp_kernel_mmult_fu_10781_a_M_imag130_ce1,
        a_M_imag130_q1 => rxmat_M_imag_3_q1,
        a_M_imag131_address0 => grp_kernel_mmult_fu_10781_a_M_imag131_address0,
        a_M_imag131_ce0 => grp_kernel_mmult_fu_10781_a_M_imag131_ce0,
        a_M_imag131_q0 => rxmat_M_imag_4_q0,
        a_M_imag131_address1 => grp_kernel_mmult_fu_10781_a_M_imag131_address1,
        a_M_imag131_ce1 => grp_kernel_mmult_fu_10781_a_M_imag131_ce1,
        a_M_imag131_q1 => rxmat_M_imag_4_q1,
        a_M_imag132_address0 => grp_kernel_mmult_fu_10781_a_M_imag132_address0,
        a_M_imag132_ce0 => grp_kernel_mmult_fu_10781_a_M_imag132_ce0,
        a_M_imag132_q0 => rxmat_M_imag_5_q0,
        a_M_imag132_address1 => grp_kernel_mmult_fu_10781_a_M_imag132_address1,
        a_M_imag132_ce1 => grp_kernel_mmult_fu_10781_a_M_imag132_ce1,
        a_M_imag132_q1 => rxmat_M_imag_5_q1,
        a_M_imag133_address0 => grp_kernel_mmult_fu_10781_a_M_imag133_address0,
        a_M_imag133_ce0 => grp_kernel_mmult_fu_10781_a_M_imag133_ce0,
        a_M_imag133_q0 => rxmat_M_imag_6_q0,
        a_M_imag133_address1 => grp_kernel_mmult_fu_10781_a_M_imag133_address1,
        a_M_imag133_ce1 => grp_kernel_mmult_fu_10781_a_M_imag133_ce1,
        a_M_imag133_q1 => rxmat_M_imag_6_q1,
        a_M_imag134_address0 => grp_kernel_mmult_fu_10781_a_M_imag134_address0,
        a_M_imag134_ce0 => grp_kernel_mmult_fu_10781_a_M_imag134_ce0,
        a_M_imag134_q0 => rxmat_M_imag_7_q0,
        a_M_imag134_address1 => grp_kernel_mmult_fu_10781_a_M_imag134_address1,
        a_M_imag134_ce1 => grp_kernel_mmult_fu_10781_a_M_imag134_ce1,
        a_M_imag134_q1 => rxmat_M_imag_7_q1,
        a_M_imag135_address0 => grp_kernel_mmult_fu_10781_a_M_imag135_address0,
        a_M_imag135_ce0 => grp_kernel_mmult_fu_10781_a_M_imag135_ce0,
        a_M_imag135_q0 => rxmat_M_imag_8_q0,
        a_M_imag135_address1 => grp_kernel_mmult_fu_10781_a_M_imag135_address1,
        a_M_imag135_ce1 => grp_kernel_mmult_fu_10781_a_M_imag135_ce1,
        a_M_imag135_q1 => rxmat_M_imag_8_q1,
        a_M_imag136_address0 => grp_kernel_mmult_fu_10781_a_M_imag136_address0,
        a_M_imag136_ce0 => grp_kernel_mmult_fu_10781_a_M_imag136_ce0,
        a_M_imag136_q0 => rxmat_M_imag_9_q0,
        a_M_imag136_address1 => grp_kernel_mmult_fu_10781_a_M_imag136_address1,
        a_M_imag136_ce1 => grp_kernel_mmult_fu_10781_a_M_imag136_ce1,
        a_M_imag136_q1 => rxmat_M_imag_9_q1,
        a_M_imag137_address0 => grp_kernel_mmult_fu_10781_a_M_imag137_address0,
        a_M_imag137_ce0 => grp_kernel_mmult_fu_10781_a_M_imag137_ce0,
        a_M_imag137_q0 => rxmat_M_imag_10_q0,
        a_M_imag137_address1 => grp_kernel_mmult_fu_10781_a_M_imag137_address1,
        a_M_imag137_ce1 => grp_kernel_mmult_fu_10781_a_M_imag137_ce1,
        a_M_imag137_q1 => rxmat_M_imag_10_q1,
        a_M_imag138_address0 => grp_kernel_mmult_fu_10781_a_M_imag138_address0,
        a_M_imag138_ce0 => grp_kernel_mmult_fu_10781_a_M_imag138_ce0,
        a_M_imag138_q0 => rxmat_M_imag_11_q0,
        a_M_imag138_address1 => grp_kernel_mmult_fu_10781_a_M_imag138_address1,
        a_M_imag138_ce1 => grp_kernel_mmult_fu_10781_a_M_imag138_ce1,
        a_M_imag138_q1 => rxmat_M_imag_11_q1,
        a_M_imag139_address0 => grp_kernel_mmult_fu_10781_a_M_imag139_address0,
        a_M_imag139_ce0 => grp_kernel_mmult_fu_10781_a_M_imag139_ce0,
        a_M_imag139_q0 => rxmat_M_imag_12_q0,
        a_M_imag139_address1 => grp_kernel_mmult_fu_10781_a_M_imag139_address1,
        a_M_imag139_ce1 => grp_kernel_mmult_fu_10781_a_M_imag139_ce1,
        a_M_imag139_q1 => rxmat_M_imag_12_q1,
        a_M_imag140_address0 => grp_kernel_mmult_fu_10781_a_M_imag140_address0,
        a_M_imag140_ce0 => grp_kernel_mmult_fu_10781_a_M_imag140_ce0,
        a_M_imag140_q0 => rxmat_M_imag_13_q0,
        a_M_imag140_address1 => grp_kernel_mmult_fu_10781_a_M_imag140_address1,
        a_M_imag140_ce1 => grp_kernel_mmult_fu_10781_a_M_imag140_ce1,
        a_M_imag140_q1 => rxmat_M_imag_13_q1,
        a_M_imag141_address0 => grp_kernel_mmult_fu_10781_a_M_imag141_address0,
        a_M_imag141_ce0 => grp_kernel_mmult_fu_10781_a_M_imag141_ce0,
        a_M_imag141_q0 => rxmat_M_imag_14_q0,
        a_M_imag141_address1 => grp_kernel_mmult_fu_10781_a_M_imag141_address1,
        a_M_imag141_ce1 => grp_kernel_mmult_fu_10781_a_M_imag141_ce1,
        a_M_imag141_q1 => rxmat_M_imag_14_q1,
        a_M_imag142_address0 => grp_kernel_mmult_fu_10781_a_M_imag142_address0,
        a_M_imag142_ce0 => grp_kernel_mmult_fu_10781_a_M_imag142_ce0,
        a_M_imag142_q0 => rxmat_M_imag_15_q0,
        a_M_imag142_address1 => grp_kernel_mmult_fu_10781_a_M_imag142_address1,
        a_M_imag142_ce1 => grp_kernel_mmult_fu_10781_a_M_imag142_ce1,
        a_M_imag142_q1 => rxmat_M_imag_15_q1,
        a_M_imag143_address0 => grp_kernel_mmult_fu_10781_a_M_imag143_address0,
        a_M_imag143_ce0 => grp_kernel_mmult_fu_10781_a_M_imag143_ce0,
        a_M_imag143_q0 => rxmat_M_imag_16_q0,
        a_M_imag143_address1 => grp_kernel_mmult_fu_10781_a_M_imag143_address1,
        a_M_imag143_ce1 => grp_kernel_mmult_fu_10781_a_M_imag143_ce1,
        a_M_imag143_q1 => rxmat_M_imag_16_q1,
        a_M_imag144_address0 => grp_kernel_mmult_fu_10781_a_M_imag144_address0,
        a_M_imag144_ce0 => grp_kernel_mmult_fu_10781_a_M_imag144_ce0,
        a_M_imag144_q0 => rxmat_M_imag_17_q0,
        a_M_imag144_address1 => grp_kernel_mmult_fu_10781_a_M_imag144_address1,
        a_M_imag144_ce1 => grp_kernel_mmult_fu_10781_a_M_imag144_ce1,
        a_M_imag144_q1 => rxmat_M_imag_17_q1,
        a_M_imag145_address0 => grp_kernel_mmult_fu_10781_a_M_imag145_address0,
        a_M_imag145_ce0 => grp_kernel_mmult_fu_10781_a_M_imag145_ce0,
        a_M_imag145_q0 => rxmat_M_imag_18_q0,
        a_M_imag145_address1 => grp_kernel_mmult_fu_10781_a_M_imag145_address1,
        a_M_imag145_ce1 => grp_kernel_mmult_fu_10781_a_M_imag145_ce1,
        a_M_imag145_q1 => rxmat_M_imag_18_q1,
        a_M_imag146_address0 => grp_kernel_mmult_fu_10781_a_M_imag146_address0,
        a_M_imag146_ce0 => grp_kernel_mmult_fu_10781_a_M_imag146_ce0,
        a_M_imag146_q0 => rxmat_M_imag_19_q0,
        a_M_imag146_address1 => grp_kernel_mmult_fu_10781_a_M_imag146_address1,
        a_M_imag146_ce1 => grp_kernel_mmult_fu_10781_a_M_imag146_ce1,
        a_M_imag146_q1 => rxmat_M_imag_19_q1,
        a_M_imag147_address0 => grp_kernel_mmult_fu_10781_a_M_imag147_address0,
        a_M_imag147_ce0 => grp_kernel_mmult_fu_10781_a_M_imag147_ce0,
        a_M_imag147_q0 => rxmat_M_imag_20_q0,
        a_M_imag147_address1 => grp_kernel_mmult_fu_10781_a_M_imag147_address1,
        a_M_imag147_ce1 => grp_kernel_mmult_fu_10781_a_M_imag147_ce1,
        a_M_imag147_q1 => rxmat_M_imag_20_q1,
        a_M_imag148_address0 => grp_kernel_mmult_fu_10781_a_M_imag148_address0,
        a_M_imag148_ce0 => grp_kernel_mmult_fu_10781_a_M_imag148_ce0,
        a_M_imag148_q0 => rxmat_M_imag_21_q0,
        a_M_imag148_address1 => grp_kernel_mmult_fu_10781_a_M_imag148_address1,
        a_M_imag148_ce1 => grp_kernel_mmult_fu_10781_a_M_imag148_ce1,
        a_M_imag148_q1 => rxmat_M_imag_21_q1,
        a_M_imag149_address0 => grp_kernel_mmult_fu_10781_a_M_imag149_address0,
        a_M_imag149_ce0 => grp_kernel_mmult_fu_10781_a_M_imag149_ce0,
        a_M_imag149_q0 => rxmat_M_imag_22_q0,
        a_M_imag149_address1 => grp_kernel_mmult_fu_10781_a_M_imag149_address1,
        a_M_imag149_ce1 => grp_kernel_mmult_fu_10781_a_M_imag149_ce1,
        a_M_imag149_q1 => rxmat_M_imag_22_q1,
        a_M_imag150_address0 => grp_kernel_mmult_fu_10781_a_M_imag150_address0,
        a_M_imag150_ce0 => grp_kernel_mmult_fu_10781_a_M_imag150_ce0,
        a_M_imag150_q0 => rxmat_M_imag_23_q0,
        a_M_imag150_address1 => grp_kernel_mmult_fu_10781_a_M_imag150_address1,
        a_M_imag150_ce1 => grp_kernel_mmult_fu_10781_a_M_imag150_ce1,
        a_M_imag150_q1 => rxmat_M_imag_23_q1,
        a_M_imag151_address0 => grp_kernel_mmult_fu_10781_a_M_imag151_address0,
        a_M_imag151_ce0 => grp_kernel_mmult_fu_10781_a_M_imag151_ce0,
        a_M_imag151_q0 => rxmat_M_imag_24_q0,
        a_M_imag151_address1 => grp_kernel_mmult_fu_10781_a_M_imag151_address1,
        a_M_imag151_ce1 => grp_kernel_mmult_fu_10781_a_M_imag151_ce1,
        a_M_imag151_q1 => rxmat_M_imag_24_q1,
        a_M_imag152_address0 => grp_kernel_mmult_fu_10781_a_M_imag152_address0,
        a_M_imag152_ce0 => grp_kernel_mmult_fu_10781_a_M_imag152_ce0,
        a_M_imag152_q0 => rxmat_M_imag_25_q0,
        a_M_imag152_address1 => grp_kernel_mmult_fu_10781_a_M_imag152_address1,
        a_M_imag152_ce1 => grp_kernel_mmult_fu_10781_a_M_imag152_ce1,
        a_M_imag152_q1 => rxmat_M_imag_25_q1,
        a_M_imag153_address0 => grp_kernel_mmult_fu_10781_a_M_imag153_address0,
        a_M_imag153_ce0 => grp_kernel_mmult_fu_10781_a_M_imag153_ce0,
        a_M_imag153_q0 => rxmat_M_imag_26_q0,
        a_M_imag153_address1 => grp_kernel_mmult_fu_10781_a_M_imag153_address1,
        a_M_imag153_ce1 => grp_kernel_mmult_fu_10781_a_M_imag153_ce1,
        a_M_imag153_q1 => rxmat_M_imag_26_q1,
        a_M_imag154_address0 => grp_kernel_mmult_fu_10781_a_M_imag154_address0,
        a_M_imag154_ce0 => grp_kernel_mmult_fu_10781_a_M_imag154_ce0,
        a_M_imag154_q0 => rxmat_M_imag_27_q0,
        a_M_imag154_address1 => grp_kernel_mmult_fu_10781_a_M_imag154_address1,
        a_M_imag154_ce1 => grp_kernel_mmult_fu_10781_a_M_imag154_ce1,
        a_M_imag154_q1 => rxmat_M_imag_27_q1,
        a_M_imag155_address0 => grp_kernel_mmult_fu_10781_a_M_imag155_address0,
        a_M_imag155_ce0 => grp_kernel_mmult_fu_10781_a_M_imag155_ce0,
        a_M_imag155_q0 => rxmat_M_imag_28_q0,
        a_M_imag155_address1 => grp_kernel_mmult_fu_10781_a_M_imag155_address1,
        a_M_imag155_ce1 => grp_kernel_mmult_fu_10781_a_M_imag155_ce1,
        a_M_imag155_q1 => rxmat_M_imag_28_q1,
        a_M_imag156_address0 => grp_kernel_mmult_fu_10781_a_M_imag156_address0,
        a_M_imag156_ce0 => grp_kernel_mmult_fu_10781_a_M_imag156_ce0,
        a_M_imag156_q0 => rxmat_M_imag_29_q0,
        a_M_imag156_address1 => grp_kernel_mmult_fu_10781_a_M_imag156_address1,
        a_M_imag156_ce1 => grp_kernel_mmult_fu_10781_a_M_imag156_ce1,
        a_M_imag156_q1 => rxmat_M_imag_29_q1,
        a_M_imag157_address0 => grp_kernel_mmult_fu_10781_a_M_imag157_address0,
        a_M_imag157_ce0 => grp_kernel_mmult_fu_10781_a_M_imag157_ce0,
        a_M_imag157_q0 => rxmat_M_imag_30_q0,
        a_M_imag157_address1 => grp_kernel_mmult_fu_10781_a_M_imag157_address1,
        a_M_imag157_ce1 => grp_kernel_mmult_fu_10781_a_M_imag157_ce1,
        a_M_imag157_q1 => rxmat_M_imag_30_q1,
        a_M_imag158_address0 => grp_kernel_mmult_fu_10781_a_M_imag158_address0,
        a_M_imag158_ce0 => grp_kernel_mmult_fu_10781_a_M_imag158_ce0,
        a_M_imag158_q0 => rxmat_M_imag_31_q0,
        a_M_imag158_address1 => grp_kernel_mmult_fu_10781_a_M_imag158_address1,
        a_M_imag158_ce1 => grp_kernel_mmult_fu_10781_a_M_imag158_ce1,
        a_M_imag158_q1 => rxmat_M_imag_31_q1,
        a_M_imag159_address0 => grp_kernel_mmult_fu_10781_a_M_imag159_address0,
        a_M_imag159_ce0 => grp_kernel_mmult_fu_10781_a_M_imag159_ce0,
        a_M_imag159_q0 => rxmat_M_imag_32_q0,
        a_M_imag159_address1 => grp_kernel_mmult_fu_10781_a_M_imag159_address1,
        a_M_imag159_ce1 => grp_kernel_mmult_fu_10781_a_M_imag159_ce1,
        a_M_imag159_q1 => rxmat_M_imag_32_q1,
        a_M_imag160_address0 => grp_kernel_mmult_fu_10781_a_M_imag160_address0,
        a_M_imag160_ce0 => grp_kernel_mmult_fu_10781_a_M_imag160_ce0,
        a_M_imag160_q0 => rxmat_M_imag_33_q0,
        a_M_imag160_address1 => grp_kernel_mmult_fu_10781_a_M_imag160_address1,
        a_M_imag160_ce1 => grp_kernel_mmult_fu_10781_a_M_imag160_ce1,
        a_M_imag160_q1 => rxmat_M_imag_33_q1,
        a_M_imag161_address0 => grp_kernel_mmult_fu_10781_a_M_imag161_address0,
        a_M_imag161_ce0 => grp_kernel_mmult_fu_10781_a_M_imag161_ce0,
        a_M_imag161_q0 => rxmat_M_imag_34_q0,
        a_M_imag161_address1 => grp_kernel_mmult_fu_10781_a_M_imag161_address1,
        a_M_imag161_ce1 => grp_kernel_mmult_fu_10781_a_M_imag161_ce1,
        a_M_imag161_q1 => rxmat_M_imag_34_q1,
        a_M_imag162_address0 => grp_kernel_mmult_fu_10781_a_M_imag162_address0,
        a_M_imag162_ce0 => grp_kernel_mmult_fu_10781_a_M_imag162_ce0,
        a_M_imag162_q0 => rxmat_M_imag_35_q0,
        a_M_imag162_address1 => grp_kernel_mmult_fu_10781_a_M_imag162_address1,
        a_M_imag162_ce1 => grp_kernel_mmult_fu_10781_a_M_imag162_ce1,
        a_M_imag162_q1 => rxmat_M_imag_35_q1,
        a_M_imag163_address0 => grp_kernel_mmult_fu_10781_a_M_imag163_address0,
        a_M_imag163_ce0 => grp_kernel_mmult_fu_10781_a_M_imag163_ce0,
        a_M_imag163_q0 => rxmat_M_imag_36_q0,
        a_M_imag163_address1 => grp_kernel_mmult_fu_10781_a_M_imag163_address1,
        a_M_imag163_ce1 => grp_kernel_mmult_fu_10781_a_M_imag163_ce1,
        a_M_imag163_q1 => rxmat_M_imag_36_q1,
        a_M_imag164_address0 => grp_kernel_mmult_fu_10781_a_M_imag164_address0,
        a_M_imag164_ce0 => grp_kernel_mmult_fu_10781_a_M_imag164_ce0,
        a_M_imag164_q0 => rxmat_M_imag_37_q0,
        a_M_imag164_address1 => grp_kernel_mmult_fu_10781_a_M_imag164_address1,
        a_M_imag164_ce1 => grp_kernel_mmult_fu_10781_a_M_imag164_ce1,
        a_M_imag164_q1 => rxmat_M_imag_37_q1,
        a_M_imag165_address0 => grp_kernel_mmult_fu_10781_a_M_imag165_address0,
        a_M_imag165_ce0 => grp_kernel_mmult_fu_10781_a_M_imag165_ce0,
        a_M_imag165_q0 => rxmat_M_imag_38_q0,
        a_M_imag165_address1 => grp_kernel_mmult_fu_10781_a_M_imag165_address1,
        a_M_imag165_ce1 => grp_kernel_mmult_fu_10781_a_M_imag165_ce1,
        a_M_imag165_q1 => rxmat_M_imag_38_q1,
        a_M_imag166_address0 => grp_kernel_mmult_fu_10781_a_M_imag166_address0,
        a_M_imag166_ce0 => grp_kernel_mmult_fu_10781_a_M_imag166_ce0,
        a_M_imag166_q0 => rxmat_M_imag_39_q0,
        a_M_imag166_address1 => grp_kernel_mmult_fu_10781_a_M_imag166_address1,
        a_M_imag166_ce1 => grp_kernel_mmult_fu_10781_a_M_imag166_ce1,
        a_M_imag166_q1 => rxmat_M_imag_39_q1,
        a_M_imag167_address0 => grp_kernel_mmult_fu_10781_a_M_imag167_address0,
        a_M_imag167_ce0 => grp_kernel_mmult_fu_10781_a_M_imag167_ce0,
        a_M_imag167_q0 => rxmat_M_imag_40_q0,
        a_M_imag167_address1 => grp_kernel_mmult_fu_10781_a_M_imag167_address1,
        a_M_imag167_ce1 => grp_kernel_mmult_fu_10781_a_M_imag167_ce1,
        a_M_imag167_q1 => rxmat_M_imag_40_q1,
        a_M_imag168_address0 => grp_kernel_mmult_fu_10781_a_M_imag168_address0,
        a_M_imag168_ce0 => grp_kernel_mmult_fu_10781_a_M_imag168_ce0,
        a_M_imag168_q0 => rxmat_M_imag_41_q0,
        a_M_imag168_address1 => grp_kernel_mmult_fu_10781_a_M_imag168_address1,
        a_M_imag168_ce1 => grp_kernel_mmult_fu_10781_a_M_imag168_ce1,
        a_M_imag168_q1 => rxmat_M_imag_41_q1,
        a_M_imag169_address0 => grp_kernel_mmult_fu_10781_a_M_imag169_address0,
        a_M_imag169_ce0 => grp_kernel_mmult_fu_10781_a_M_imag169_ce0,
        a_M_imag169_q0 => rxmat_M_imag_42_q0,
        a_M_imag169_address1 => grp_kernel_mmult_fu_10781_a_M_imag169_address1,
        a_M_imag169_ce1 => grp_kernel_mmult_fu_10781_a_M_imag169_ce1,
        a_M_imag169_q1 => rxmat_M_imag_42_q1,
        a_M_imag170_address0 => grp_kernel_mmult_fu_10781_a_M_imag170_address0,
        a_M_imag170_ce0 => grp_kernel_mmult_fu_10781_a_M_imag170_ce0,
        a_M_imag170_q0 => rxmat_M_imag_43_q0,
        a_M_imag170_address1 => grp_kernel_mmult_fu_10781_a_M_imag170_address1,
        a_M_imag170_ce1 => grp_kernel_mmult_fu_10781_a_M_imag170_ce1,
        a_M_imag170_q1 => rxmat_M_imag_43_q1,
        a_M_imag171_address0 => grp_kernel_mmult_fu_10781_a_M_imag171_address0,
        a_M_imag171_ce0 => grp_kernel_mmult_fu_10781_a_M_imag171_ce0,
        a_M_imag171_q0 => rxmat_M_imag_44_q0,
        a_M_imag171_address1 => grp_kernel_mmult_fu_10781_a_M_imag171_address1,
        a_M_imag171_ce1 => grp_kernel_mmult_fu_10781_a_M_imag171_ce1,
        a_M_imag171_q1 => rxmat_M_imag_44_q1,
        a_M_imag172_address0 => grp_kernel_mmult_fu_10781_a_M_imag172_address0,
        a_M_imag172_ce0 => grp_kernel_mmult_fu_10781_a_M_imag172_ce0,
        a_M_imag172_q0 => rxmat_M_imag_45_q0,
        a_M_imag172_address1 => grp_kernel_mmult_fu_10781_a_M_imag172_address1,
        a_M_imag172_ce1 => grp_kernel_mmult_fu_10781_a_M_imag172_ce1,
        a_M_imag172_q1 => rxmat_M_imag_45_q1,
        a_M_imag173_address0 => grp_kernel_mmult_fu_10781_a_M_imag173_address0,
        a_M_imag173_ce0 => grp_kernel_mmult_fu_10781_a_M_imag173_ce0,
        a_M_imag173_q0 => rxmat_M_imag_46_q0,
        a_M_imag173_address1 => grp_kernel_mmult_fu_10781_a_M_imag173_address1,
        a_M_imag173_ce1 => grp_kernel_mmult_fu_10781_a_M_imag173_ce1,
        a_M_imag173_q1 => rxmat_M_imag_46_q1,
        a_M_imag174_address0 => grp_kernel_mmult_fu_10781_a_M_imag174_address0,
        a_M_imag174_ce0 => grp_kernel_mmult_fu_10781_a_M_imag174_ce0,
        a_M_imag174_q0 => rxmat_M_imag_47_q0,
        a_M_imag174_address1 => grp_kernel_mmult_fu_10781_a_M_imag174_address1,
        a_M_imag174_ce1 => grp_kernel_mmult_fu_10781_a_M_imag174_ce1,
        a_M_imag174_q1 => rxmat_M_imag_47_q1,
        a_M_imag175_address0 => grp_kernel_mmult_fu_10781_a_M_imag175_address0,
        a_M_imag175_ce0 => grp_kernel_mmult_fu_10781_a_M_imag175_ce0,
        a_M_imag175_q0 => rxmat_M_imag_48_q0,
        a_M_imag175_address1 => grp_kernel_mmult_fu_10781_a_M_imag175_address1,
        a_M_imag175_ce1 => grp_kernel_mmult_fu_10781_a_M_imag175_ce1,
        a_M_imag175_q1 => rxmat_M_imag_48_q1,
        a_M_imag176_address0 => grp_kernel_mmult_fu_10781_a_M_imag176_address0,
        a_M_imag176_ce0 => grp_kernel_mmult_fu_10781_a_M_imag176_ce0,
        a_M_imag176_q0 => rxmat_M_imag_49_q0,
        a_M_imag176_address1 => grp_kernel_mmult_fu_10781_a_M_imag176_address1,
        a_M_imag176_ce1 => grp_kernel_mmult_fu_10781_a_M_imag176_ce1,
        a_M_imag176_q1 => rxmat_M_imag_49_q1,
        a_M_imag177_address0 => grp_kernel_mmult_fu_10781_a_M_imag177_address0,
        a_M_imag177_ce0 => grp_kernel_mmult_fu_10781_a_M_imag177_ce0,
        a_M_imag177_q0 => rxmat_M_imag_50_q0,
        a_M_imag177_address1 => grp_kernel_mmult_fu_10781_a_M_imag177_address1,
        a_M_imag177_ce1 => grp_kernel_mmult_fu_10781_a_M_imag177_ce1,
        a_M_imag177_q1 => rxmat_M_imag_50_q1,
        a_M_imag178_address0 => grp_kernel_mmult_fu_10781_a_M_imag178_address0,
        a_M_imag178_ce0 => grp_kernel_mmult_fu_10781_a_M_imag178_ce0,
        a_M_imag178_q0 => rxmat_M_imag_51_q0,
        a_M_imag178_address1 => grp_kernel_mmult_fu_10781_a_M_imag178_address1,
        a_M_imag178_ce1 => grp_kernel_mmult_fu_10781_a_M_imag178_ce1,
        a_M_imag178_q1 => rxmat_M_imag_51_q1,
        a_M_imag179_address0 => grp_kernel_mmult_fu_10781_a_M_imag179_address0,
        a_M_imag179_ce0 => grp_kernel_mmult_fu_10781_a_M_imag179_ce0,
        a_M_imag179_q0 => rxmat_M_imag_52_q0,
        a_M_imag179_address1 => grp_kernel_mmult_fu_10781_a_M_imag179_address1,
        a_M_imag179_ce1 => grp_kernel_mmult_fu_10781_a_M_imag179_ce1,
        a_M_imag179_q1 => rxmat_M_imag_52_q1,
        a_M_imag180_address0 => grp_kernel_mmult_fu_10781_a_M_imag180_address0,
        a_M_imag180_ce0 => grp_kernel_mmult_fu_10781_a_M_imag180_ce0,
        a_M_imag180_q0 => rxmat_M_imag_53_q0,
        a_M_imag180_address1 => grp_kernel_mmult_fu_10781_a_M_imag180_address1,
        a_M_imag180_ce1 => grp_kernel_mmult_fu_10781_a_M_imag180_ce1,
        a_M_imag180_q1 => rxmat_M_imag_53_q1,
        a_M_imag181_address0 => grp_kernel_mmult_fu_10781_a_M_imag181_address0,
        a_M_imag181_ce0 => grp_kernel_mmult_fu_10781_a_M_imag181_ce0,
        a_M_imag181_q0 => rxmat_M_imag_54_q0,
        a_M_imag181_address1 => grp_kernel_mmult_fu_10781_a_M_imag181_address1,
        a_M_imag181_ce1 => grp_kernel_mmult_fu_10781_a_M_imag181_ce1,
        a_M_imag181_q1 => rxmat_M_imag_54_q1,
        a_M_imag182_address0 => grp_kernel_mmult_fu_10781_a_M_imag182_address0,
        a_M_imag182_ce0 => grp_kernel_mmult_fu_10781_a_M_imag182_ce0,
        a_M_imag182_q0 => rxmat_M_imag_55_q0,
        a_M_imag182_address1 => grp_kernel_mmult_fu_10781_a_M_imag182_address1,
        a_M_imag182_ce1 => grp_kernel_mmult_fu_10781_a_M_imag182_ce1,
        a_M_imag182_q1 => rxmat_M_imag_55_q1,
        a_M_imag183_address0 => grp_kernel_mmult_fu_10781_a_M_imag183_address0,
        a_M_imag183_ce0 => grp_kernel_mmult_fu_10781_a_M_imag183_ce0,
        a_M_imag183_q0 => rxmat_M_imag_56_q0,
        a_M_imag183_address1 => grp_kernel_mmult_fu_10781_a_M_imag183_address1,
        a_M_imag183_ce1 => grp_kernel_mmult_fu_10781_a_M_imag183_ce1,
        a_M_imag183_q1 => rxmat_M_imag_56_q1,
        a_M_imag184_address0 => grp_kernel_mmult_fu_10781_a_M_imag184_address0,
        a_M_imag184_ce0 => grp_kernel_mmult_fu_10781_a_M_imag184_ce0,
        a_M_imag184_q0 => rxmat_M_imag_57_q0,
        a_M_imag184_address1 => grp_kernel_mmult_fu_10781_a_M_imag184_address1,
        a_M_imag184_ce1 => grp_kernel_mmult_fu_10781_a_M_imag184_ce1,
        a_M_imag184_q1 => rxmat_M_imag_57_q1,
        a_M_imag185_address0 => grp_kernel_mmult_fu_10781_a_M_imag185_address0,
        a_M_imag185_ce0 => grp_kernel_mmult_fu_10781_a_M_imag185_ce0,
        a_M_imag185_q0 => rxmat_M_imag_58_q0,
        a_M_imag185_address1 => grp_kernel_mmult_fu_10781_a_M_imag185_address1,
        a_M_imag185_ce1 => grp_kernel_mmult_fu_10781_a_M_imag185_ce1,
        a_M_imag185_q1 => rxmat_M_imag_58_q1,
        a_M_imag186_address0 => grp_kernel_mmult_fu_10781_a_M_imag186_address0,
        a_M_imag186_ce0 => grp_kernel_mmult_fu_10781_a_M_imag186_ce0,
        a_M_imag186_q0 => rxmat_M_imag_59_q0,
        a_M_imag186_address1 => grp_kernel_mmult_fu_10781_a_M_imag186_address1,
        a_M_imag186_ce1 => grp_kernel_mmult_fu_10781_a_M_imag186_ce1,
        a_M_imag186_q1 => rxmat_M_imag_59_q1,
        a_M_imag187_address0 => grp_kernel_mmult_fu_10781_a_M_imag187_address0,
        a_M_imag187_ce0 => grp_kernel_mmult_fu_10781_a_M_imag187_ce0,
        a_M_imag187_q0 => rxmat_M_imag_60_q0,
        a_M_imag187_address1 => grp_kernel_mmult_fu_10781_a_M_imag187_address1,
        a_M_imag187_ce1 => grp_kernel_mmult_fu_10781_a_M_imag187_ce1,
        a_M_imag187_q1 => rxmat_M_imag_60_q1,
        a_M_imag188_address0 => grp_kernel_mmult_fu_10781_a_M_imag188_address0,
        a_M_imag188_ce0 => grp_kernel_mmult_fu_10781_a_M_imag188_ce0,
        a_M_imag188_q0 => rxmat_M_imag_61_q0,
        a_M_imag188_address1 => grp_kernel_mmult_fu_10781_a_M_imag188_address1,
        a_M_imag188_ce1 => grp_kernel_mmult_fu_10781_a_M_imag188_ce1,
        a_M_imag188_q1 => rxmat_M_imag_61_q1,
        a_M_imag189_address0 => grp_kernel_mmult_fu_10781_a_M_imag189_address0,
        a_M_imag189_ce0 => grp_kernel_mmult_fu_10781_a_M_imag189_ce0,
        a_M_imag189_q0 => rxmat_M_imag_62_q0,
        a_M_imag189_address1 => grp_kernel_mmult_fu_10781_a_M_imag189_address1,
        a_M_imag189_ce1 => grp_kernel_mmult_fu_10781_a_M_imag189_ce1,
        a_M_imag189_q1 => rxmat_M_imag_62_q1,
        a_M_imag190_address0 => grp_kernel_mmult_fu_10781_a_M_imag190_address0,
        a_M_imag190_ce0 => grp_kernel_mmult_fu_10781_a_M_imag190_ce0,
        a_M_imag190_q0 => rxmat_M_imag_63_q0,
        a_M_imag190_address1 => grp_kernel_mmult_fu_10781_a_M_imag190_address1,
        a_M_imag190_ce1 => grp_kernel_mmult_fu_10781_a_M_imag190_ce1,
        a_M_imag190_q1 => rxmat_M_imag_63_q1,
        a_M_imag191_address0 => grp_kernel_mmult_fu_10781_a_M_imag191_address0,
        a_M_imag191_ce0 => grp_kernel_mmult_fu_10781_a_M_imag191_ce0,
        a_M_imag191_q0 => rxmat_M_imag_64_q0,
        a_M_imag191_address1 => grp_kernel_mmult_fu_10781_a_M_imag191_address1,
        a_M_imag191_ce1 => grp_kernel_mmult_fu_10781_a_M_imag191_ce1,
        a_M_imag191_q1 => rxmat_M_imag_64_q1,
        a_M_imag192_address0 => grp_kernel_mmult_fu_10781_a_M_imag192_address0,
        a_M_imag192_ce0 => grp_kernel_mmult_fu_10781_a_M_imag192_ce0,
        a_M_imag192_q0 => rxmat_M_imag_65_q0,
        a_M_imag192_address1 => grp_kernel_mmult_fu_10781_a_M_imag192_address1,
        a_M_imag192_ce1 => grp_kernel_mmult_fu_10781_a_M_imag192_ce1,
        a_M_imag192_q1 => rxmat_M_imag_65_q1,
        a_M_imag193_address0 => grp_kernel_mmult_fu_10781_a_M_imag193_address0,
        a_M_imag193_ce0 => grp_kernel_mmult_fu_10781_a_M_imag193_ce0,
        a_M_imag193_q0 => rxmat_M_imag_66_q0,
        a_M_imag193_address1 => grp_kernel_mmult_fu_10781_a_M_imag193_address1,
        a_M_imag193_ce1 => grp_kernel_mmult_fu_10781_a_M_imag193_ce1,
        a_M_imag193_q1 => rxmat_M_imag_66_q1,
        a_M_imag194_address0 => grp_kernel_mmult_fu_10781_a_M_imag194_address0,
        a_M_imag194_ce0 => grp_kernel_mmult_fu_10781_a_M_imag194_ce0,
        a_M_imag194_q0 => rxmat_M_imag_67_q0,
        a_M_imag194_address1 => grp_kernel_mmult_fu_10781_a_M_imag194_address1,
        a_M_imag194_ce1 => grp_kernel_mmult_fu_10781_a_M_imag194_ce1,
        a_M_imag194_q1 => rxmat_M_imag_67_q1,
        a_M_imag195_address0 => grp_kernel_mmult_fu_10781_a_M_imag195_address0,
        a_M_imag195_ce0 => grp_kernel_mmult_fu_10781_a_M_imag195_ce0,
        a_M_imag195_q0 => rxmat_M_imag_68_q0,
        a_M_imag195_address1 => grp_kernel_mmult_fu_10781_a_M_imag195_address1,
        a_M_imag195_ce1 => grp_kernel_mmult_fu_10781_a_M_imag195_ce1,
        a_M_imag195_q1 => rxmat_M_imag_68_q1,
        a_M_imag196_address0 => grp_kernel_mmult_fu_10781_a_M_imag196_address0,
        a_M_imag196_ce0 => grp_kernel_mmult_fu_10781_a_M_imag196_ce0,
        a_M_imag196_q0 => rxmat_M_imag_69_q0,
        a_M_imag196_address1 => grp_kernel_mmult_fu_10781_a_M_imag196_address1,
        a_M_imag196_ce1 => grp_kernel_mmult_fu_10781_a_M_imag196_ce1,
        a_M_imag196_q1 => rxmat_M_imag_69_q1,
        a_M_imag197_address0 => grp_kernel_mmult_fu_10781_a_M_imag197_address0,
        a_M_imag197_ce0 => grp_kernel_mmult_fu_10781_a_M_imag197_ce0,
        a_M_imag197_q0 => rxmat_M_imag_70_q0,
        a_M_imag197_address1 => grp_kernel_mmult_fu_10781_a_M_imag197_address1,
        a_M_imag197_ce1 => grp_kernel_mmult_fu_10781_a_M_imag197_ce1,
        a_M_imag197_q1 => rxmat_M_imag_70_q1,
        a_M_imag198_address0 => grp_kernel_mmult_fu_10781_a_M_imag198_address0,
        a_M_imag198_ce0 => grp_kernel_mmult_fu_10781_a_M_imag198_ce0,
        a_M_imag198_q0 => rxmat_M_imag_71_q0,
        a_M_imag198_address1 => grp_kernel_mmult_fu_10781_a_M_imag198_address1,
        a_M_imag198_ce1 => grp_kernel_mmult_fu_10781_a_M_imag198_ce1,
        a_M_imag198_q1 => rxmat_M_imag_71_q1,
        a_M_imag199_address0 => grp_kernel_mmult_fu_10781_a_M_imag199_address0,
        a_M_imag199_ce0 => grp_kernel_mmult_fu_10781_a_M_imag199_ce0,
        a_M_imag199_q0 => rxmat_M_imag_72_q0,
        a_M_imag199_address1 => grp_kernel_mmult_fu_10781_a_M_imag199_address1,
        a_M_imag199_ce1 => grp_kernel_mmult_fu_10781_a_M_imag199_ce1,
        a_M_imag199_q1 => rxmat_M_imag_72_q1,
        a_M_imag200_address0 => grp_kernel_mmult_fu_10781_a_M_imag200_address0,
        a_M_imag200_ce0 => grp_kernel_mmult_fu_10781_a_M_imag200_ce0,
        a_M_imag200_q0 => rxmat_M_imag_73_q0,
        a_M_imag200_address1 => grp_kernel_mmult_fu_10781_a_M_imag200_address1,
        a_M_imag200_ce1 => grp_kernel_mmult_fu_10781_a_M_imag200_ce1,
        a_M_imag200_q1 => rxmat_M_imag_73_q1,
        a_M_imag201_address0 => grp_kernel_mmult_fu_10781_a_M_imag201_address0,
        a_M_imag201_ce0 => grp_kernel_mmult_fu_10781_a_M_imag201_ce0,
        a_M_imag201_q0 => rxmat_M_imag_74_q0,
        a_M_imag201_address1 => grp_kernel_mmult_fu_10781_a_M_imag201_address1,
        a_M_imag201_ce1 => grp_kernel_mmult_fu_10781_a_M_imag201_ce1,
        a_M_imag201_q1 => rxmat_M_imag_74_q1,
        a_M_imag202_address0 => grp_kernel_mmult_fu_10781_a_M_imag202_address0,
        a_M_imag202_ce0 => grp_kernel_mmult_fu_10781_a_M_imag202_ce0,
        a_M_imag202_q0 => rxmat_M_imag_75_q0,
        a_M_imag202_address1 => grp_kernel_mmult_fu_10781_a_M_imag202_address1,
        a_M_imag202_ce1 => grp_kernel_mmult_fu_10781_a_M_imag202_ce1,
        a_M_imag202_q1 => rxmat_M_imag_75_q1,
        a_M_imag203_address0 => grp_kernel_mmult_fu_10781_a_M_imag203_address0,
        a_M_imag203_ce0 => grp_kernel_mmult_fu_10781_a_M_imag203_ce0,
        a_M_imag203_q0 => rxmat_M_imag_76_q0,
        a_M_imag203_address1 => grp_kernel_mmult_fu_10781_a_M_imag203_address1,
        a_M_imag203_ce1 => grp_kernel_mmult_fu_10781_a_M_imag203_ce1,
        a_M_imag203_q1 => rxmat_M_imag_76_q1,
        a_M_imag204_address0 => grp_kernel_mmult_fu_10781_a_M_imag204_address0,
        a_M_imag204_ce0 => grp_kernel_mmult_fu_10781_a_M_imag204_ce0,
        a_M_imag204_q0 => rxmat_M_imag_77_q0,
        a_M_imag204_address1 => grp_kernel_mmult_fu_10781_a_M_imag204_address1,
        a_M_imag204_ce1 => grp_kernel_mmult_fu_10781_a_M_imag204_ce1,
        a_M_imag204_q1 => rxmat_M_imag_77_q1,
        a_M_imag205_address0 => grp_kernel_mmult_fu_10781_a_M_imag205_address0,
        a_M_imag205_ce0 => grp_kernel_mmult_fu_10781_a_M_imag205_ce0,
        a_M_imag205_q0 => rxmat_M_imag_78_q0,
        a_M_imag205_address1 => grp_kernel_mmult_fu_10781_a_M_imag205_address1,
        a_M_imag205_ce1 => grp_kernel_mmult_fu_10781_a_M_imag205_ce1,
        a_M_imag205_q1 => rxmat_M_imag_78_q1,
        a_M_imag206_address0 => grp_kernel_mmult_fu_10781_a_M_imag206_address0,
        a_M_imag206_ce0 => grp_kernel_mmult_fu_10781_a_M_imag206_ce0,
        a_M_imag206_q0 => rxmat_M_imag_79_q0,
        a_M_imag206_address1 => grp_kernel_mmult_fu_10781_a_M_imag206_address1,
        a_M_imag206_ce1 => grp_kernel_mmult_fu_10781_a_M_imag206_ce1,
        a_M_imag206_q1 => rxmat_M_imag_79_q1,
        a_M_imag207_address0 => grp_kernel_mmult_fu_10781_a_M_imag207_address0,
        a_M_imag207_ce0 => grp_kernel_mmult_fu_10781_a_M_imag207_ce0,
        a_M_imag207_q0 => rxmat_M_imag_80_q0,
        a_M_imag207_address1 => grp_kernel_mmult_fu_10781_a_M_imag207_address1,
        a_M_imag207_ce1 => grp_kernel_mmult_fu_10781_a_M_imag207_ce1,
        a_M_imag207_q1 => rxmat_M_imag_80_q1,
        a_M_imag208_address0 => grp_kernel_mmult_fu_10781_a_M_imag208_address0,
        a_M_imag208_ce0 => grp_kernel_mmult_fu_10781_a_M_imag208_ce0,
        a_M_imag208_q0 => rxmat_M_imag_81_q0,
        a_M_imag208_address1 => grp_kernel_mmult_fu_10781_a_M_imag208_address1,
        a_M_imag208_ce1 => grp_kernel_mmult_fu_10781_a_M_imag208_ce1,
        a_M_imag208_q1 => rxmat_M_imag_81_q1,
        a_M_imag209_address0 => grp_kernel_mmult_fu_10781_a_M_imag209_address0,
        a_M_imag209_ce0 => grp_kernel_mmult_fu_10781_a_M_imag209_ce0,
        a_M_imag209_q0 => rxmat_M_imag_82_q0,
        a_M_imag209_address1 => grp_kernel_mmult_fu_10781_a_M_imag209_address1,
        a_M_imag209_ce1 => grp_kernel_mmult_fu_10781_a_M_imag209_ce1,
        a_M_imag209_q1 => rxmat_M_imag_82_q1,
        a_M_imag210_address0 => grp_kernel_mmult_fu_10781_a_M_imag210_address0,
        a_M_imag210_ce0 => grp_kernel_mmult_fu_10781_a_M_imag210_ce0,
        a_M_imag210_q0 => rxmat_M_imag_83_q0,
        a_M_imag210_address1 => grp_kernel_mmult_fu_10781_a_M_imag210_address1,
        a_M_imag210_ce1 => grp_kernel_mmult_fu_10781_a_M_imag210_ce1,
        a_M_imag210_q1 => rxmat_M_imag_83_q1,
        a_M_imag211_address0 => grp_kernel_mmult_fu_10781_a_M_imag211_address0,
        a_M_imag211_ce0 => grp_kernel_mmult_fu_10781_a_M_imag211_ce0,
        a_M_imag211_q0 => rxmat_M_imag_84_q0,
        a_M_imag211_address1 => grp_kernel_mmult_fu_10781_a_M_imag211_address1,
        a_M_imag211_ce1 => grp_kernel_mmult_fu_10781_a_M_imag211_ce1,
        a_M_imag211_q1 => rxmat_M_imag_84_q1,
        a_M_imag212_address0 => grp_kernel_mmult_fu_10781_a_M_imag212_address0,
        a_M_imag212_ce0 => grp_kernel_mmult_fu_10781_a_M_imag212_ce0,
        a_M_imag212_q0 => rxmat_M_imag_85_q0,
        a_M_imag212_address1 => grp_kernel_mmult_fu_10781_a_M_imag212_address1,
        a_M_imag212_ce1 => grp_kernel_mmult_fu_10781_a_M_imag212_ce1,
        a_M_imag212_q1 => rxmat_M_imag_85_q1,
        a_M_imag213_address0 => grp_kernel_mmult_fu_10781_a_M_imag213_address0,
        a_M_imag213_ce0 => grp_kernel_mmult_fu_10781_a_M_imag213_ce0,
        a_M_imag213_q0 => rxmat_M_imag_86_q0,
        a_M_imag213_address1 => grp_kernel_mmult_fu_10781_a_M_imag213_address1,
        a_M_imag213_ce1 => grp_kernel_mmult_fu_10781_a_M_imag213_ce1,
        a_M_imag213_q1 => rxmat_M_imag_86_q1,
        a_M_imag214_address0 => grp_kernel_mmult_fu_10781_a_M_imag214_address0,
        a_M_imag214_ce0 => grp_kernel_mmult_fu_10781_a_M_imag214_ce0,
        a_M_imag214_q0 => rxmat_M_imag_87_q0,
        a_M_imag214_address1 => grp_kernel_mmult_fu_10781_a_M_imag214_address1,
        a_M_imag214_ce1 => grp_kernel_mmult_fu_10781_a_M_imag214_ce1,
        a_M_imag214_q1 => rxmat_M_imag_87_q1,
        a_M_imag215_address0 => grp_kernel_mmult_fu_10781_a_M_imag215_address0,
        a_M_imag215_ce0 => grp_kernel_mmult_fu_10781_a_M_imag215_ce0,
        a_M_imag215_q0 => rxmat_M_imag_88_q0,
        a_M_imag215_address1 => grp_kernel_mmult_fu_10781_a_M_imag215_address1,
        a_M_imag215_ce1 => grp_kernel_mmult_fu_10781_a_M_imag215_ce1,
        a_M_imag215_q1 => rxmat_M_imag_88_q1,
        a_M_imag216_address0 => grp_kernel_mmult_fu_10781_a_M_imag216_address0,
        a_M_imag216_ce0 => grp_kernel_mmult_fu_10781_a_M_imag216_ce0,
        a_M_imag216_q0 => rxmat_M_imag_89_q0,
        a_M_imag216_address1 => grp_kernel_mmult_fu_10781_a_M_imag216_address1,
        a_M_imag216_ce1 => grp_kernel_mmult_fu_10781_a_M_imag216_ce1,
        a_M_imag216_q1 => rxmat_M_imag_89_q1,
        a_M_imag217_address0 => grp_kernel_mmult_fu_10781_a_M_imag217_address0,
        a_M_imag217_ce0 => grp_kernel_mmult_fu_10781_a_M_imag217_ce0,
        a_M_imag217_q0 => rxmat_M_imag_90_q0,
        a_M_imag217_address1 => grp_kernel_mmult_fu_10781_a_M_imag217_address1,
        a_M_imag217_ce1 => grp_kernel_mmult_fu_10781_a_M_imag217_ce1,
        a_M_imag217_q1 => rxmat_M_imag_90_q1,
        a_M_imag218_address0 => grp_kernel_mmult_fu_10781_a_M_imag218_address0,
        a_M_imag218_ce0 => grp_kernel_mmult_fu_10781_a_M_imag218_ce0,
        a_M_imag218_q0 => rxmat_M_imag_91_q0,
        a_M_imag218_address1 => grp_kernel_mmult_fu_10781_a_M_imag218_address1,
        a_M_imag218_ce1 => grp_kernel_mmult_fu_10781_a_M_imag218_ce1,
        a_M_imag218_q1 => rxmat_M_imag_91_q1,
        a_M_imag219_address0 => grp_kernel_mmult_fu_10781_a_M_imag219_address0,
        a_M_imag219_ce0 => grp_kernel_mmult_fu_10781_a_M_imag219_ce0,
        a_M_imag219_q0 => rxmat_M_imag_92_q0,
        a_M_imag219_address1 => grp_kernel_mmult_fu_10781_a_M_imag219_address1,
        a_M_imag219_ce1 => grp_kernel_mmult_fu_10781_a_M_imag219_ce1,
        a_M_imag219_q1 => rxmat_M_imag_92_q1,
        a_M_imag220_address0 => grp_kernel_mmult_fu_10781_a_M_imag220_address0,
        a_M_imag220_ce0 => grp_kernel_mmult_fu_10781_a_M_imag220_ce0,
        a_M_imag220_q0 => rxmat_M_imag_93_q0,
        a_M_imag220_address1 => grp_kernel_mmult_fu_10781_a_M_imag220_address1,
        a_M_imag220_ce1 => grp_kernel_mmult_fu_10781_a_M_imag220_ce1,
        a_M_imag220_q1 => rxmat_M_imag_93_q1,
        a_M_imag221_address0 => grp_kernel_mmult_fu_10781_a_M_imag221_address0,
        a_M_imag221_ce0 => grp_kernel_mmult_fu_10781_a_M_imag221_ce0,
        a_M_imag221_q0 => rxmat_M_imag_94_q0,
        a_M_imag221_address1 => grp_kernel_mmult_fu_10781_a_M_imag221_address1,
        a_M_imag221_ce1 => grp_kernel_mmult_fu_10781_a_M_imag221_ce1,
        a_M_imag221_q1 => rxmat_M_imag_94_q1,
        a_M_imag222_address0 => grp_kernel_mmult_fu_10781_a_M_imag222_address0,
        a_M_imag222_ce0 => grp_kernel_mmult_fu_10781_a_M_imag222_ce0,
        a_M_imag222_q0 => rxmat_M_imag_95_q0,
        a_M_imag222_address1 => grp_kernel_mmult_fu_10781_a_M_imag222_address1,
        a_M_imag222_ce1 => grp_kernel_mmult_fu_10781_a_M_imag222_ce1,
        a_M_imag222_q1 => rxmat_M_imag_95_q1,
        a_M_imag223_address0 => grp_kernel_mmult_fu_10781_a_M_imag223_address0,
        a_M_imag223_ce0 => grp_kernel_mmult_fu_10781_a_M_imag223_ce0,
        a_M_imag223_q0 => rxmat_M_imag_96_q0,
        a_M_imag223_address1 => grp_kernel_mmult_fu_10781_a_M_imag223_address1,
        a_M_imag223_ce1 => grp_kernel_mmult_fu_10781_a_M_imag223_ce1,
        a_M_imag223_q1 => rxmat_M_imag_96_q1,
        a_M_imag224_address0 => grp_kernel_mmult_fu_10781_a_M_imag224_address0,
        a_M_imag224_ce0 => grp_kernel_mmult_fu_10781_a_M_imag224_ce0,
        a_M_imag224_q0 => rxmat_M_imag_97_q0,
        a_M_imag224_address1 => grp_kernel_mmult_fu_10781_a_M_imag224_address1,
        a_M_imag224_ce1 => grp_kernel_mmult_fu_10781_a_M_imag224_ce1,
        a_M_imag224_q1 => rxmat_M_imag_97_q1,
        a_M_imag225_address0 => grp_kernel_mmult_fu_10781_a_M_imag225_address0,
        a_M_imag225_ce0 => grp_kernel_mmult_fu_10781_a_M_imag225_ce0,
        a_M_imag225_q0 => rxmat_M_imag_98_q0,
        a_M_imag225_address1 => grp_kernel_mmult_fu_10781_a_M_imag225_address1,
        a_M_imag225_ce1 => grp_kernel_mmult_fu_10781_a_M_imag225_ce1,
        a_M_imag225_q1 => rxmat_M_imag_98_q1,
        a_M_imag226_address0 => grp_kernel_mmult_fu_10781_a_M_imag226_address0,
        a_M_imag226_ce0 => grp_kernel_mmult_fu_10781_a_M_imag226_ce0,
        a_M_imag226_q0 => rxmat_M_imag_99_q0,
        a_M_imag226_address1 => grp_kernel_mmult_fu_10781_a_M_imag226_address1,
        a_M_imag226_ce1 => grp_kernel_mmult_fu_10781_a_M_imag226_ce1,
        a_M_imag226_q1 => rxmat_M_imag_99_q1,
        a_M_imag227_address0 => grp_kernel_mmult_fu_10781_a_M_imag227_address0,
        a_M_imag227_ce0 => grp_kernel_mmult_fu_10781_a_M_imag227_ce0,
        a_M_imag227_q0 => rxmat_M_imag_100_q0,
        a_M_imag227_address1 => grp_kernel_mmult_fu_10781_a_M_imag227_address1,
        a_M_imag227_ce1 => grp_kernel_mmult_fu_10781_a_M_imag227_ce1,
        a_M_imag227_q1 => rxmat_M_imag_100_q1,
        a_M_imag228_address0 => grp_kernel_mmult_fu_10781_a_M_imag228_address0,
        a_M_imag228_ce0 => grp_kernel_mmult_fu_10781_a_M_imag228_ce0,
        a_M_imag228_q0 => rxmat_M_imag_101_q0,
        a_M_imag228_address1 => grp_kernel_mmult_fu_10781_a_M_imag228_address1,
        a_M_imag228_ce1 => grp_kernel_mmult_fu_10781_a_M_imag228_ce1,
        a_M_imag228_q1 => rxmat_M_imag_101_q1,
        a_M_imag229_address0 => grp_kernel_mmult_fu_10781_a_M_imag229_address0,
        a_M_imag229_ce0 => grp_kernel_mmult_fu_10781_a_M_imag229_ce0,
        a_M_imag229_q0 => rxmat_M_imag_102_q0,
        a_M_imag229_address1 => grp_kernel_mmult_fu_10781_a_M_imag229_address1,
        a_M_imag229_ce1 => grp_kernel_mmult_fu_10781_a_M_imag229_ce1,
        a_M_imag229_q1 => rxmat_M_imag_102_q1,
        a_M_imag230_address0 => grp_kernel_mmult_fu_10781_a_M_imag230_address0,
        a_M_imag230_ce0 => grp_kernel_mmult_fu_10781_a_M_imag230_ce0,
        a_M_imag230_q0 => rxmat_M_imag_103_q0,
        a_M_imag230_address1 => grp_kernel_mmult_fu_10781_a_M_imag230_address1,
        a_M_imag230_ce1 => grp_kernel_mmult_fu_10781_a_M_imag230_ce1,
        a_M_imag230_q1 => rxmat_M_imag_103_q1,
        a_M_imag231_address0 => grp_kernel_mmult_fu_10781_a_M_imag231_address0,
        a_M_imag231_ce0 => grp_kernel_mmult_fu_10781_a_M_imag231_ce0,
        a_M_imag231_q0 => rxmat_M_imag_104_q0,
        a_M_imag231_address1 => grp_kernel_mmult_fu_10781_a_M_imag231_address1,
        a_M_imag231_ce1 => grp_kernel_mmult_fu_10781_a_M_imag231_ce1,
        a_M_imag231_q1 => rxmat_M_imag_104_q1,
        a_M_imag232_address0 => grp_kernel_mmult_fu_10781_a_M_imag232_address0,
        a_M_imag232_ce0 => grp_kernel_mmult_fu_10781_a_M_imag232_ce0,
        a_M_imag232_q0 => rxmat_M_imag_105_q0,
        a_M_imag232_address1 => grp_kernel_mmult_fu_10781_a_M_imag232_address1,
        a_M_imag232_ce1 => grp_kernel_mmult_fu_10781_a_M_imag232_ce1,
        a_M_imag232_q1 => rxmat_M_imag_105_q1,
        a_M_imag233_address0 => grp_kernel_mmult_fu_10781_a_M_imag233_address0,
        a_M_imag233_ce0 => grp_kernel_mmult_fu_10781_a_M_imag233_ce0,
        a_M_imag233_q0 => rxmat_M_imag_106_q0,
        a_M_imag233_address1 => grp_kernel_mmult_fu_10781_a_M_imag233_address1,
        a_M_imag233_ce1 => grp_kernel_mmult_fu_10781_a_M_imag233_ce1,
        a_M_imag233_q1 => rxmat_M_imag_106_q1,
        a_M_imag234_address0 => grp_kernel_mmult_fu_10781_a_M_imag234_address0,
        a_M_imag234_ce0 => grp_kernel_mmult_fu_10781_a_M_imag234_ce0,
        a_M_imag234_q0 => rxmat_M_imag_107_q0,
        a_M_imag234_address1 => grp_kernel_mmult_fu_10781_a_M_imag234_address1,
        a_M_imag234_ce1 => grp_kernel_mmult_fu_10781_a_M_imag234_ce1,
        a_M_imag234_q1 => rxmat_M_imag_107_q1,
        a_M_imag235_address0 => grp_kernel_mmult_fu_10781_a_M_imag235_address0,
        a_M_imag235_ce0 => grp_kernel_mmult_fu_10781_a_M_imag235_ce0,
        a_M_imag235_q0 => rxmat_M_imag_108_q0,
        a_M_imag235_address1 => grp_kernel_mmult_fu_10781_a_M_imag235_address1,
        a_M_imag235_ce1 => grp_kernel_mmult_fu_10781_a_M_imag235_ce1,
        a_M_imag235_q1 => rxmat_M_imag_108_q1,
        a_M_imag236_address0 => grp_kernel_mmult_fu_10781_a_M_imag236_address0,
        a_M_imag236_ce0 => grp_kernel_mmult_fu_10781_a_M_imag236_ce0,
        a_M_imag236_q0 => rxmat_M_imag_109_q0,
        a_M_imag236_address1 => grp_kernel_mmult_fu_10781_a_M_imag236_address1,
        a_M_imag236_ce1 => grp_kernel_mmult_fu_10781_a_M_imag236_ce1,
        a_M_imag236_q1 => rxmat_M_imag_109_q1,
        a_M_imag237_address0 => grp_kernel_mmult_fu_10781_a_M_imag237_address0,
        a_M_imag237_ce0 => grp_kernel_mmult_fu_10781_a_M_imag237_ce0,
        a_M_imag237_q0 => rxmat_M_imag_110_q0,
        a_M_imag237_address1 => grp_kernel_mmult_fu_10781_a_M_imag237_address1,
        a_M_imag237_ce1 => grp_kernel_mmult_fu_10781_a_M_imag237_ce1,
        a_M_imag237_q1 => rxmat_M_imag_110_q1,
        a_M_imag238_address0 => grp_kernel_mmult_fu_10781_a_M_imag238_address0,
        a_M_imag238_ce0 => grp_kernel_mmult_fu_10781_a_M_imag238_ce0,
        a_M_imag238_q0 => rxmat_M_imag_111_q0,
        a_M_imag238_address1 => grp_kernel_mmult_fu_10781_a_M_imag238_address1,
        a_M_imag238_ce1 => grp_kernel_mmult_fu_10781_a_M_imag238_ce1,
        a_M_imag238_q1 => rxmat_M_imag_111_q1,
        a_M_imag239_address0 => grp_kernel_mmult_fu_10781_a_M_imag239_address0,
        a_M_imag239_ce0 => grp_kernel_mmult_fu_10781_a_M_imag239_ce0,
        a_M_imag239_q0 => rxmat_M_imag_112_q0,
        a_M_imag239_address1 => grp_kernel_mmult_fu_10781_a_M_imag239_address1,
        a_M_imag239_ce1 => grp_kernel_mmult_fu_10781_a_M_imag239_ce1,
        a_M_imag239_q1 => rxmat_M_imag_112_q1,
        a_M_imag240_address0 => grp_kernel_mmult_fu_10781_a_M_imag240_address0,
        a_M_imag240_ce0 => grp_kernel_mmult_fu_10781_a_M_imag240_ce0,
        a_M_imag240_q0 => rxmat_M_imag_113_q0,
        a_M_imag240_address1 => grp_kernel_mmult_fu_10781_a_M_imag240_address1,
        a_M_imag240_ce1 => grp_kernel_mmult_fu_10781_a_M_imag240_ce1,
        a_M_imag240_q1 => rxmat_M_imag_113_q1,
        a_M_imag241_address0 => grp_kernel_mmult_fu_10781_a_M_imag241_address0,
        a_M_imag241_ce0 => grp_kernel_mmult_fu_10781_a_M_imag241_ce0,
        a_M_imag241_q0 => rxmat_M_imag_114_q0,
        a_M_imag241_address1 => grp_kernel_mmult_fu_10781_a_M_imag241_address1,
        a_M_imag241_ce1 => grp_kernel_mmult_fu_10781_a_M_imag241_ce1,
        a_M_imag241_q1 => rxmat_M_imag_114_q1,
        a_M_imag242_address0 => grp_kernel_mmult_fu_10781_a_M_imag242_address0,
        a_M_imag242_ce0 => grp_kernel_mmult_fu_10781_a_M_imag242_ce0,
        a_M_imag242_q0 => rxmat_M_imag_115_q0,
        a_M_imag242_address1 => grp_kernel_mmult_fu_10781_a_M_imag242_address1,
        a_M_imag242_ce1 => grp_kernel_mmult_fu_10781_a_M_imag242_ce1,
        a_M_imag242_q1 => rxmat_M_imag_115_q1,
        a_M_imag243_address0 => grp_kernel_mmult_fu_10781_a_M_imag243_address0,
        a_M_imag243_ce0 => grp_kernel_mmult_fu_10781_a_M_imag243_ce0,
        a_M_imag243_q0 => rxmat_M_imag_116_q0,
        a_M_imag243_address1 => grp_kernel_mmult_fu_10781_a_M_imag243_address1,
        a_M_imag243_ce1 => grp_kernel_mmult_fu_10781_a_M_imag243_ce1,
        a_M_imag243_q1 => rxmat_M_imag_116_q1,
        a_M_imag244_address0 => grp_kernel_mmult_fu_10781_a_M_imag244_address0,
        a_M_imag244_ce0 => grp_kernel_mmult_fu_10781_a_M_imag244_ce0,
        a_M_imag244_q0 => rxmat_M_imag_117_q0,
        a_M_imag244_address1 => grp_kernel_mmult_fu_10781_a_M_imag244_address1,
        a_M_imag244_ce1 => grp_kernel_mmult_fu_10781_a_M_imag244_ce1,
        a_M_imag244_q1 => rxmat_M_imag_117_q1,
        a_M_imag245_address0 => grp_kernel_mmult_fu_10781_a_M_imag245_address0,
        a_M_imag245_ce0 => grp_kernel_mmult_fu_10781_a_M_imag245_ce0,
        a_M_imag245_q0 => rxmat_M_imag_118_q0,
        a_M_imag245_address1 => grp_kernel_mmult_fu_10781_a_M_imag245_address1,
        a_M_imag245_ce1 => grp_kernel_mmult_fu_10781_a_M_imag245_ce1,
        a_M_imag245_q1 => rxmat_M_imag_118_q1,
        a_M_imag246_address0 => grp_kernel_mmult_fu_10781_a_M_imag246_address0,
        a_M_imag246_ce0 => grp_kernel_mmult_fu_10781_a_M_imag246_ce0,
        a_M_imag246_q0 => rxmat_M_imag_119_q0,
        a_M_imag246_address1 => grp_kernel_mmult_fu_10781_a_M_imag246_address1,
        a_M_imag246_ce1 => grp_kernel_mmult_fu_10781_a_M_imag246_ce1,
        a_M_imag246_q1 => rxmat_M_imag_119_q1,
        a_M_imag247_address0 => grp_kernel_mmult_fu_10781_a_M_imag247_address0,
        a_M_imag247_ce0 => grp_kernel_mmult_fu_10781_a_M_imag247_ce0,
        a_M_imag247_q0 => rxmat_M_imag_120_q0,
        a_M_imag247_address1 => grp_kernel_mmult_fu_10781_a_M_imag247_address1,
        a_M_imag247_ce1 => grp_kernel_mmult_fu_10781_a_M_imag247_ce1,
        a_M_imag247_q1 => rxmat_M_imag_120_q1,
        a_M_imag248_address0 => grp_kernel_mmult_fu_10781_a_M_imag248_address0,
        a_M_imag248_ce0 => grp_kernel_mmult_fu_10781_a_M_imag248_ce0,
        a_M_imag248_q0 => rxmat_M_imag_121_q0,
        a_M_imag248_address1 => grp_kernel_mmult_fu_10781_a_M_imag248_address1,
        a_M_imag248_ce1 => grp_kernel_mmult_fu_10781_a_M_imag248_ce1,
        a_M_imag248_q1 => rxmat_M_imag_121_q1,
        a_M_imag249_address0 => grp_kernel_mmult_fu_10781_a_M_imag249_address0,
        a_M_imag249_ce0 => grp_kernel_mmult_fu_10781_a_M_imag249_ce0,
        a_M_imag249_q0 => rxmat_M_imag_122_q0,
        a_M_imag249_address1 => grp_kernel_mmult_fu_10781_a_M_imag249_address1,
        a_M_imag249_ce1 => grp_kernel_mmult_fu_10781_a_M_imag249_ce1,
        a_M_imag249_q1 => rxmat_M_imag_122_q1,
        a_M_imag250_address0 => grp_kernel_mmult_fu_10781_a_M_imag250_address0,
        a_M_imag250_ce0 => grp_kernel_mmult_fu_10781_a_M_imag250_ce0,
        a_M_imag250_q0 => rxmat_M_imag_123_q0,
        a_M_imag250_address1 => grp_kernel_mmult_fu_10781_a_M_imag250_address1,
        a_M_imag250_ce1 => grp_kernel_mmult_fu_10781_a_M_imag250_ce1,
        a_M_imag250_q1 => rxmat_M_imag_123_q1,
        a_M_imag251_address0 => grp_kernel_mmult_fu_10781_a_M_imag251_address0,
        a_M_imag251_ce0 => grp_kernel_mmult_fu_10781_a_M_imag251_ce0,
        a_M_imag251_q0 => rxmat_M_imag_124_q0,
        a_M_imag251_address1 => grp_kernel_mmult_fu_10781_a_M_imag251_address1,
        a_M_imag251_ce1 => grp_kernel_mmult_fu_10781_a_M_imag251_ce1,
        a_M_imag251_q1 => rxmat_M_imag_124_q1,
        a_M_imag252_address0 => grp_kernel_mmult_fu_10781_a_M_imag252_address0,
        a_M_imag252_ce0 => grp_kernel_mmult_fu_10781_a_M_imag252_ce0,
        a_M_imag252_q0 => rxmat_M_imag_125_q0,
        a_M_imag252_address1 => grp_kernel_mmult_fu_10781_a_M_imag252_address1,
        a_M_imag252_ce1 => grp_kernel_mmult_fu_10781_a_M_imag252_ce1,
        a_M_imag252_q1 => rxmat_M_imag_125_q1,
        a_M_imag253_address0 => grp_kernel_mmult_fu_10781_a_M_imag253_address0,
        a_M_imag253_ce0 => grp_kernel_mmult_fu_10781_a_M_imag253_ce0,
        a_M_imag253_q0 => rxmat_M_imag_126_q0,
        a_M_imag253_address1 => grp_kernel_mmult_fu_10781_a_M_imag253_address1,
        a_M_imag253_ce1 => grp_kernel_mmult_fu_10781_a_M_imag253_ce1,
        a_M_imag253_q1 => rxmat_M_imag_126_q1,
        a_M_imag254_address0 => grp_kernel_mmult_fu_10781_a_M_imag254_address0,
        a_M_imag254_ce0 => grp_kernel_mmult_fu_10781_a_M_imag254_ce0,
        a_M_imag254_q0 => rxmat_M_imag_127_q0,
        a_M_imag254_address1 => grp_kernel_mmult_fu_10781_a_M_imag254_address1,
        a_M_imag254_ce1 => grp_kernel_mmult_fu_10781_a_M_imag254_ce1,
        a_M_imag254_q1 => rxmat_M_imag_127_q1,
        b_M_imag_0_address0 => grp_kernel_mmult_fu_10781_b_M_imag_0_address0,
        b_M_imag_0_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_0_ce0,
        b_M_imag_0_q0 => xmat_M_imag_0_q0,
        b_M_imag_0_address1 => grp_kernel_mmult_fu_10781_b_M_imag_0_address1,
        b_M_imag_0_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_0_ce1,
        b_M_imag_0_q1 => xmat_M_imag_0_q1,
        b_M_imag_1_address0 => grp_kernel_mmult_fu_10781_b_M_imag_1_address0,
        b_M_imag_1_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_1_ce0,
        b_M_imag_1_q0 => xmat_M_imag_1_q0,
        b_M_imag_1_address1 => grp_kernel_mmult_fu_10781_b_M_imag_1_address1,
        b_M_imag_1_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_1_ce1,
        b_M_imag_1_q1 => xmat_M_imag_1_q1,
        b_M_imag_2_address0 => grp_kernel_mmult_fu_10781_b_M_imag_2_address0,
        b_M_imag_2_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_2_ce0,
        b_M_imag_2_q0 => xmat_M_imag_2_q0,
        b_M_imag_2_address1 => grp_kernel_mmult_fu_10781_b_M_imag_2_address1,
        b_M_imag_2_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_2_ce1,
        b_M_imag_2_q1 => xmat_M_imag_2_q1,
        b_M_imag_3_address0 => grp_kernel_mmult_fu_10781_b_M_imag_3_address0,
        b_M_imag_3_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_3_ce0,
        b_M_imag_3_q0 => xmat_M_imag_3_q0,
        b_M_imag_3_address1 => grp_kernel_mmult_fu_10781_b_M_imag_3_address1,
        b_M_imag_3_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_3_ce1,
        b_M_imag_3_q1 => xmat_M_imag_3_q1,
        b_M_imag_4_address0 => grp_kernel_mmult_fu_10781_b_M_imag_4_address0,
        b_M_imag_4_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_4_ce0,
        b_M_imag_4_q0 => xmat_M_imag_4_q0,
        b_M_imag_4_address1 => grp_kernel_mmult_fu_10781_b_M_imag_4_address1,
        b_M_imag_4_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_4_ce1,
        b_M_imag_4_q1 => xmat_M_imag_4_q1,
        b_M_imag_5_address0 => grp_kernel_mmult_fu_10781_b_M_imag_5_address0,
        b_M_imag_5_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_5_ce0,
        b_M_imag_5_q0 => xmat_M_imag_5_q0,
        b_M_imag_5_address1 => grp_kernel_mmult_fu_10781_b_M_imag_5_address1,
        b_M_imag_5_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_5_ce1,
        b_M_imag_5_q1 => xmat_M_imag_5_q1,
        b_M_imag_6_address0 => grp_kernel_mmult_fu_10781_b_M_imag_6_address0,
        b_M_imag_6_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_6_ce0,
        b_M_imag_6_q0 => xmat_M_imag_6_q0,
        b_M_imag_6_address1 => grp_kernel_mmult_fu_10781_b_M_imag_6_address1,
        b_M_imag_6_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_6_ce1,
        b_M_imag_6_q1 => xmat_M_imag_6_q1,
        b_M_imag_7_address0 => grp_kernel_mmult_fu_10781_b_M_imag_7_address0,
        b_M_imag_7_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_7_ce0,
        b_M_imag_7_q0 => xmat_M_imag_7_q0,
        b_M_imag_7_address1 => grp_kernel_mmult_fu_10781_b_M_imag_7_address1,
        b_M_imag_7_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_7_ce1,
        b_M_imag_7_q1 => xmat_M_imag_7_q1,
        b_M_imag_8_address0 => grp_kernel_mmult_fu_10781_b_M_imag_8_address0,
        b_M_imag_8_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_8_ce0,
        b_M_imag_8_q0 => xmat_M_imag_8_q0,
        b_M_imag_8_address1 => grp_kernel_mmult_fu_10781_b_M_imag_8_address1,
        b_M_imag_8_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_8_ce1,
        b_M_imag_8_q1 => xmat_M_imag_8_q1,
        b_M_imag_9_address0 => grp_kernel_mmult_fu_10781_b_M_imag_9_address0,
        b_M_imag_9_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_9_ce0,
        b_M_imag_9_q0 => xmat_M_imag_9_q0,
        b_M_imag_9_address1 => grp_kernel_mmult_fu_10781_b_M_imag_9_address1,
        b_M_imag_9_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_9_ce1,
        b_M_imag_9_q1 => xmat_M_imag_9_q1,
        b_M_imag_10_address0 => grp_kernel_mmult_fu_10781_b_M_imag_10_address0,
        b_M_imag_10_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_10_ce0,
        b_M_imag_10_q0 => xmat_M_imag_10_q0,
        b_M_imag_10_address1 => grp_kernel_mmult_fu_10781_b_M_imag_10_address1,
        b_M_imag_10_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_10_ce1,
        b_M_imag_10_q1 => xmat_M_imag_10_q1,
        b_M_imag_11_address0 => grp_kernel_mmult_fu_10781_b_M_imag_11_address0,
        b_M_imag_11_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_11_ce0,
        b_M_imag_11_q0 => xmat_M_imag_11_q0,
        b_M_imag_11_address1 => grp_kernel_mmult_fu_10781_b_M_imag_11_address1,
        b_M_imag_11_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_11_ce1,
        b_M_imag_11_q1 => xmat_M_imag_11_q1,
        b_M_imag_12_address0 => grp_kernel_mmult_fu_10781_b_M_imag_12_address0,
        b_M_imag_12_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_12_ce0,
        b_M_imag_12_q0 => xmat_M_imag_12_q0,
        b_M_imag_12_address1 => grp_kernel_mmult_fu_10781_b_M_imag_12_address1,
        b_M_imag_12_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_12_ce1,
        b_M_imag_12_q1 => xmat_M_imag_12_q1,
        b_M_imag_13_address0 => grp_kernel_mmult_fu_10781_b_M_imag_13_address0,
        b_M_imag_13_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_13_ce0,
        b_M_imag_13_q0 => xmat_M_imag_13_q0,
        b_M_imag_13_address1 => grp_kernel_mmult_fu_10781_b_M_imag_13_address1,
        b_M_imag_13_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_13_ce1,
        b_M_imag_13_q1 => xmat_M_imag_13_q1,
        b_M_imag_14_address0 => grp_kernel_mmult_fu_10781_b_M_imag_14_address0,
        b_M_imag_14_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_14_ce0,
        b_M_imag_14_q0 => xmat_M_imag_14_q0,
        b_M_imag_14_address1 => grp_kernel_mmult_fu_10781_b_M_imag_14_address1,
        b_M_imag_14_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_14_ce1,
        b_M_imag_14_q1 => xmat_M_imag_14_q1,
        b_M_imag_15_address0 => grp_kernel_mmult_fu_10781_b_M_imag_15_address0,
        b_M_imag_15_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_15_ce0,
        b_M_imag_15_q0 => xmat_M_imag_15_q0,
        b_M_imag_15_address1 => grp_kernel_mmult_fu_10781_b_M_imag_15_address1,
        b_M_imag_15_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_15_ce1,
        b_M_imag_15_q1 => xmat_M_imag_15_q1,
        b_M_imag_16_address0 => grp_kernel_mmult_fu_10781_b_M_imag_16_address0,
        b_M_imag_16_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_16_ce0,
        b_M_imag_16_q0 => xmat_M_imag_16_q0,
        b_M_imag_16_address1 => grp_kernel_mmult_fu_10781_b_M_imag_16_address1,
        b_M_imag_16_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_16_ce1,
        b_M_imag_16_q1 => xmat_M_imag_16_q1,
        b_M_imag_17_address0 => grp_kernel_mmult_fu_10781_b_M_imag_17_address0,
        b_M_imag_17_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_17_ce0,
        b_M_imag_17_q0 => xmat_M_imag_17_q0,
        b_M_imag_17_address1 => grp_kernel_mmult_fu_10781_b_M_imag_17_address1,
        b_M_imag_17_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_17_ce1,
        b_M_imag_17_q1 => xmat_M_imag_17_q1,
        b_M_imag_18_address0 => grp_kernel_mmult_fu_10781_b_M_imag_18_address0,
        b_M_imag_18_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_18_ce0,
        b_M_imag_18_q0 => xmat_M_imag_18_q0,
        b_M_imag_18_address1 => grp_kernel_mmult_fu_10781_b_M_imag_18_address1,
        b_M_imag_18_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_18_ce1,
        b_M_imag_18_q1 => xmat_M_imag_18_q1,
        b_M_imag_19_address0 => grp_kernel_mmult_fu_10781_b_M_imag_19_address0,
        b_M_imag_19_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_19_ce0,
        b_M_imag_19_q0 => xmat_M_imag_19_q0,
        b_M_imag_19_address1 => grp_kernel_mmult_fu_10781_b_M_imag_19_address1,
        b_M_imag_19_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_19_ce1,
        b_M_imag_19_q1 => xmat_M_imag_19_q1,
        b_M_imag_20_address0 => grp_kernel_mmult_fu_10781_b_M_imag_20_address0,
        b_M_imag_20_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_20_ce0,
        b_M_imag_20_q0 => xmat_M_imag_20_q0,
        b_M_imag_20_address1 => grp_kernel_mmult_fu_10781_b_M_imag_20_address1,
        b_M_imag_20_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_20_ce1,
        b_M_imag_20_q1 => xmat_M_imag_20_q1,
        b_M_imag_21_address0 => grp_kernel_mmult_fu_10781_b_M_imag_21_address0,
        b_M_imag_21_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_21_ce0,
        b_M_imag_21_q0 => xmat_M_imag_21_q0,
        b_M_imag_21_address1 => grp_kernel_mmult_fu_10781_b_M_imag_21_address1,
        b_M_imag_21_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_21_ce1,
        b_M_imag_21_q1 => xmat_M_imag_21_q1,
        b_M_imag_22_address0 => grp_kernel_mmult_fu_10781_b_M_imag_22_address0,
        b_M_imag_22_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_22_ce0,
        b_M_imag_22_q0 => xmat_M_imag_22_q0,
        b_M_imag_22_address1 => grp_kernel_mmult_fu_10781_b_M_imag_22_address1,
        b_M_imag_22_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_22_ce1,
        b_M_imag_22_q1 => xmat_M_imag_22_q1,
        b_M_imag_23_address0 => grp_kernel_mmult_fu_10781_b_M_imag_23_address0,
        b_M_imag_23_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_23_ce0,
        b_M_imag_23_q0 => xmat_M_imag_23_q0,
        b_M_imag_23_address1 => grp_kernel_mmult_fu_10781_b_M_imag_23_address1,
        b_M_imag_23_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_23_ce1,
        b_M_imag_23_q1 => xmat_M_imag_23_q1,
        b_M_imag_24_address0 => grp_kernel_mmult_fu_10781_b_M_imag_24_address0,
        b_M_imag_24_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_24_ce0,
        b_M_imag_24_q0 => xmat_M_imag_24_q0,
        b_M_imag_24_address1 => grp_kernel_mmult_fu_10781_b_M_imag_24_address1,
        b_M_imag_24_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_24_ce1,
        b_M_imag_24_q1 => xmat_M_imag_24_q1,
        b_M_imag_25_address0 => grp_kernel_mmult_fu_10781_b_M_imag_25_address0,
        b_M_imag_25_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_25_ce0,
        b_M_imag_25_q0 => xmat_M_imag_25_q0,
        b_M_imag_25_address1 => grp_kernel_mmult_fu_10781_b_M_imag_25_address1,
        b_M_imag_25_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_25_ce1,
        b_M_imag_25_q1 => xmat_M_imag_25_q1,
        b_M_imag_26_address0 => grp_kernel_mmult_fu_10781_b_M_imag_26_address0,
        b_M_imag_26_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_26_ce0,
        b_M_imag_26_q0 => xmat_M_imag_26_q0,
        b_M_imag_26_address1 => grp_kernel_mmult_fu_10781_b_M_imag_26_address1,
        b_M_imag_26_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_26_ce1,
        b_M_imag_26_q1 => xmat_M_imag_26_q1,
        b_M_imag_27_address0 => grp_kernel_mmult_fu_10781_b_M_imag_27_address0,
        b_M_imag_27_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_27_ce0,
        b_M_imag_27_q0 => xmat_M_imag_27_q0,
        b_M_imag_27_address1 => grp_kernel_mmult_fu_10781_b_M_imag_27_address1,
        b_M_imag_27_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_27_ce1,
        b_M_imag_27_q1 => xmat_M_imag_27_q1,
        b_M_imag_28_address0 => grp_kernel_mmult_fu_10781_b_M_imag_28_address0,
        b_M_imag_28_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_28_ce0,
        b_M_imag_28_q0 => xmat_M_imag_28_q0,
        b_M_imag_28_address1 => grp_kernel_mmult_fu_10781_b_M_imag_28_address1,
        b_M_imag_28_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_28_ce1,
        b_M_imag_28_q1 => xmat_M_imag_28_q1,
        b_M_imag_29_address0 => grp_kernel_mmult_fu_10781_b_M_imag_29_address0,
        b_M_imag_29_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_29_ce0,
        b_M_imag_29_q0 => xmat_M_imag_29_q0,
        b_M_imag_29_address1 => grp_kernel_mmult_fu_10781_b_M_imag_29_address1,
        b_M_imag_29_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_29_ce1,
        b_M_imag_29_q1 => xmat_M_imag_29_q1,
        b_M_imag_30_address0 => grp_kernel_mmult_fu_10781_b_M_imag_30_address0,
        b_M_imag_30_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_30_ce0,
        b_M_imag_30_q0 => xmat_M_imag_30_q0,
        b_M_imag_30_address1 => grp_kernel_mmult_fu_10781_b_M_imag_30_address1,
        b_M_imag_30_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_30_ce1,
        b_M_imag_30_q1 => xmat_M_imag_30_q1,
        b_M_imag_31_address0 => grp_kernel_mmult_fu_10781_b_M_imag_31_address0,
        b_M_imag_31_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_31_ce0,
        b_M_imag_31_q0 => xmat_M_imag_31_q0,
        b_M_imag_31_address1 => grp_kernel_mmult_fu_10781_b_M_imag_31_address1,
        b_M_imag_31_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_31_ce1,
        b_M_imag_31_q1 => xmat_M_imag_31_q1,
        b_M_imag_32_address0 => grp_kernel_mmult_fu_10781_b_M_imag_32_address0,
        b_M_imag_32_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_32_ce0,
        b_M_imag_32_q0 => xmat_M_imag_32_q0,
        b_M_imag_32_address1 => grp_kernel_mmult_fu_10781_b_M_imag_32_address1,
        b_M_imag_32_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_32_ce1,
        b_M_imag_32_q1 => xmat_M_imag_32_q1,
        b_M_imag_33_address0 => grp_kernel_mmult_fu_10781_b_M_imag_33_address0,
        b_M_imag_33_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_33_ce0,
        b_M_imag_33_q0 => xmat_M_imag_33_q0,
        b_M_imag_33_address1 => grp_kernel_mmult_fu_10781_b_M_imag_33_address1,
        b_M_imag_33_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_33_ce1,
        b_M_imag_33_q1 => xmat_M_imag_33_q1,
        b_M_imag_34_address0 => grp_kernel_mmult_fu_10781_b_M_imag_34_address0,
        b_M_imag_34_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_34_ce0,
        b_M_imag_34_q0 => xmat_M_imag_34_q0,
        b_M_imag_34_address1 => grp_kernel_mmult_fu_10781_b_M_imag_34_address1,
        b_M_imag_34_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_34_ce1,
        b_M_imag_34_q1 => xmat_M_imag_34_q1,
        b_M_imag_35_address0 => grp_kernel_mmult_fu_10781_b_M_imag_35_address0,
        b_M_imag_35_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_35_ce0,
        b_M_imag_35_q0 => xmat_M_imag_35_q0,
        b_M_imag_35_address1 => grp_kernel_mmult_fu_10781_b_M_imag_35_address1,
        b_M_imag_35_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_35_ce1,
        b_M_imag_35_q1 => xmat_M_imag_35_q1,
        b_M_imag_36_address0 => grp_kernel_mmult_fu_10781_b_M_imag_36_address0,
        b_M_imag_36_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_36_ce0,
        b_M_imag_36_q0 => xmat_M_imag_36_q0,
        b_M_imag_36_address1 => grp_kernel_mmult_fu_10781_b_M_imag_36_address1,
        b_M_imag_36_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_36_ce1,
        b_M_imag_36_q1 => xmat_M_imag_36_q1,
        b_M_imag_37_address0 => grp_kernel_mmult_fu_10781_b_M_imag_37_address0,
        b_M_imag_37_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_37_ce0,
        b_M_imag_37_q0 => xmat_M_imag_37_q0,
        b_M_imag_37_address1 => grp_kernel_mmult_fu_10781_b_M_imag_37_address1,
        b_M_imag_37_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_37_ce1,
        b_M_imag_37_q1 => xmat_M_imag_37_q1,
        b_M_imag_38_address0 => grp_kernel_mmult_fu_10781_b_M_imag_38_address0,
        b_M_imag_38_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_38_ce0,
        b_M_imag_38_q0 => xmat_M_imag_38_q0,
        b_M_imag_38_address1 => grp_kernel_mmult_fu_10781_b_M_imag_38_address1,
        b_M_imag_38_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_38_ce1,
        b_M_imag_38_q1 => xmat_M_imag_38_q1,
        b_M_imag_39_address0 => grp_kernel_mmult_fu_10781_b_M_imag_39_address0,
        b_M_imag_39_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_39_ce0,
        b_M_imag_39_q0 => xmat_M_imag_39_q0,
        b_M_imag_39_address1 => grp_kernel_mmult_fu_10781_b_M_imag_39_address1,
        b_M_imag_39_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_39_ce1,
        b_M_imag_39_q1 => xmat_M_imag_39_q1,
        b_M_imag_40_address0 => grp_kernel_mmult_fu_10781_b_M_imag_40_address0,
        b_M_imag_40_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_40_ce0,
        b_M_imag_40_q0 => xmat_M_imag_40_q0,
        b_M_imag_40_address1 => grp_kernel_mmult_fu_10781_b_M_imag_40_address1,
        b_M_imag_40_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_40_ce1,
        b_M_imag_40_q1 => xmat_M_imag_40_q1,
        b_M_imag_41_address0 => grp_kernel_mmult_fu_10781_b_M_imag_41_address0,
        b_M_imag_41_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_41_ce0,
        b_M_imag_41_q0 => xmat_M_imag_41_q0,
        b_M_imag_41_address1 => grp_kernel_mmult_fu_10781_b_M_imag_41_address1,
        b_M_imag_41_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_41_ce1,
        b_M_imag_41_q1 => xmat_M_imag_41_q1,
        b_M_imag_42_address0 => grp_kernel_mmult_fu_10781_b_M_imag_42_address0,
        b_M_imag_42_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_42_ce0,
        b_M_imag_42_q0 => xmat_M_imag_42_q0,
        b_M_imag_42_address1 => grp_kernel_mmult_fu_10781_b_M_imag_42_address1,
        b_M_imag_42_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_42_ce1,
        b_M_imag_42_q1 => xmat_M_imag_42_q1,
        b_M_imag_43_address0 => grp_kernel_mmult_fu_10781_b_M_imag_43_address0,
        b_M_imag_43_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_43_ce0,
        b_M_imag_43_q0 => xmat_M_imag_43_q0,
        b_M_imag_43_address1 => grp_kernel_mmult_fu_10781_b_M_imag_43_address1,
        b_M_imag_43_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_43_ce1,
        b_M_imag_43_q1 => xmat_M_imag_43_q1,
        b_M_imag_44_address0 => grp_kernel_mmult_fu_10781_b_M_imag_44_address0,
        b_M_imag_44_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_44_ce0,
        b_M_imag_44_q0 => xmat_M_imag_44_q0,
        b_M_imag_44_address1 => grp_kernel_mmult_fu_10781_b_M_imag_44_address1,
        b_M_imag_44_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_44_ce1,
        b_M_imag_44_q1 => xmat_M_imag_44_q1,
        b_M_imag_45_address0 => grp_kernel_mmult_fu_10781_b_M_imag_45_address0,
        b_M_imag_45_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_45_ce0,
        b_M_imag_45_q0 => xmat_M_imag_45_q0,
        b_M_imag_45_address1 => grp_kernel_mmult_fu_10781_b_M_imag_45_address1,
        b_M_imag_45_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_45_ce1,
        b_M_imag_45_q1 => xmat_M_imag_45_q1,
        b_M_imag_46_address0 => grp_kernel_mmult_fu_10781_b_M_imag_46_address0,
        b_M_imag_46_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_46_ce0,
        b_M_imag_46_q0 => xmat_M_imag_46_q0,
        b_M_imag_46_address1 => grp_kernel_mmult_fu_10781_b_M_imag_46_address1,
        b_M_imag_46_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_46_ce1,
        b_M_imag_46_q1 => xmat_M_imag_46_q1,
        b_M_imag_47_address0 => grp_kernel_mmult_fu_10781_b_M_imag_47_address0,
        b_M_imag_47_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_47_ce0,
        b_M_imag_47_q0 => xmat_M_imag_47_q0,
        b_M_imag_47_address1 => grp_kernel_mmult_fu_10781_b_M_imag_47_address1,
        b_M_imag_47_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_47_ce1,
        b_M_imag_47_q1 => xmat_M_imag_47_q1,
        b_M_imag_48_address0 => grp_kernel_mmult_fu_10781_b_M_imag_48_address0,
        b_M_imag_48_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_48_ce0,
        b_M_imag_48_q0 => xmat_M_imag_48_q0,
        b_M_imag_48_address1 => grp_kernel_mmult_fu_10781_b_M_imag_48_address1,
        b_M_imag_48_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_48_ce1,
        b_M_imag_48_q1 => xmat_M_imag_48_q1,
        b_M_imag_49_address0 => grp_kernel_mmult_fu_10781_b_M_imag_49_address0,
        b_M_imag_49_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_49_ce0,
        b_M_imag_49_q0 => xmat_M_imag_49_q0,
        b_M_imag_49_address1 => grp_kernel_mmult_fu_10781_b_M_imag_49_address1,
        b_M_imag_49_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_49_ce1,
        b_M_imag_49_q1 => xmat_M_imag_49_q1,
        b_M_imag_50_address0 => grp_kernel_mmult_fu_10781_b_M_imag_50_address0,
        b_M_imag_50_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_50_ce0,
        b_M_imag_50_q0 => xmat_M_imag_50_q0,
        b_M_imag_50_address1 => grp_kernel_mmult_fu_10781_b_M_imag_50_address1,
        b_M_imag_50_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_50_ce1,
        b_M_imag_50_q1 => xmat_M_imag_50_q1,
        b_M_imag_51_address0 => grp_kernel_mmult_fu_10781_b_M_imag_51_address0,
        b_M_imag_51_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_51_ce0,
        b_M_imag_51_q0 => xmat_M_imag_51_q0,
        b_M_imag_51_address1 => grp_kernel_mmult_fu_10781_b_M_imag_51_address1,
        b_M_imag_51_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_51_ce1,
        b_M_imag_51_q1 => xmat_M_imag_51_q1,
        b_M_imag_52_address0 => grp_kernel_mmult_fu_10781_b_M_imag_52_address0,
        b_M_imag_52_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_52_ce0,
        b_M_imag_52_q0 => xmat_M_imag_52_q0,
        b_M_imag_52_address1 => grp_kernel_mmult_fu_10781_b_M_imag_52_address1,
        b_M_imag_52_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_52_ce1,
        b_M_imag_52_q1 => xmat_M_imag_52_q1,
        b_M_imag_53_address0 => grp_kernel_mmult_fu_10781_b_M_imag_53_address0,
        b_M_imag_53_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_53_ce0,
        b_M_imag_53_q0 => xmat_M_imag_53_q0,
        b_M_imag_53_address1 => grp_kernel_mmult_fu_10781_b_M_imag_53_address1,
        b_M_imag_53_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_53_ce1,
        b_M_imag_53_q1 => xmat_M_imag_53_q1,
        b_M_imag_54_address0 => grp_kernel_mmult_fu_10781_b_M_imag_54_address0,
        b_M_imag_54_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_54_ce0,
        b_M_imag_54_q0 => xmat_M_imag_54_q0,
        b_M_imag_54_address1 => grp_kernel_mmult_fu_10781_b_M_imag_54_address1,
        b_M_imag_54_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_54_ce1,
        b_M_imag_54_q1 => xmat_M_imag_54_q1,
        b_M_imag_55_address0 => grp_kernel_mmult_fu_10781_b_M_imag_55_address0,
        b_M_imag_55_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_55_ce0,
        b_M_imag_55_q0 => xmat_M_imag_55_q0,
        b_M_imag_55_address1 => grp_kernel_mmult_fu_10781_b_M_imag_55_address1,
        b_M_imag_55_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_55_ce1,
        b_M_imag_55_q1 => xmat_M_imag_55_q1,
        b_M_imag_56_address0 => grp_kernel_mmult_fu_10781_b_M_imag_56_address0,
        b_M_imag_56_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_56_ce0,
        b_M_imag_56_q0 => xmat_M_imag_56_q0,
        b_M_imag_56_address1 => grp_kernel_mmult_fu_10781_b_M_imag_56_address1,
        b_M_imag_56_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_56_ce1,
        b_M_imag_56_q1 => xmat_M_imag_56_q1,
        b_M_imag_57_address0 => grp_kernel_mmult_fu_10781_b_M_imag_57_address0,
        b_M_imag_57_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_57_ce0,
        b_M_imag_57_q0 => xmat_M_imag_57_q0,
        b_M_imag_57_address1 => grp_kernel_mmult_fu_10781_b_M_imag_57_address1,
        b_M_imag_57_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_57_ce1,
        b_M_imag_57_q1 => xmat_M_imag_57_q1,
        b_M_imag_58_address0 => grp_kernel_mmult_fu_10781_b_M_imag_58_address0,
        b_M_imag_58_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_58_ce0,
        b_M_imag_58_q0 => xmat_M_imag_58_q0,
        b_M_imag_58_address1 => grp_kernel_mmult_fu_10781_b_M_imag_58_address1,
        b_M_imag_58_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_58_ce1,
        b_M_imag_58_q1 => xmat_M_imag_58_q1,
        b_M_imag_59_address0 => grp_kernel_mmult_fu_10781_b_M_imag_59_address0,
        b_M_imag_59_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_59_ce0,
        b_M_imag_59_q0 => xmat_M_imag_59_q0,
        b_M_imag_59_address1 => grp_kernel_mmult_fu_10781_b_M_imag_59_address1,
        b_M_imag_59_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_59_ce1,
        b_M_imag_59_q1 => xmat_M_imag_59_q1,
        b_M_imag_60_address0 => grp_kernel_mmult_fu_10781_b_M_imag_60_address0,
        b_M_imag_60_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_60_ce0,
        b_M_imag_60_q0 => xmat_M_imag_60_q0,
        b_M_imag_60_address1 => grp_kernel_mmult_fu_10781_b_M_imag_60_address1,
        b_M_imag_60_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_60_ce1,
        b_M_imag_60_q1 => xmat_M_imag_60_q1,
        b_M_imag_61_address0 => grp_kernel_mmult_fu_10781_b_M_imag_61_address0,
        b_M_imag_61_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_61_ce0,
        b_M_imag_61_q0 => xmat_M_imag_61_q0,
        b_M_imag_61_address1 => grp_kernel_mmult_fu_10781_b_M_imag_61_address1,
        b_M_imag_61_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_61_ce1,
        b_M_imag_61_q1 => xmat_M_imag_61_q1,
        b_M_imag_62_address0 => grp_kernel_mmult_fu_10781_b_M_imag_62_address0,
        b_M_imag_62_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_62_ce0,
        b_M_imag_62_q0 => xmat_M_imag_62_q0,
        b_M_imag_62_address1 => grp_kernel_mmult_fu_10781_b_M_imag_62_address1,
        b_M_imag_62_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_62_ce1,
        b_M_imag_62_q1 => xmat_M_imag_62_q1,
        b_M_imag_63_address0 => grp_kernel_mmult_fu_10781_b_M_imag_63_address0,
        b_M_imag_63_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_63_ce0,
        b_M_imag_63_q0 => xmat_M_imag_63_q0,
        b_M_imag_63_address1 => grp_kernel_mmult_fu_10781_b_M_imag_63_address1,
        b_M_imag_63_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_63_ce1,
        b_M_imag_63_q1 => xmat_M_imag_63_q1,
        b_M_imag_64_address0 => grp_kernel_mmult_fu_10781_b_M_imag_64_address0,
        b_M_imag_64_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_64_ce0,
        b_M_imag_64_q0 => xmat_M_imag_64_q0,
        b_M_imag_64_address1 => grp_kernel_mmult_fu_10781_b_M_imag_64_address1,
        b_M_imag_64_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_64_ce1,
        b_M_imag_64_q1 => xmat_M_imag_64_q1,
        b_M_imag_65_address0 => grp_kernel_mmult_fu_10781_b_M_imag_65_address0,
        b_M_imag_65_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_65_ce0,
        b_M_imag_65_q0 => xmat_M_imag_65_q0,
        b_M_imag_65_address1 => grp_kernel_mmult_fu_10781_b_M_imag_65_address1,
        b_M_imag_65_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_65_ce1,
        b_M_imag_65_q1 => xmat_M_imag_65_q1,
        b_M_imag_66_address0 => grp_kernel_mmult_fu_10781_b_M_imag_66_address0,
        b_M_imag_66_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_66_ce0,
        b_M_imag_66_q0 => xmat_M_imag_66_q0,
        b_M_imag_66_address1 => grp_kernel_mmult_fu_10781_b_M_imag_66_address1,
        b_M_imag_66_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_66_ce1,
        b_M_imag_66_q1 => xmat_M_imag_66_q1,
        b_M_imag_67_address0 => grp_kernel_mmult_fu_10781_b_M_imag_67_address0,
        b_M_imag_67_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_67_ce0,
        b_M_imag_67_q0 => xmat_M_imag_67_q0,
        b_M_imag_67_address1 => grp_kernel_mmult_fu_10781_b_M_imag_67_address1,
        b_M_imag_67_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_67_ce1,
        b_M_imag_67_q1 => xmat_M_imag_67_q1,
        b_M_imag_68_address0 => grp_kernel_mmult_fu_10781_b_M_imag_68_address0,
        b_M_imag_68_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_68_ce0,
        b_M_imag_68_q0 => xmat_M_imag_68_q0,
        b_M_imag_68_address1 => grp_kernel_mmult_fu_10781_b_M_imag_68_address1,
        b_M_imag_68_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_68_ce1,
        b_M_imag_68_q1 => xmat_M_imag_68_q1,
        b_M_imag_69_address0 => grp_kernel_mmult_fu_10781_b_M_imag_69_address0,
        b_M_imag_69_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_69_ce0,
        b_M_imag_69_q0 => xmat_M_imag_69_q0,
        b_M_imag_69_address1 => grp_kernel_mmult_fu_10781_b_M_imag_69_address1,
        b_M_imag_69_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_69_ce1,
        b_M_imag_69_q1 => xmat_M_imag_69_q1,
        b_M_imag_70_address0 => grp_kernel_mmult_fu_10781_b_M_imag_70_address0,
        b_M_imag_70_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_70_ce0,
        b_M_imag_70_q0 => xmat_M_imag_70_q0,
        b_M_imag_70_address1 => grp_kernel_mmult_fu_10781_b_M_imag_70_address1,
        b_M_imag_70_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_70_ce1,
        b_M_imag_70_q1 => xmat_M_imag_70_q1,
        b_M_imag_71_address0 => grp_kernel_mmult_fu_10781_b_M_imag_71_address0,
        b_M_imag_71_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_71_ce0,
        b_M_imag_71_q0 => xmat_M_imag_71_q0,
        b_M_imag_71_address1 => grp_kernel_mmult_fu_10781_b_M_imag_71_address1,
        b_M_imag_71_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_71_ce1,
        b_M_imag_71_q1 => xmat_M_imag_71_q1,
        b_M_imag_72_address0 => grp_kernel_mmult_fu_10781_b_M_imag_72_address0,
        b_M_imag_72_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_72_ce0,
        b_M_imag_72_q0 => xmat_M_imag_72_q0,
        b_M_imag_72_address1 => grp_kernel_mmult_fu_10781_b_M_imag_72_address1,
        b_M_imag_72_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_72_ce1,
        b_M_imag_72_q1 => xmat_M_imag_72_q1,
        b_M_imag_73_address0 => grp_kernel_mmult_fu_10781_b_M_imag_73_address0,
        b_M_imag_73_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_73_ce0,
        b_M_imag_73_q0 => xmat_M_imag_73_q0,
        b_M_imag_73_address1 => grp_kernel_mmult_fu_10781_b_M_imag_73_address1,
        b_M_imag_73_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_73_ce1,
        b_M_imag_73_q1 => xmat_M_imag_73_q1,
        b_M_imag_74_address0 => grp_kernel_mmult_fu_10781_b_M_imag_74_address0,
        b_M_imag_74_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_74_ce0,
        b_M_imag_74_q0 => xmat_M_imag_74_q0,
        b_M_imag_74_address1 => grp_kernel_mmult_fu_10781_b_M_imag_74_address1,
        b_M_imag_74_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_74_ce1,
        b_M_imag_74_q1 => xmat_M_imag_74_q1,
        b_M_imag_75_address0 => grp_kernel_mmult_fu_10781_b_M_imag_75_address0,
        b_M_imag_75_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_75_ce0,
        b_M_imag_75_q0 => xmat_M_imag_75_q0,
        b_M_imag_75_address1 => grp_kernel_mmult_fu_10781_b_M_imag_75_address1,
        b_M_imag_75_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_75_ce1,
        b_M_imag_75_q1 => xmat_M_imag_75_q1,
        b_M_imag_76_address0 => grp_kernel_mmult_fu_10781_b_M_imag_76_address0,
        b_M_imag_76_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_76_ce0,
        b_M_imag_76_q0 => xmat_M_imag_76_q0,
        b_M_imag_76_address1 => grp_kernel_mmult_fu_10781_b_M_imag_76_address1,
        b_M_imag_76_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_76_ce1,
        b_M_imag_76_q1 => xmat_M_imag_76_q1,
        b_M_imag_77_address0 => grp_kernel_mmult_fu_10781_b_M_imag_77_address0,
        b_M_imag_77_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_77_ce0,
        b_M_imag_77_q0 => xmat_M_imag_77_q0,
        b_M_imag_77_address1 => grp_kernel_mmult_fu_10781_b_M_imag_77_address1,
        b_M_imag_77_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_77_ce1,
        b_M_imag_77_q1 => xmat_M_imag_77_q1,
        b_M_imag_78_address0 => grp_kernel_mmult_fu_10781_b_M_imag_78_address0,
        b_M_imag_78_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_78_ce0,
        b_M_imag_78_q0 => xmat_M_imag_78_q0,
        b_M_imag_78_address1 => grp_kernel_mmult_fu_10781_b_M_imag_78_address1,
        b_M_imag_78_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_78_ce1,
        b_M_imag_78_q1 => xmat_M_imag_78_q1,
        b_M_imag_79_address0 => grp_kernel_mmult_fu_10781_b_M_imag_79_address0,
        b_M_imag_79_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_79_ce0,
        b_M_imag_79_q0 => xmat_M_imag_79_q0,
        b_M_imag_79_address1 => grp_kernel_mmult_fu_10781_b_M_imag_79_address1,
        b_M_imag_79_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_79_ce1,
        b_M_imag_79_q1 => xmat_M_imag_79_q1,
        b_M_imag_80_address0 => grp_kernel_mmult_fu_10781_b_M_imag_80_address0,
        b_M_imag_80_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_80_ce0,
        b_M_imag_80_q0 => xmat_M_imag_80_q0,
        b_M_imag_80_address1 => grp_kernel_mmult_fu_10781_b_M_imag_80_address1,
        b_M_imag_80_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_80_ce1,
        b_M_imag_80_q1 => xmat_M_imag_80_q1,
        b_M_imag_81_address0 => grp_kernel_mmult_fu_10781_b_M_imag_81_address0,
        b_M_imag_81_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_81_ce0,
        b_M_imag_81_q0 => xmat_M_imag_81_q0,
        b_M_imag_81_address1 => grp_kernel_mmult_fu_10781_b_M_imag_81_address1,
        b_M_imag_81_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_81_ce1,
        b_M_imag_81_q1 => xmat_M_imag_81_q1,
        b_M_imag_82_address0 => grp_kernel_mmult_fu_10781_b_M_imag_82_address0,
        b_M_imag_82_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_82_ce0,
        b_M_imag_82_q0 => xmat_M_imag_82_q0,
        b_M_imag_82_address1 => grp_kernel_mmult_fu_10781_b_M_imag_82_address1,
        b_M_imag_82_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_82_ce1,
        b_M_imag_82_q1 => xmat_M_imag_82_q1,
        b_M_imag_83_address0 => grp_kernel_mmult_fu_10781_b_M_imag_83_address0,
        b_M_imag_83_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_83_ce0,
        b_M_imag_83_q0 => xmat_M_imag_83_q0,
        b_M_imag_83_address1 => grp_kernel_mmult_fu_10781_b_M_imag_83_address1,
        b_M_imag_83_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_83_ce1,
        b_M_imag_83_q1 => xmat_M_imag_83_q1,
        b_M_imag_84_address0 => grp_kernel_mmult_fu_10781_b_M_imag_84_address0,
        b_M_imag_84_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_84_ce0,
        b_M_imag_84_q0 => xmat_M_imag_84_q0,
        b_M_imag_84_address1 => grp_kernel_mmult_fu_10781_b_M_imag_84_address1,
        b_M_imag_84_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_84_ce1,
        b_M_imag_84_q1 => xmat_M_imag_84_q1,
        b_M_imag_85_address0 => grp_kernel_mmult_fu_10781_b_M_imag_85_address0,
        b_M_imag_85_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_85_ce0,
        b_M_imag_85_q0 => xmat_M_imag_85_q0,
        b_M_imag_85_address1 => grp_kernel_mmult_fu_10781_b_M_imag_85_address1,
        b_M_imag_85_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_85_ce1,
        b_M_imag_85_q1 => xmat_M_imag_85_q1,
        b_M_imag_86_address0 => grp_kernel_mmult_fu_10781_b_M_imag_86_address0,
        b_M_imag_86_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_86_ce0,
        b_M_imag_86_q0 => xmat_M_imag_86_q0,
        b_M_imag_86_address1 => grp_kernel_mmult_fu_10781_b_M_imag_86_address1,
        b_M_imag_86_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_86_ce1,
        b_M_imag_86_q1 => xmat_M_imag_86_q1,
        b_M_imag_87_address0 => grp_kernel_mmult_fu_10781_b_M_imag_87_address0,
        b_M_imag_87_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_87_ce0,
        b_M_imag_87_q0 => xmat_M_imag_87_q0,
        b_M_imag_87_address1 => grp_kernel_mmult_fu_10781_b_M_imag_87_address1,
        b_M_imag_87_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_87_ce1,
        b_M_imag_87_q1 => xmat_M_imag_87_q1,
        b_M_imag_88_address0 => grp_kernel_mmult_fu_10781_b_M_imag_88_address0,
        b_M_imag_88_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_88_ce0,
        b_M_imag_88_q0 => xmat_M_imag_88_q0,
        b_M_imag_88_address1 => grp_kernel_mmult_fu_10781_b_M_imag_88_address1,
        b_M_imag_88_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_88_ce1,
        b_M_imag_88_q1 => xmat_M_imag_88_q1,
        b_M_imag_89_address0 => grp_kernel_mmult_fu_10781_b_M_imag_89_address0,
        b_M_imag_89_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_89_ce0,
        b_M_imag_89_q0 => xmat_M_imag_89_q0,
        b_M_imag_89_address1 => grp_kernel_mmult_fu_10781_b_M_imag_89_address1,
        b_M_imag_89_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_89_ce1,
        b_M_imag_89_q1 => xmat_M_imag_89_q1,
        b_M_imag_90_address0 => grp_kernel_mmult_fu_10781_b_M_imag_90_address0,
        b_M_imag_90_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_90_ce0,
        b_M_imag_90_q0 => xmat_M_imag_90_q0,
        b_M_imag_90_address1 => grp_kernel_mmult_fu_10781_b_M_imag_90_address1,
        b_M_imag_90_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_90_ce1,
        b_M_imag_90_q1 => xmat_M_imag_90_q1,
        b_M_imag_91_address0 => grp_kernel_mmult_fu_10781_b_M_imag_91_address0,
        b_M_imag_91_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_91_ce0,
        b_M_imag_91_q0 => xmat_M_imag_91_q0,
        b_M_imag_91_address1 => grp_kernel_mmult_fu_10781_b_M_imag_91_address1,
        b_M_imag_91_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_91_ce1,
        b_M_imag_91_q1 => xmat_M_imag_91_q1,
        b_M_imag_92_address0 => grp_kernel_mmult_fu_10781_b_M_imag_92_address0,
        b_M_imag_92_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_92_ce0,
        b_M_imag_92_q0 => xmat_M_imag_92_q0,
        b_M_imag_92_address1 => grp_kernel_mmult_fu_10781_b_M_imag_92_address1,
        b_M_imag_92_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_92_ce1,
        b_M_imag_92_q1 => xmat_M_imag_92_q1,
        b_M_imag_93_address0 => grp_kernel_mmult_fu_10781_b_M_imag_93_address0,
        b_M_imag_93_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_93_ce0,
        b_M_imag_93_q0 => xmat_M_imag_93_q0,
        b_M_imag_93_address1 => grp_kernel_mmult_fu_10781_b_M_imag_93_address1,
        b_M_imag_93_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_93_ce1,
        b_M_imag_93_q1 => xmat_M_imag_93_q1,
        b_M_imag_94_address0 => grp_kernel_mmult_fu_10781_b_M_imag_94_address0,
        b_M_imag_94_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_94_ce0,
        b_M_imag_94_q0 => xmat_M_imag_94_q0,
        b_M_imag_94_address1 => grp_kernel_mmult_fu_10781_b_M_imag_94_address1,
        b_M_imag_94_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_94_ce1,
        b_M_imag_94_q1 => xmat_M_imag_94_q1,
        b_M_imag_95_address0 => grp_kernel_mmult_fu_10781_b_M_imag_95_address0,
        b_M_imag_95_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_95_ce0,
        b_M_imag_95_q0 => xmat_M_imag_95_q0,
        b_M_imag_95_address1 => grp_kernel_mmult_fu_10781_b_M_imag_95_address1,
        b_M_imag_95_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_95_ce1,
        b_M_imag_95_q1 => xmat_M_imag_95_q1,
        b_M_imag_96_address0 => grp_kernel_mmult_fu_10781_b_M_imag_96_address0,
        b_M_imag_96_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_96_ce0,
        b_M_imag_96_q0 => xmat_M_imag_96_q0,
        b_M_imag_96_address1 => grp_kernel_mmult_fu_10781_b_M_imag_96_address1,
        b_M_imag_96_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_96_ce1,
        b_M_imag_96_q1 => xmat_M_imag_96_q1,
        b_M_imag_97_address0 => grp_kernel_mmult_fu_10781_b_M_imag_97_address0,
        b_M_imag_97_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_97_ce0,
        b_M_imag_97_q0 => xmat_M_imag_97_q0,
        b_M_imag_97_address1 => grp_kernel_mmult_fu_10781_b_M_imag_97_address1,
        b_M_imag_97_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_97_ce1,
        b_M_imag_97_q1 => xmat_M_imag_97_q1,
        b_M_imag_98_address0 => grp_kernel_mmult_fu_10781_b_M_imag_98_address0,
        b_M_imag_98_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_98_ce0,
        b_M_imag_98_q0 => xmat_M_imag_98_q0,
        b_M_imag_98_address1 => grp_kernel_mmult_fu_10781_b_M_imag_98_address1,
        b_M_imag_98_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_98_ce1,
        b_M_imag_98_q1 => xmat_M_imag_98_q1,
        b_M_imag_99_address0 => grp_kernel_mmult_fu_10781_b_M_imag_99_address0,
        b_M_imag_99_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_99_ce0,
        b_M_imag_99_q0 => xmat_M_imag_99_q0,
        b_M_imag_99_address1 => grp_kernel_mmult_fu_10781_b_M_imag_99_address1,
        b_M_imag_99_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_99_ce1,
        b_M_imag_99_q1 => xmat_M_imag_99_q1,
        b_M_imag_100_address0 => grp_kernel_mmult_fu_10781_b_M_imag_100_address0,
        b_M_imag_100_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_100_ce0,
        b_M_imag_100_q0 => xmat_M_imag_100_q0,
        b_M_imag_100_address1 => grp_kernel_mmult_fu_10781_b_M_imag_100_address1,
        b_M_imag_100_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_100_ce1,
        b_M_imag_100_q1 => xmat_M_imag_100_q1,
        b_M_imag_101_address0 => grp_kernel_mmult_fu_10781_b_M_imag_101_address0,
        b_M_imag_101_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_101_ce0,
        b_M_imag_101_q0 => xmat_M_imag_101_q0,
        b_M_imag_101_address1 => grp_kernel_mmult_fu_10781_b_M_imag_101_address1,
        b_M_imag_101_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_101_ce1,
        b_M_imag_101_q1 => xmat_M_imag_101_q1,
        b_M_imag_102_address0 => grp_kernel_mmult_fu_10781_b_M_imag_102_address0,
        b_M_imag_102_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_102_ce0,
        b_M_imag_102_q0 => xmat_M_imag_102_q0,
        b_M_imag_102_address1 => grp_kernel_mmult_fu_10781_b_M_imag_102_address1,
        b_M_imag_102_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_102_ce1,
        b_M_imag_102_q1 => xmat_M_imag_102_q1,
        b_M_imag_103_address0 => grp_kernel_mmult_fu_10781_b_M_imag_103_address0,
        b_M_imag_103_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_103_ce0,
        b_M_imag_103_q0 => xmat_M_imag_103_q0,
        b_M_imag_103_address1 => grp_kernel_mmult_fu_10781_b_M_imag_103_address1,
        b_M_imag_103_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_103_ce1,
        b_M_imag_103_q1 => xmat_M_imag_103_q1,
        b_M_imag_104_address0 => grp_kernel_mmult_fu_10781_b_M_imag_104_address0,
        b_M_imag_104_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_104_ce0,
        b_M_imag_104_q0 => xmat_M_imag_104_q0,
        b_M_imag_104_address1 => grp_kernel_mmult_fu_10781_b_M_imag_104_address1,
        b_M_imag_104_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_104_ce1,
        b_M_imag_104_q1 => xmat_M_imag_104_q1,
        b_M_imag_105_address0 => grp_kernel_mmult_fu_10781_b_M_imag_105_address0,
        b_M_imag_105_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_105_ce0,
        b_M_imag_105_q0 => xmat_M_imag_105_q0,
        b_M_imag_105_address1 => grp_kernel_mmult_fu_10781_b_M_imag_105_address1,
        b_M_imag_105_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_105_ce1,
        b_M_imag_105_q1 => xmat_M_imag_105_q1,
        b_M_imag_106_address0 => grp_kernel_mmult_fu_10781_b_M_imag_106_address0,
        b_M_imag_106_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_106_ce0,
        b_M_imag_106_q0 => xmat_M_imag_106_q0,
        b_M_imag_106_address1 => grp_kernel_mmult_fu_10781_b_M_imag_106_address1,
        b_M_imag_106_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_106_ce1,
        b_M_imag_106_q1 => xmat_M_imag_106_q1,
        b_M_imag_107_address0 => grp_kernel_mmult_fu_10781_b_M_imag_107_address0,
        b_M_imag_107_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_107_ce0,
        b_M_imag_107_q0 => xmat_M_imag_107_q0,
        b_M_imag_107_address1 => grp_kernel_mmult_fu_10781_b_M_imag_107_address1,
        b_M_imag_107_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_107_ce1,
        b_M_imag_107_q1 => xmat_M_imag_107_q1,
        b_M_imag_108_address0 => grp_kernel_mmult_fu_10781_b_M_imag_108_address0,
        b_M_imag_108_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_108_ce0,
        b_M_imag_108_q0 => xmat_M_imag_108_q0,
        b_M_imag_108_address1 => grp_kernel_mmult_fu_10781_b_M_imag_108_address1,
        b_M_imag_108_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_108_ce1,
        b_M_imag_108_q1 => xmat_M_imag_108_q1,
        b_M_imag_109_address0 => grp_kernel_mmult_fu_10781_b_M_imag_109_address0,
        b_M_imag_109_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_109_ce0,
        b_M_imag_109_q0 => xmat_M_imag_109_q0,
        b_M_imag_109_address1 => grp_kernel_mmult_fu_10781_b_M_imag_109_address1,
        b_M_imag_109_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_109_ce1,
        b_M_imag_109_q1 => xmat_M_imag_109_q1,
        b_M_imag_110_address0 => grp_kernel_mmult_fu_10781_b_M_imag_110_address0,
        b_M_imag_110_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_110_ce0,
        b_M_imag_110_q0 => xmat_M_imag_110_q0,
        b_M_imag_110_address1 => grp_kernel_mmult_fu_10781_b_M_imag_110_address1,
        b_M_imag_110_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_110_ce1,
        b_M_imag_110_q1 => xmat_M_imag_110_q1,
        b_M_imag_111_address0 => grp_kernel_mmult_fu_10781_b_M_imag_111_address0,
        b_M_imag_111_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_111_ce0,
        b_M_imag_111_q0 => xmat_M_imag_111_q0,
        b_M_imag_111_address1 => grp_kernel_mmult_fu_10781_b_M_imag_111_address1,
        b_M_imag_111_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_111_ce1,
        b_M_imag_111_q1 => xmat_M_imag_111_q1,
        b_M_imag_112_address0 => grp_kernel_mmult_fu_10781_b_M_imag_112_address0,
        b_M_imag_112_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_112_ce0,
        b_M_imag_112_q0 => xmat_M_imag_112_q0,
        b_M_imag_112_address1 => grp_kernel_mmult_fu_10781_b_M_imag_112_address1,
        b_M_imag_112_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_112_ce1,
        b_M_imag_112_q1 => xmat_M_imag_112_q1,
        b_M_imag_113_address0 => grp_kernel_mmult_fu_10781_b_M_imag_113_address0,
        b_M_imag_113_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_113_ce0,
        b_M_imag_113_q0 => xmat_M_imag_113_q0,
        b_M_imag_113_address1 => grp_kernel_mmult_fu_10781_b_M_imag_113_address1,
        b_M_imag_113_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_113_ce1,
        b_M_imag_113_q1 => xmat_M_imag_113_q1,
        b_M_imag_114_address0 => grp_kernel_mmult_fu_10781_b_M_imag_114_address0,
        b_M_imag_114_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_114_ce0,
        b_M_imag_114_q0 => xmat_M_imag_114_q0,
        b_M_imag_114_address1 => grp_kernel_mmult_fu_10781_b_M_imag_114_address1,
        b_M_imag_114_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_114_ce1,
        b_M_imag_114_q1 => xmat_M_imag_114_q1,
        b_M_imag_115_address0 => grp_kernel_mmult_fu_10781_b_M_imag_115_address0,
        b_M_imag_115_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_115_ce0,
        b_M_imag_115_q0 => xmat_M_imag_115_q0,
        b_M_imag_115_address1 => grp_kernel_mmult_fu_10781_b_M_imag_115_address1,
        b_M_imag_115_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_115_ce1,
        b_M_imag_115_q1 => xmat_M_imag_115_q1,
        b_M_imag_116_address0 => grp_kernel_mmult_fu_10781_b_M_imag_116_address0,
        b_M_imag_116_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_116_ce0,
        b_M_imag_116_q0 => xmat_M_imag_116_q0,
        b_M_imag_116_address1 => grp_kernel_mmult_fu_10781_b_M_imag_116_address1,
        b_M_imag_116_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_116_ce1,
        b_M_imag_116_q1 => xmat_M_imag_116_q1,
        b_M_imag_117_address0 => grp_kernel_mmult_fu_10781_b_M_imag_117_address0,
        b_M_imag_117_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_117_ce0,
        b_M_imag_117_q0 => xmat_M_imag_117_q0,
        b_M_imag_117_address1 => grp_kernel_mmult_fu_10781_b_M_imag_117_address1,
        b_M_imag_117_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_117_ce1,
        b_M_imag_117_q1 => xmat_M_imag_117_q1,
        b_M_imag_118_address0 => grp_kernel_mmult_fu_10781_b_M_imag_118_address0,
        b_M_imag_118_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_118_ce0,
        b_M_imag_118_q0 => xmat_M_imag_118_q0,
        b_M_imag_118_address1 => grp_kernel_mmult_fu_10781_b_M_imag_118_address1,
        b_M_imag_118_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_118_ce1,
        b_M_imag_118_q1 => xmat_M_imag_118_q1,
        b_M_imag_119_address0 => grp_kernel_mmult_fu_10781_b_M_imag_119_address0,
        b_M_imag_119_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_119_ce0,
        b_M_imag_119_q0 => xmat_M_imag_119_q0,
        b_M_imag_119_address1 => grp_kernel_mmult_fu_10781_b_M_imag_119_address1,
        b_M_imag_119_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_119_ce1,
        b_M_imag_119_q1 => xmat_M_imag_119_q1,
        b_M_imag_120_address0 => grp_kernel_mmult_fu_10781_b_M_imag_120_address0,
        b_M_imag_120_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_120_ce0,
        b_M_imag_120_q0 => xmat_M_imag_120_q0,
        b_M_imag_120_address1 => grp_kernel_mmult_fu_10781_b_M_imag_120_address1,
        b_M_imag_120_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_120_ce1,
        b_M_imag_120_q1 => xmat_M_imag_120_q1,
        b_M_imag_121_address0 => grp_kernel_mmult_fu_10781_b_M_imag_121_address0,
        b_M_imag_121_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_121_ce0,
        b_M_imag_121_q0 => xmat_M_imag_121_q0,
        b_M_imag_121_address1 => grp_kernel_mmult_fu_10781_b_M_imag_121_address1,
        b_M_imag_121_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_121_ce1,
        b_M_imag_121_q1 => xmat_M_imag_121_q1,
        b_M_imag_122_address0 => grp_kernel_mmult_fu_10781_b_M_imag_122_address0,
        b_M_imag_122_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_122_ce0,
        b_M_imag_122_q0 => xmat_M_imag_122_q0,
        b_M_imag_122_address1 => grp_kernel_mmult_fu_10781_b_M_imag_122_address1,
        b_M_imag_122_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_122_ce1,
        b_M_imag_122_q1 => xmat_M_imag_122_q1,
        b_M_imag_123_address0 => grp_kernel_mmult_fu_10781_b_M_imag_123_address0,
        b_M_imag_123_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_123_ce0,
        b_M_imag_123_q0 => xmat_M_imag_123_q0,
        b_M_imag_123_address1 => grp_kernel_mmult_fu_10781_b_M_imag_123_address1,
        b_M_imag_123_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_123_ce1,
        b_M_imag_123_q1 => xmat_M_imag_123_q1,
        b_M_imag_124_address0 => grp_kernel_mmult_fu_10781_b_M_imag_124_address0,
        b_M_imag_124_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_124_ce0,
        b_M_imag_124_q0 => xmat_M_imag_124_q0,
        b_M_imag_124_address1 => grp_kernel_mmult_fu_10781_b_M_imag_124_address1,
        b_M_imag_124_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_124_ce1,
        b_M_imag_124_q1 => xmat_M_imag_124_q1,
        b_M_imag_125_address0 => grp_kernel_mmult_fu_10781_b_M_imag_125_address0,
        b_M_imag_125_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_125_ce0,
        b_M_imag_125_q0 => xmat_M_imag_125_q0,
        b_M_imag_125_address1 => grp_kernel_mmult_fu_10781_b_M_imag_125_address1,
        b_M_imag_125_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_125_ce1,
        b_M_imag_125_q1 => xmat_M_imag_125_q1,
        b_M_imag_126_address0 => grp_kernel_mmult_fu_10781_b_M_imag_126_address0,
        b_M_imag_126_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_126_ce0,
        b_M_imag_126_q0 => xmat_M_imag_126_q0,
        b_M_imag_126_address1 => grp_kernel_mmult_fu_10781_b_M_imag_126_address1,
        b_M_imag_126_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_126_ce1,
        b_M_imag_126_q1 => xmat_M_imag_126_q1,
        b_M_imag_127_address0 => grp_kernel_mmult_fu_10781_b_M_imag_127_address0,
        b_M_imag_127_ce0 => grp_kernel_mmult_fu_10781_b_M_imag_127_ce0,
        b_M_imag_127_q0 => xmat_M_imag_127_q0,
        b_M_imag_127_address1 => grp_kernel_mmult_fu_10781_b_M_imag_127_address1,
        b_M_imag_127_ce1 => grp_kernel_mmult_fu_10781_b_M_imag_127_ce1,
        b_M_imag_127_q1 => xmat_M_imag_127_q1,
        out_M_real_0_0_read => out_vector_M_real_0,
        out_M_real_0_1_read => out_vector_M_real_0_1,
        out_M_real_0_2_read => out_vector_M_real_0_2,
        out_M_real_0_3_read => out_vector_M_real_0_3,
        out_M_real_1_0_read => out_vector_M_real_1_43,
        out_M_real_1_1_read => out_vector_M_real_1_1,
        out_M_real_1_2_read => out_vector_M_real_1_2,
        out_M_real_1_3_read => out_vector_M_real_1_3,
        out_M_real_2_0_read => out_vector_M_real_2_43,
        out_M_real_2_1_read => out_vector_M_real_2_1,
        out_M_real_2_2_read => out_vector_M_real_2_2,
        out_M_real_2_3_read => out_vector_M_real_2_3,
        out_M_real_3_0_read => out_vector_M_real_3_43,
        out_M_real_3_1_read => out_vector_M_real_3_1,
        out_M_real_3_2_read => out_vector_M_real_3_2,
        out_M_real_3_3_read => out_vector_M_real_3_3,
        out_M_real_4_0_read => out_vector_M_real_4_43,
        out_M_real_4_1_read => out_vector_M_real_4_1,
        out_M_real_4_2_read => out_vector_M_real_4_2,
        out_M_real_4_3_read => out_vector_M_real_4_3,
        out_M_real_5_0_read => out_vector_M_real_5_43,
        out_M_real_5_1_read => out_vector_M_real_5_1,
        out_M_real_5_2_read => out_vector_M_real_5_2,
        out_M_real_5_3_read => out_vector_M_real_5_3,
        out_M_real_6_0_read => out_vector_M_real_6_19,
        out_M_real_6_1_read => out_vector_M_real_6_1,
        out_M_real_6_2_read => out_vector_M_real_6_2,
        out_M_real_6_3_read => out_vector_M_real_6_3,
        out_M_real_7_0_read => out_vector_M_real_7,
        out_M_real_7_1_read => out_vector_M_real_7_1,
        out_M_real_7_2_read => out_vector_M_real_7_2,
        out_M_real_7_3_read => out_vector_M_real_7_3,
        out_M_real_8_0_read => out_vector_M_real_8,
        out_M_real_8_1_read => out_vector_M_real_8_1,
        out_M_real_8_2_read => out_vector_M_real_8_2,
        out_M_real_8_3_read => out_vector_M_real_8_3,
        out_M_real_9_0_read => out_vector_M_real_9,
        out_M_real_9_1_read => out_vector_M_real_9_1,
        out_M_real_9_2_read => out_vector_M_real_9_2,
        out_M_real_9_3_read => out_vector_M_real_9_3,
        out_M_real_10_0_read => out_vector_M_real_1_42,
        out_M_real_10_1_read => out_vector_M_real_1_41,
        out_M_real_10_2_read => out_vector_M_real_1_40,
        out_M_real_10_3_read => out_vector_M_real_1_39,
        out_M_real_11_0_read => out_vector_M_real_1_38,
        out_M_real_11_1_read => out_vector_M_real_1_37,
        out_M_real_11_2_read => out_vector_M_real_1_36,
        out_M_real_11_3_read => out_vector_M_real_1_35,
        out_M_real_12_0_read => out_vector_M_real_1_34,
        out_M_real_12_1_read => out_vector_M_real_1_33,
        out_M_real_12_2_read => out_vector_M_real_1_32,
        out_M_real_12_3_read => out_vector_M_real_1_31,
        out_M_real_13_0_read => out_vector_M_real_1_30,
        out_M_real_13_1_read => out_vector_M_real_1_29,
        out_M_real_13_2_read => out_vector_M_real_1_28,
        out_M_real_13_3_read => out_vector_M_real_1_27,
        out_M_real_14_0_read => out_vector_M_real_1_26,
        out_M_real_14_1_read => out_vector_M_real_1_25,
        out_M_real_14_2_read => out_vector_M_real_1_24,
        out_M_real_14_3_read => out_vector_M_real_1_23,
        out_M_real_15_0_read => out_vector_M_real_1_22,
        out_M_real_15_1_read => out_vector_M_real_1_21,
        out_M_real_15_2_read => out_vector_M_real_1_20,
        out_M_real_15_3_read => out_vector_M_real_1_19,
        out_M_real_16_0_read => out_vector_M_real_1_18,
        out_M_real_16_1_read => out_vector_M_real_1_17,
        out_M_real_16_2_read => out_vector_M_real_1_16,
        out_M_real_16_3_read => out_vector_M_real_1_15,
        out_M_real_17_0_read => out_vector_M_real_1_14,
        out_M_real_17_1_read => out_vector_M_real_1_13,
        out_M_real_17_2_read => out_vector_M_real_1_12,
        out_M_real_17_3_read => out_vector_M_real_1_11,
        out_M_real_18_0_read => out_vector_M_real_1_10,
        out_M_real_18_1_read => out_vector_M_real_1_9,
        out_M_real_18_2_read => out_vector_M_real_1_8,
        out_M_real_18_3_read => out_vector_M_real_1_7,
        out_M_real_19_0_read => out_vector_M_real_1_6,
        out_M_real_19_1_read => out_vector_M_real_1_5,
        out_M_real_19_2_read => out_vector_M_real_1_4,
        out_M_real_19_3_read => out_vector_M_real_1,
        out_M_real_20_0_read => out_vector_M_real_2_42,
        out_M_real_20_1_read => out_vector_M_real_2_41,
        out_M_real_20_2_read => out_vector_M_real_2_40,
        out_M_real_20_3_read => out_vector_M_real_2_39,
        out_M_real_21_0_read => out_vector_M_real_2_38,
        out_M_real_21_1_read => out_vector_M_real_2_37,
        out_M_real_21_2_read => out_vector_M_real_2_36,
        out_M_real_21_3_read => out_vector_M_real_2_35,
        out_M_real_22_0_read => out_vector_M_real_2_34,
        out_M_real_22_1_read => out_vector_M_real_2_33,
        out_M_real_22_2_read => out_vector_M_real_2_32,
        out_M_real_22_3_read => out_vector_M_real_2_31,
        out_M_real_23_0_read => out_vector_M_real_2_30,
        out_M_real_23_1_read => out_vector_M_real_2_29,
        out_M_real_23_2_read => out_vector_M_real_2_28,
        out_M_real_23_3_read => out_vector_M_real_2_27,
        out_M_real_24_0_read => out_vector_M_real_2_26,
        out_M_real_24_1_read => out_vector_M_real_2_25,
        out_M_real_24_2_read => out_vector_M_real_2_24,
        out_M_real_24_3_read => out_vector_M_real_2_23,
        out_M_real_25_0_read => out_vector_M_real_2_22,
        out_M_real_25_1_read => out_vector_M_real_2_21,
        out_M_real_25_2_read => out_vector_M_real_2_20,
        out_M_real_25_3_read => out_vector_M_real_2_19,
        out_M_real_26_0_read => out_vector_M_real_2_18,
        out_M_real_26_1_read => out_vector_M_real_2_17,
        out_M_real_26_2_read => out_vector_M_real_2_16,
        out_M_real_26_3_read => out_vector_M_real_2_15,
        out_M_real_27_0_read => out_vector_M_real_2_14,
        out_M_real_27_1_read => out_vector_M_real_2_13,
        out_M_real_27_2_read => out_vector_M_real_2_12,
        out_M_real_27_3_read => out_vector_M_real_2_11,
        out_M_real_28_0_read => out_vector_M_real_2_10,
        out_M_real_28_1_read => out_vector_M_real_2_9,
        out_M_real_28_2_read => out_vector_M_real_2_8,
        out_M_real_28_3_read => out_vector_M_real_2_7,
        out_M_real_29_0_read => out_vector_M_real_2_6,
        out_M_real_29_1_read => out_vector_M_real_2_5,
        out_M_real_29_2_read => out_vector_M_real_2_4,
        out_M_real_29_3_read => out_vector_M_real_2,
        out_M_real_30_0_read => out_vector_M_real_3_42,
        out_M_real_30_1_read => out_vector_M_real_3_41,
        out_M_real_30_2_read => out_vector_M_real_3_40,
        out_M_real_30_3_read => out_vector_M_real_3_39,
        out_M_real_31_0_read => out_vector_M_real_3_38,
        out_M_real_31_1_read => out_vector_M_real_3_37,
        out_M_real_31_2_read => out_vector_M_real_3_36,
        out_M_real_31_3_read => out_vector_M_real_3_35,
        out_M_real_32_0_read => out_vector_M_real_3_34,
        out_M_real_32_1_read => out_vector_M_real_3_33,
        out_M_real_32_2_read => out_vector_M_real_3_32,
        out_M_real_32_3_read => out_vector_M_real_3_31,
        out_M_real_33_0_read => out_vector_M_real_3_30,
        out_M_real_33_1_read => out_vector_M_real_3_29,
        out_M_real_33_2_read => out_vector_M_real_3_28,
        out_M_real_33_3_read => out_vector_M_real_3_27,
        out_M_real_34_0_read => out_vector_M_real_3_26,
        out_M_real_34_1_read => out_vector_M_real_3_25,
        out_M_real_34_2_read => out_vector_M_real_3_24,
        out_M_real_34_3_read => out_vector_M_real_3_23,
        out_M_real_35_0_read => out_vector_M_real_3_22,
        out_M_real_35_1_read => out_vector_M_real_3_21,
        out_M_real_35_2_read => out_vector_M_real_3_20,
        out_M_real_35_3_read => out_vector_M_real_3_19,
        out_M_real_36_0_read => out_vector_M_real_3_18,
        out_M_real_36_1_read => out_vector_M_real_3_17,
        out_M_real_36_2_read => out_vector_M_real_3_16,
        out_M_real_36_3_read => out_vector_M_real_3_15,
        out_M_real_37_0_read => out_vector_M_real_3_14,
        out_M_real_37_1_read => out_vector_M_real_3_13,
        out_M_real_37_2_read => out_vector_M_real_3_12,
        out_M_real_37_3_read => out_vector_M_real_3_11,
        out_M_real_38_0_read => out_vector_M_real_3_10,
        out_M_real_38_1_read => out_vector_M_real_3_9,
        out_M_real_38_2_read => out_vector_M_real_3_8,
        out_M_real_38_3_read => out_vector_M_real_3_7,
        out_M_real_39_0_read => out_vector_M_real_3_6,
        out_M_real_39_1_read => out_vector_M_real_3_5,
        out_M_real_39_2_read => out_vector_M_real_3_4,
        out_M_real_39_3_read => out_vector_M_real_3,
        out_M_real_40_0_read => out_vector_M_real_4_42,
        out_M_real_40_1_read => out_vector_M_real_4_41,
        out_M_real_40_2_read => out_vector_M_real_4_40,
        out_M_real_40_3_read => out_vector_M_real_4_39,
        out_M_real_41_0_read => out_vector_M_real_4_38,
        out_M_real_41_1_read => out_vector_M_real_4_37,
        out_M_real_41_2_read => out_vector_M_real_4_36,
        out_M_real_41_3_read => out_vector_M_real_4_35,
        out_M_real_42_0_read => out_vector_M_real_4_34,
        out_M_real_42_1_read => out_vector_M_real_4_33,
        out_M_real_42_2_read => out_vector_M_real_4_32,
        out_M_real_42_3_read => out_vector_M_real_4_31,
        out_M_real_43_0_read => out_vector_M_real_4_30,
        out_M_real_43_1_read => out_vector_M_real_4_29,
        out_M_real_43_2_read => out_vector_M_real_4_28,
        out_M_real_43_3_read => out_vector_M_real_4_27,
        out_M_real_44_0_read => out_vector_M_real_4_26,
        out_M_real_44_1_read => out_vector_M_real_4_25,
        out_M_real_44_2_read => out_vector_M_real_4_24,
        out_M_real_44_3_read => out_vector_M_real_4_23,
        out_M_real_45_0_read => out_vector_M_real_4_22,
        out_M_real_45_1_read => out_vector_M_real_4_21,
        out_M_real_45_2_read => out_vector_M_real_4_20,
        out_M_real_45_3_read => out_vector_M_real_4_19,
        out_M_real_46_0_read => out_vector_M_real_4_18,
        out_M_real_46_1_read => out_vector_M_real_4_17,
        out_M_real_46_2_read => out_vector_M_real_4_16,
        out_M_real_46_3_read => out_vector_M_real_4_15,
        out_M_real_47_0_read => out_vector_M_real_4_14,
        out_M_real_47_1_read => out_vector_M_real_4_13,
        out_M_real_47_2_read => out_vector_M_real_4_12,
        out_M_real_47_3_read => out_vector_M_real_4_11,
        out_M_real_48_0_read => out_vector_M_real_4_10,
        out_M_real_48_1_read => out_vector_M_real_4_9,
        out_M_real_48_2_read => out_vector_M_real_4_8,
        out_M_real_48_3_read => out_vector_M_real_4_7,
        out_M_real_49_0_read => out_vector_M_real_4_6,
        out_M_real_49_1_read => out_vector_M_real_4_5,
        out_M_real_49_2_read => out_vector_M_real_4_4,
        out_M_real_49_3_read => out_vector_M_real_4,
        out_M_real_50_0_read => out_vector_M_real_5_42,
        out_M_real_50_1_read => out_vector_M_real_5_41,
        out_M_real_50_2_read => out_vector_M_real_5_40,
        out_M_real_50_3_read => out_vector_M_real_5_39,
        out_M_real_51_0_read => out_vector_M_real_5_38,
        out_M_real_51_1_read => out_vector_M_real_5_37,
        out_M_real_51_2_read => out_vector_M_real_5_36,
        out_M_real_51_3_read => out_vector_M_real_5_35,
        out_M_real_52_0_read => out_vector_M_real_5_34,
        out_M_real_52_1_read => out_vector_M_real_5_33,
        out_M_real_52_2_read => out_vector_M_real_5_32,
        out_M_real_52_3_read => out_vector_M_real_5_31,
        out_M_real_53_0_read => out_vector_M_real_5_30,
        out_M_real_53_1_read => out_vector_M_real_5_29,
        out_M_real_53_2_read => out_vector_M_real_5_28,
        out_M_real_53_3_read => out_vector_M_real_5_27,
        out_M_real_54_0_read => out_vector_M_real_5_26,
        out_M_real_54_1_read => out_vector_M_real_5_25,
        out_M_real_54_2_read => out_vector_M_real_5_24,
        out_M_real_54_3_read => out_vector_M_real_5_23,
        out_M_real_55_0_read => out_vector_M_real_5_22,
        out_M_real_55_1_read => out_vector_M_real_5_21,
        out_M_real_55_2_read => out_vector_M_real_5_20,
        out_M_real_55_3_read => out_vector_M_real_5_19,
        out_M_real_56_0_read => out_vector_M_real_5_18,
        out_M_real_56_1_read => out_vector_M_real_5_17,
        out_M_real_56_2_read => out_vector_M_real_5_16,
        out_M_real_56_3_read => out_vector_M_real_5_15,
        out_M_real_57_0_read => out_vector_M_real_5_14,
        out_M_real_57_1_read => out_vector_M_real_5_13,
        out_M_real_57_2_read => out_vector_M_real_5_12,
        out_M_real_57_3_read => out_vector_M_real_5_11,
        out_M_real_58_0_read => out_vector_M_real_5_10,
        out_M_real_58_1_read => out_vector_M_real_5_9,
        out_M_real_58_2_read => out_vector_M_real_5_8,
        out_M_real_58_3_read => out_vector_M_real_5_7,
        out_M_real_59_0_read => out_vector_M_real_5_6,
        out_M_real_59_1_read => out_vector_M_real_5_5,
        out_M_real_59_2_read => out_vector_M_real_5_4,
        out_M_real_59_3_read => out_vector_M_real_5,
        out_M_real_60_0_read => out_vector_M_real_6_18,
        out_M_real_60_1_read => out_vector_M_real_6_17,
        out_M_real_60_2_read => out_vector_M_real_6_16,
        out_M_real_60_3_read => out_vector_M_real_6_15,
        out_M_real_61_0_read => out_vector_M_real_6_14,
        out_M_real_61_1_read => out_vector_M_real_6_13,
        out_M_real_61_2_read => out_vector_M_real_6_12,
        out_M_real_61_3_read => out_vector_M_real_6_11,
        out_M_real_62_0_read => out_vector_M_real_6_10,
        out_M_real_62_1_read => out_vector_M_real_6_9,
        out_M_real_62_2_read => out_vector_M_real_6_8,
        out_M_real_62_3_read => out_vector_M_real_6_7,
        out_M_real_63_0_read => out_vector_M_real_6_6,
        out_M_real_63_1_read => out_vector_M_real_6_5,
        out_M_real_63_2_read => out_vector_M_real_6_4,
        out_M_real_63_3_read => out_vector_M_real_6,
        ap_return_0 => grp_kernel_mmult_fu_10781_ap_return_0,
        ap_return_1 => grp_kernel_mmult_fu_10781_ap_return_1,
        ap_return_2 => grp_kernel_mmult_fu_10781_ap_return_2,
        ap_return_3 => grp_kernel_mmult_fu_10781_ap_return_3,
        ap_return_4 => grp_kernel_mmult_fu_10781_ap_return_4,
        ap_return_5 => grp_kernel_mmult_fu_10781_ap_return_5,
        ap_return_6 => grp_kernel_mmult_fu_10781_ap_return_6,
        ap_return_7 => grp_kernel_mmult_fu_10781_ap_return_7,
        ap_return_8 => grp_kernel_mmult_fu_10781_ap_return_8,
        ap_return_9 => grp_kernel_mmult_fu_10781_ap_return_9,
        ap_return_10 => grp_kernel_mmult_fu_10781_ap_return_10,
        ap_return_11 => grp_kernel_mmult_fu_10781_ap_return_11,
        ap_return_12 => grp_kernel_mmult_fu_10781_ap_return_12,
        ap_return_13 => grp_kernel_mmult_fu_10781_ap_return_13,
        ap_return_14 => grp_kernel_mmult_fu_10781_ap_return_14,
        ap_return_15 => grp_kernel_mmult_fu_10781_ap_return_15,
        ap_return_16 => grp_kernel_mmult_fu_10781_ap_return_16,
        ap_return_17 => grp_kernel_mmult_fu_10781_ap_return_17,
        ap_return_18 => grp_kernel_mmult_fu_10781_ap_return_18,
        ap_return_19 => grp_kernel_mmult_fu_10781_ap_return_19,
        ap_return_20 => grp_kernel_mmult_fu_10781_ap_return_20,
        ap_return_21 => grp_kernel_mmult_fu_10781_ap_return_21,
        ap_return_22 => grp_kernel_mmult_fu_10781_ap_return_22,
        ap_return_23 => grp_kernel_mmult_fu_10781_ap_return_23,
        ap_return_24 => grp_kernel_mmult_fu_10781_ap_return_24,
        ap_return_25 => grp_kernel_mmult_fu_10781_ap_return_25,
        ap_return_26 => grp_kernel_mmult_fu_10781_ap_return_26,
        ap_return_27 => grp_kernel_mmult_fu_10781_ap_return_27,
        ap_return_28 => grp_kernel_mmult_fu_10781_ap_return_28,
        ap_return_29 => grp_kernel_mmult_fu_10781_ap_return_29,
        ap_return_30 => grp_kernel_mmult_fu_10781_ap_return_30,
        ap_return_31 => grp_kernel_mmult_fu_10781_ap_return_31,
        ap_return_32 => grp_kernel_mmult_fu_10781_ap_return_32,
        ap_return_33 => grp_kernel_mmult_fu_10781_ap_return_33,
        ap_return_34 => grp_kernel_mmult_fu_10781_ap_return_34,
        ap_return_35 => grp_kernel_mmult_fu_10781_ap_return_35,
        ap_return_36 => grp_kernel_mmult_fu_10781_ap_return_36,
        ap_return_37 => grp_kernel_mmult_fu_10781_ap_return_37,
        ap_return_38 => grp_kernel_mmult_fu_10781_ap_return_38,
        ap_return_39 => grp_kernel_mmult_fu_10781_ap_return_39,
        ap_return_40 => grp_kernel_mmult_fu_10781_ap_return_40,
        ap_return_41 => grp_kernel_mmult_fu_10781_ap_return_41,
        ap_return_42 => grp_kernel_mmult_fu_10781_ap_return_42,
        ap_return_43 => grp_kernel_mmult_fu_10781_ap_return_43,
        ap_return_44 => grp_kernel_mmult_fu_10781_ap_return_44,
        ap_return_45 => grp_kernel_mmult_fu_10781_ap_return_45,
        ap_return_46 => grp_kernel_mmult_fu_10781_ap_return_46,
        ap_return_47 => grp_kernel_mmult_fu_10781_ap_return_47,
        ap_return_48 => grp_kernel_mmult_fu_10781_ap_return_48,
        ap_return_49 => grp_kernel_mmult_fu_10781_ap_return_49,
        ap_return_50 => grp_kernel_mmult_fu_10781_ap_return_50,
        ap_return_51 => grp_kernel_mmult_fu_10781_ap_return_51,
        ap_return_52 => grp_kernel_mmult_fu_10781_ap_return_52,
        ap_return_53 => grp_kernel_mmult_fu_10781_ap_return_53,
        ap_return_54 => grp_kernel_mmult_fu_10781_ap_return_54,
        ap_return_55 => grp_kernel_mmult_fu_10781_ap_return_55,
        ap_return_56 => grp_kernel_mmult_fu_10781_ap_return_56,
        ap_return_57 => grp_kernel_mmult_fu_10781_ap_return_57,
        ap_return_58 => grp_kernel_mmult_fu_10781_ap_return_58,
        ap_return_59 => grp_kernel_mmult_fu_10781_ap_return_59,
        ap_return_60 => grp_kernel_mmult_fu_10781_ap_return_60,
        ap_return_61 => grp_kernel_mmult_fu_10781_ap_return_61,
        ap_return_62 => grp_kernel_mmult_fu_10781_ap_return_62,
        ap_return_63 => grp_kernel_mmult_fu_10781_ap_return_63,
        ap_return_64 => grp_kernel_mmult_fu_10781_ap_return_64,
        ap_return_65 => grp_kernel_mmult_fu_10781_ap_return_65,
        ap_return_66 => grp_kernel_mmult_fu_10781_ap_return_66,
        ap_return_67 => grp_kernel_mmult_fu_10781_ap_return_67,
        ap_return_68 => grp_kernel_mmult_fu_10781_ap_return_68,
        ap_return_69 => grp_kernel_mmult_fu_10781_ap_return_69,
        ap_return_70 => grp_kernel_mmult_fu_10781_ap_return_70,
        ap_return_71 => grp_kernel_mmult_fu_10781_ap_return_71,
        ap_return_72 => grp_kernel_mmult_fu_10781_ap_return_72,
        ap_return_73 => grp_kernel_mmult_fu_10781_ap_return_73,
        ap_return_74 => grp_kernel_mmult_fu_10781_ap_return_74,
        ap_return_75 => grp_kernel_mmult_fu_10781_ap_return_75,
        ap_return_76 => grp_kernel_mmult_fu_10781_ap_return_76,
        ap_return_77 => grp_kernel_mmult_fu_10781_ap_return_77,
        ap_return_78 => grp_kernel_mmult_fu_10781_ap_return_78,
        ap_return_79 => grp_kernel_mmult_fu_10781_ap_return_79,
        ap_return_80 => grp_kernel_mmult_fu_10781_ap_return_80,
        ap_return_81 => grp_kernel_mmult_fu_10781_ap_return_81,
        ap_return_82 => grp_kernel_mmult_fu_10781_ap_return_82,
        ap_return_83 => grp_kernel_mmult_fu_10781_ap_return_83,
        ap_return_84 => grp_kernel_mmult_fu_10781_ap_return_84,
        ap_return_85 => grp_kernel_mmult_fu_10781_ap_return_85,
        ap_return_86 => grp_kernel_mmult_fu_10781_ap_return_86,
        ap_return_87 => grp_kernel_mmult_fu_10781_ap_return_87,
        ap_return_88 => grp_kernel_mmult_fu_10781_ap_return_88,
        ap_return_89 => grp_kernel_mmult_fu_10781_ap_return_89,
        ap_return_90 => grp_kernel_mmult_fu_10781_ap_return_90,
        ap_return_91 => grp_kernel_mmult_fu_10781_ap_return_91,
        ap_return_92 => grp_kernel_mmult_fu_10781_ap_return_92,
        ap_return_93 => grp_kernel_mmult_fu_10781_ap_return_93,
        ap_return_94 => grp_kernel_mmult_fu_10781_ap_return_94,
        ap_return_95 => grp_kernel_mmult_fu_10781_ap_return_95,
        ap_return_96 => grp_kernel_mmult_fu_10781_ap_return_96,
        ap_return_97 => grp_kernel_mmult_fu_10781_ap_return_97,
        ap_return_98 => grp_kernel_mmult_fu_10781_ap_return_98,
        ap_return_99 => grp_kernel_mmult_fu_10781_ap_return_99,
        ap_return_100 => grp_kernel_mmult_fu_10781_ap_return_100,
        ap_return_101 => grp_kernel_mmult_fu_10781_ap_return_101,
        ap_return_102 => grp_kernel_mmult_fu_10781_ap_return_102,
        ap_return_103 => grp_kernel_mmult_fu_10781_ap_return_103,
        ap_return_104 => grp_kernel_mmult_fu_10781_ap_return_104,
        ap_return_105 => grp_kernel_mmult_fu_10781_ap_return_105,
        ap_return_106 => grp_kernel_mmult_fu_10781_ap_return_106,
        ap_return_107 => grp_kernel_mmult_fu_10781_ap_return_107,
        ap_return_108 => grp_kernel_mmult_fu_10781_ap_return_108,
        ap_return_109 => grp_kernel_mmult_fu_10781_ap_return_109,
        ap_return_110 => grp_kernel_mmult_fu_10781_ap_return_110,
        ap_return_111 => grp_kernel_mmult_fu_10781_ap_return_111,
        ap_return_112 => grp_kernel_mmult_fu_10781_ap_return_112,
        ap_return_113 => grp_kernel_mmult_fu_10781_ap_return_113,
        ap_return_114 => grp_kernel_mmult_fu_10781_ap_return_114,
        ap_return_115 => grp_kernel_mmult_fu_10781_ap_return_115,
        ap_return_116 => grp_kernel_mmult_fu_10781_ap_return_116,
        ap_return_117 => grp_kernel_mmult_fu_10781_ap_return_117,
        ap_return_118 => grp_kernel_mmult_fu_10781_ap_return_118,
        ap_return_119 => grp_kernel_mmult_fu_10781_ap_return_119,
        ap_return_120 => grp_kernel_mmult_fu_10781_ap_return_120,
        ap_return_121 => grp_kernel_mmult_fu_10781_ap_return_121,
        ap_return_122 => grp_kernel_mmult_fu_10781_ap_return_122,
        ap_return_123 => grp_kernel_mmult_fu_10781_ap_return_123,
        ap_return_124 => grp_kernel_mmult_fu_10781_ap_return_124,
        ap_return_125 => grp_kernel_mmult_fu_10781_ap_return_125,
        ap_return_126 => grp_kernel_mmult_fu_10781_ap_return_126,
        ap_return_127 => grp_kernel_mmult_fu_10781_ap_return_127,
        ap_return_128 => grp_kernel_mmult_fu_10781_ap_return_128,
        ap_return_129 => grp_kernel_mmult_fu_10781_ap_return_129,
        ap_return_130 => grp_kernel_mmult_fu_10781_ap_return_130,
        ap_return_131 => grp_kernel_mmult_fu_10781_ap_return_131,
        ap_return_132 => grp_kernel_mmult_fu_10781_ap_return_132,
        ap_return_133 => grp_kernel_mmult_fu_10781_ap_return_133,
        ap_return_134 => grp_kernel_mmult_fu_10781_ap_return_134,
        ap_return_135 => grp_kernel_mmult_fu_10781_ap_return_135,
        ap_return_136 => grp_kernel_mmult_fu_10781_ap_return_136,
        ap_return_137 => grp_kernel_mmult_fu_10781_ap_return_137,
        ap_return_138 => grp_kernel_mmult_fu_10781_ap_return_138,
        ap_return_139 => grp_kernel_mmult_fu_10781_ap_return_139,
        ap_return_140 => grp_kernel_mmult_fu_10781_ap_return_140,
        ap_return_141 => grp_kernel_mmult_fu_10781_ap_return_141,
        ap_return_142 => grp_kernel_mmult_fu_10781_ap_return_142,
        ap_return_143 => grp_kernel_mmult_fu_10781_ap_return_143,
        ap_return_144 => grp_kernel_mmult_fu_10781_ap_return_144,
        ap_return_145 => grp_kernel_mmult_fu_10781_ap_return_145,
        ap_return_146 => grp_kernel_mmult_fu_10781_ap_return_146,
        ap_return_147 => grp_kernel_mmult_fu_10781_ap_return_147,
        ap_return_148 => grp_kernel_mmult_fu_10781_ap_return_148,
        ap_return_149 => grp_kernel_mmult_fu_10781_ap_return_149,
        ap_return_150 => grp_kernel_mmult_fu_10781_ap_return_150,
        ap_return_151 => grp_kernel_mmult_fu_10781_ap_return_151,
        ap_return_152 => grp_kernel_mmult_fu_10781_ap_return_152,
        ap_return_153 => grp_kernel_mmult_fu_10781_ap_return_153,
        ap_return_154 => grp_kernel_mmult_fu_10781_ap_return_154,
        ap_return_155 => grp_kernel_mmult_fu_10781_ap_return_155,
        ap_return_156 => grp_kernel_mmult_fu_10781_ap_return_156,
        ap_return_157 => grp_kernel_mmult_fu_10781_ap_return_157,
        ap_return_158 => grp_kernel_mmult_fu_10781_ap_return_158,
        ap_return_159 => grp_kernel_mmult_fu_10781_ap_return_159,
        ap_return_160 => grp_kernel_mmult_fu_10781_ap_return_160,
        ap_return_161 => grp_kernel_mmult_fu_10781_ap_return_161,
        ap_return_162 => grp_kernel_mmult_fu_10781_ap_return_162,
        ap_return_163 => grp_kernel_mmult_fu_10781_ap_return_163,
        ap_return_164 => grp_kernel_mmult_fu_10781_ap_return_164,
        ap_return_165 => grp_kernel_mmult_fu_10781_ap_return_165,
        ap_return_166 => grp_kernel_mmult_fu_10781_ap_return_166,
        ap_return_167 => grp_kernel_mmult_fu_10781_ap_return_167,
        ap_return_168 => grp_kernel_mmult_fu_10781_ap_return_168,
        ap_return_169 => grp_kernel_mmult_fu_10781_ap_return_169,
        ap_return_170 => grp_kernel_mmult_fu_10781_ap_return_170,
        ap_return_171 => grp_kernel_mmult_fu_10781_ap_return_171,
        ap_return_172 => grp_kernel_mmult_fu_10781_ap_return_172,
        ap_return_173 => grp_kernel_mmult_fu_10781_ap_return_173,
        ap_return_174 => grp_kernel_mmult_fu_10781_ap_return_174,
        ap_return_175 => grp_kernel_mmult_fu_10781_ap_return_175,
        ap_return_176 => grp_kernel_mmult_fu_10781_ap_return_176,
        ap_return_177 => grp_kernel_mmult_fu_10781_ap_return_177,
        ap_return_178 => grp_kernel_mmult_fu_10781_ap_return_178,
        ap_return_179 => grp_kernel_mmult_fu_10781_ap_return_179,
        ap_return_180 => grp_kernel_mmult_fu_10781_ap_return_180,
        ap_return_181 => grp_kernel_mmult_fu_10781_ap_return_181,
        ap_return_182 => grp_kernel_mmult_fu_10781_ap_return_182,
        ap_return_183 => grp_kernel_mmult_fu_10781_ap_return_183,
        ap_return_184 => grp_kernel_mmult_fu_10781_ap_return_184,
        ap_return_185 => grp_kernel_mmult_fu_10781_ap_return_185,
        ap_return_186 => grp_kernel_mmult_fu_10781_ap_return_186,
        ap_return_187 => grp_kernel_mmult_fu_10781_ap_return_187,
        ap_return_188 => grp_kernel_mmult_fu_10781_ap_return_188,
        ap_return_189 => grp_kernel_mmult_fu_10781_ap_return_189,
        ap_return_190 => grp_kernel_mmult_fu_10781_ap_return_190,
        ap_return_191 => grp_kernel_mmult_fu_10781_ap_return_191,
        ap_return_192 => grp_kernel_mmult_fu_10781_ap_return_192,
        ap_return_193 => grp_kernel_mmult_fu_10781_ap_return_193,
        ap_return_194 => grp_kernel_mmult_fu_10781_ap_return_194,
        ap_return_195 => grp_kernel_mmult_fu_10781_ap_return_195,
        ap_return_196 => grp_kernel_mmult_fu_10781_ap_return_196,
        ap_return_197 => grp_kernel_mmult_fu_10781_ap_return_197,
        ap_return_198 => grp_kernel_mmult_fu_10781_ap_return_198,
        ap_return_199 => grp_kernel_mmult_fu_10781_ap_return_199,
        ap_return_200 => grp_kernel_mmult_fu_10781_ap_return_200,
        ap_return_201 => grp_kernel_mmult_fu_10781_ap_return_201,
        ap_return_202 => grp_kernel_mmult_fu_10781_ap_return_202,
        ap_return_203 => grp_kernel_mmult_fu_10781_ap_return_203,
        ap_return_204 => grp_kernel_mmult_fu_10781_ap_return_204,
        ap_return_205 => grp_kernel_mmult_fu_10781_ap_return_205,
        ap_return_206 => grp_kernel_mmult_fu_10781_ap_return_206,
        ap_return_207 => grp_kernel_mmult_fu_10781_ap_return_207,
        ap_return_208 => grp_kernel_mmult_fu_10781_ap_return_208,
        ap_return_209 => grp_kernel_mmult_fu_10781_ap_return_209,
        ap_return_210 => grp_kernel_mmult_fu_10781_ap_return_210,
        ap_return_211 => grp_kernel_mmult_fu_10781_ap_return_211,
        ap_return_212 => grp_kernel_mmult_fu_10781_ap_return_212,
        ap_return_213 => grp_kernel_mmult_fu_10781_ap_return_213,
        ap_return_214 => grp_kernel_mmult_fu_10781_ap_return_214,
        ap_return_215 => grp_kernel_mmult_fu_10781_ap_return_215,
        ap_return_216 => grp_kernel_mmult_fu_10781_ap_return_216,
        ap_return_217 => grp_kernel_mmult_fu_10781_ap_return_217,
        ap_return_218 => grp_kernel_mmult_fu_10781_ap_return_218,
        ap_return_219 => grp_kernel_mmult_fu_10781_ap_return_219,
        ap_return_220 => grp_kernel_mmult_fu_10781_ap_return_220,
        ap_return_221 => grp_kernel_mmult_fu_10781_ap_return_221,
        ap_return_222 => grp_kernel_mmult_fu_10781_ap_return_222,
        ap_return_223 => grp_kernel_mmult_fu_10781_ap_return_223,
        ap_return_224 => grp_kernel_mmult_fu_10781_ap_return_224,
        ap_return_225 => grp_kernel_mmult_fu_10781_ap_return_225,
        ap_return_226 => grp_kernel_mmult_fu_10781_ap_return_226,
        ap_return_227 => grp_kernel_mmult_fu_10781_ap_return_227,
        ap_return_228 => grp_kernel_mmult_fu_10781_ap_return_228,
        ap_return_229 => grp_kernel_mmult_fu_10781_ap_return_229,
        ap_return_230 => grp_kernel_mmult_fu_10781_ap_return_230,
        ap_return_231 => grp_kernel_mmult_fu_10781_ap_return_231,
        ap_return_232 => grp_kernel_mmult_fu_10781_ap_return_232,
        ap_return_233 => grp_kernel_mmult_fu_10781_ap_return_233,
        ap_return_234 => grp_kernel_mmult_fu_10781_ap_return_234,
        ap_return_235 => grp_kernel_mmult_fu_10781_ap_return_235,
        ap_return_236 => grp_kernel_mmult_fu_10781_ap_return_236,
        ap_return_237 => grp_kernel_mmult_fu_10781_ap_return_237,
        ap_return_238 => grp_kernel_mmult_fu_10781_ap_return_238,
        ap_return_239 => grp_kernel_mmult_fu_10781_ap_return_239,
        ap_return_240 => grp_kernel_mmult_fu_10781_ap_return_240,
        ap_return_241 => grp_kernel_mmult_fu_10781_ap_return_241,
        ap_return_242 => grp_kernel_mmult_fu_10781_ap_return_242,
        ap_return_243 => grp_kernel_mmult_fu_10781_ap_return_243,
        ap_return_244 => grp_kernel_mmult_fu_10781_ap_return_244,
        ap_return_245 => grp_kernel_mmult_fu_10781_ap_return_245,
        ap_return_246 => grp_kernel_mmult_fu_10781_ap_return_246,
        ap_return_247 => grp_kernel_mmult_fu_10781_ap_return_247,
        ap_return_248 => grp_kernel_mmult_fu_10781_ap_return_248,
        ap_return_249 => grp_kernel_mmult_fu_10781_ap_return_249,
        ap_return_250 => grp_kernel_mmult_fu_10781_ap_return_250,
        ap_return_251 => grp_kernel_mmult_fu_10781_ap_return_251,
        ap_return_252 => grp_kernel_mmult_fu_10781_ap_return_252,
        ap_return_253 => grp_kernel_mmult_fu_10781_ap_return_253,
        ap_return_254 => grp_kernel_mmult_fu_10781_ap_return_254,
        ap_return_255 => grp_kernel_mmult_fu_10781_ap_return_255);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_kernel_mmult_fu_10781_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mmult_fu_10781_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln102_fu_12578_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_kernel_mmult_fu_10781_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mmult_fu_10781_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mmult_fu_10781_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i12_0_reg_10726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_12231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                i12_0_reg_10726 <= ap_const_lv9_0;
            elsif ((not(((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln94_fu_12566_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i12_0_reg_10726 <= i_2_reg_19938;
            end if; 
        end if;
    end process;

    i15_0_reg_10748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln93_fu_12554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i15_0_reg_10748 <= ap_const_lv9_0;
            elsif ((not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                i15_0_reg_10748 <= i_4_reg_19954;
            end if; 
        end if;
    end process;

    i18_0_reg_10770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_stream_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
                i18_0_reg_10770 <= i_3_reg_22539;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_kernel_mmult_fu_10781_ap_done = ap_const_logic_1))) then 
                i18_0_reg_10770 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    i9_0_reg_10704_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_fu_11908_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i9_0_reg_10704 <= ap_const_lv9_0;
            elsif ((not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i9_0_reg_10704 <= i_1_reg_19914;
            end if; 
        end if;
    end process;

    i_0_reg_10682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln63_1_fu_11902_p2 = ap_const_lv1_1) and (icmp_ln63_fu_11896_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_0_reg_10682 <= ap_const_lv9_0;
            elsif ((not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_0_reg_10682 <= i_reg_19890;
            end if; 
        end if;
    end process;

    j10_0_reg_10715_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                j10_0_reg_10715 <= j_2_reg_19927;
            elsif (((icmp_ln82_fu_12231_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                j10_0_reg_10715 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j13_0_reg_10737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j13_0_reg_10737 <= j_1_fu_12572_p2;
            elsif (((icmp_ln93_fu_12554_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                j13_0_reg_10737 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j16_0_reg_10759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                j16_0_reg_10759 <= j_3_reg_21251;
            elsif (((icmp_ln102_fu_12578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j16_0_reg_10759 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j_0_reg_10693_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                j_0_reg_10693 <= j_reg_19903;
            elsif (((icmp_ln72_fu_11908_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                j_0_reg_10693 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    phi_ln60_1_reg_10648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_11721_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln60_1_reg_10648 <= add_ln60_1_fu_11435_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                phi_ln60_1_reg_10648 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    phi_ln60_reg_10636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_11721_p2 = ap_const_lv1_1) and (icmp_ln60_1_fu_11727_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln60_reg_10636 <= add_ln60_reg_19843;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln60_reg_10636 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    phi_ln63_1_reg_10671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln63_fu_11896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln63_1_reg_10671 <= add_ln63_1_fu_11751_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                phi_ln63_1_reg_10671 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    phi_ln63_reg_10659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_1_fu_11727_p2 = ap_const_lv1_1) and (icmp_ln60_fu_11721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln63_reg_10659 <= ap_const_lv8_0;
            elsif (((icmp_ln63_fu_11896_p2 = ap_const_lv1_1) and (icmp_ln63_1_fu_11902_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln63_reg_10659 <= add_ln63_reg_19862;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln60_reg_19843 <= add_ln60_fu_11429_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln63_reg_19862 <= add_ln63_fu_11733_p2;
                tmp_5_reg_19871 <= phi_ln63_reg_10659(7 downto 7);
                trunc_ln1027_1_reg_19867 <= trunc_ln1027_1_fu_11739_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                i_1_reg_19914 <= i_1_fu_12237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                i_2_reg_19938 <= i_2_fu_12560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                i_3_reg_22539 <= i_3_fu_16751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                i_4_reg_19954 <= i_4_fu_12584_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i_reg_19890 <= i_fu_11914_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln513_110_reg_22825 <= icmp_ln513_110_fu_18114_p2;
                icmp_ln513_111_reg_22830 <= icmp_ln513_111_fu_18119_p2;
                icmp_ln513_112_reg_22835 <= icmp_ln513_112_fu_18124_p2;
                icmp_ln513_113_reg_22840 <= icmp_ln513_113_fu_18129_p2;
                select_ln513_109_reg_22820 <= select_ln513_109_fu_18107_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                icmp_ln513_148_reg_22850 <= icmp_ln513_148_fu_18565_p2;
                icmp_ln513_149_reg_22855 <= icmp_ln513_149_fu_18570_p2;
                icmp_ln513_150_reg_22860 <= icmp_ln513_150_fu_18575_p2;
                icmp_ln513_151_reg_22865 <= icmp_ln513_151_fu_18580_p2;
                select_ln513_147_reg_22845 <= select_ln513_147_fu_18558_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                icmp_ln513_186_reg_22875 <= icmp_ln513_186_fu_19016_p2;
                icmp_ln513_187_reg_22880 <= icmp_ln513_187_fu_19021_p2;
                icmp_ln513_188_reg_22885 <= icmp_ln513_188_fu_19026_p2;
                icmp_ln513_189_reg_22890 <= icmp_ln513_189_fu_19031_p2;
                select_ln513_185_reg_22870 <= select_ln513_185_fu_19009_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln113_fu_16745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                icmp_ln513_34_reg_22770 <= icmp_ln513_34_fu_17202_p2;
                icmp_ln513_35_reg_22775 <= icmp_ln513_35_fu_17208_p2;
                icmp_ln513_36_reg_22780 <= icmp_ln513_36_fu_17214_p2;
                icmp_ln513_37_reg_22785 <= icmp_ln513_37_fu_17220_p2;
                select_ln513_33_reg_22765 <= select_ln513_33_fu_17195_p3;
                temp_last_V_reg_22790 <= temp_last_V_fu_17226_p2;
                trunc_ln118_reg_22544 <= trunc_ln118_fu_16757_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                icmp_ln513_72_reg_22800 <= icmp_ln513_72_fu_17663_p2;
                icmp_ln513_73_reg_22805 <= icmp_ln513_73_fu_17668_p2;
                icmp_ln513_74_reg_22810 <= icmp_ln513_74_fu_17673_p2;
                icmp_ln513_75_reg_22815 <= icmp_ln513_75_fu_17678_p2;
                select_ln513_71_reg_22795 <= select_ln513_71_fu_17656_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                j_2_reg_19927 <= j_2_fu_12261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                j_3_reg_21251 <= j_3_fu_13902_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                j_reg_19903 <= j_fu_11938_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_kernel_mmult_fu_10781_ap_done = ap_const_logic_1))) then
                out_vector_M_real_0 <= grp_kernel_mmult_fu_10781_ap_return_0;
                out_vector_M_real_0_1 <= grp_kernel_mmult_fu_10781_ap_return_1;
                out_vector_M_real_0_10_reg_21266 <= grp_kernel_mmult_fu_10781_ap_return_2;
                out_vector_M_real_0_11_reg_21271 <= grp_kernel_mmult_fu_10781_ap_return_3;
                out_vector_M_real_0_2 <= grp_kernel_mmult_fu_10781_ap_return_2;
                out_vector_M_real_0_3 <= grp_kernel_mmult_fu_10781_ap_return_3;
                out_vector_M_real_0_8_reg_21256 <= grp_kernel_mmult_fu_10781_ap_return_0;
                out_vector_M_real_0_9_reg_21261 <= grp_kernel_mmult_fu_10781_ap_return_1;
                out_vector_M_real_1 <= grp_kernel_mmult_fu_10781_ap_return_79;
                out_vector_M_real_1_1 <= grp_kernel_mmult_fu_10781_ap_return_5;
                out_vector_M_real_1_10 <= grp_kernel_mmult_fu_10781_ap_return_72;
                out_vector_M_real_1_100_reg_21496 <= grp_kernel_mmult_fu_10781_ap_return_48;
                out_vector_M_real_1_101_reg_21501 <= grp_kernel_mmult_fu_10781_ap_return_49;
                out_vector_M_real_1_102_reg_21506 <= grp_kernel_mmult_fu_10781_ap_return_50;
                out_vector_M_real_1_103_reg_21511 <= grp_kernel_mmult_fu_10781_ap_return_51;
                out_vector_M_real_1_104_reg_21516 <= grp_kernel_mmult_fu_10781_ap_return_52;
                out_vector_M_real_1_105_reg_21521 <= grp_kernel_mmult_fu_10781_ap_return_53;
                out_vector_M_real_1_106_reg_21526 <= grp_kernel_mmult_fu_10781_ap_return_54;
                out_vector_M_real_1_107_reg_21531 <= grp_kernel_mmult_fu_10781_ap_return_55;
                out_vector_M_real_1_108_reg_21536 <= grp_kernel_mmult_fu_10781_ap_return_56;
                out_vector_M_real_1_109_reg_21541 <= grp_kernel_mmult_fu_10781_ap_return_57;
                out_vector_M_real_1_11 <= grp_kernel_mmult_fu_10781_ap_return_71;
                out_vector_M_real_1_110_reg_21546 <= grp_kernel_mmult_fu_10781_ap_return_58;
                out_vector_M_real_1_111_reg_21551 <= grp_kernel_mmult_fu_10781_ap_return_59;
                out_vector_M_real_1_112_reg_21556 <= grp_kernel_mmult_fu_10781_ap_return_60;
                out_vector_M_real_1_113_reg_21561 <= grp_kernel_mmult_fu_10781_ap_return_61;
                out_vector_M_real_1_114_reg_21566 <= grp_kernel_mmult_fu_10781_ap_return_62;
                out_vector_M_real_1_115_reg_21571 <= grp_kernel_mmult_fu_10781_ap_return_63;
                out_vector_M_real_1_116_reg_21576 <= grp_kernel_mmult_fu_10781_ap_return_64;
                out_vector_M_real_1_117_reg_21581 <= grp_kernel_mmult_fu_10781_ap_return_65;
                out_vector_M_real_1_118_reg_21586 <= grp_kernel_mmult_fu_10781_ap_return_66;
                out_vector_M_real_1_119_reg_21591 <= grp_kernel_mmult_fu_10781_ap_return_67;
                out_vector_M_real_1_12 <= grp_kernel_mmult_fu_10781_ap_return_70;
                out_vector_M_real_1_120_reg_21596 <= grp_kernel_mmult_fu_10781_ap_return_68;
                out_vector_M_real_1_121_reg_21601 <= grp_kernel_mmult_fu_10781_ap_return_69;
                out_vector_M_real_1_122_reg_21606 <= grp_kernel_mmult_fu_10781_ap_return_70;
                out_vector_M_real_1_123_reg_21611 <= grp_kernel_mmult_fu_10781_ap_return_71;
                out_vector_M_real_1_124_reg_21616 <= grp_kernel_mmult_fu_10781_ap_return_72;
                out_vector_M_real_1_125_reg_21621 <= grp_kernel_mmult_fu_10781_ap_return_73;
                out_vector_M_real_1_126_reg_21626 <= grp_kernel_mmult_fu_10781_ap_return_74;
                out_vector_M_real_1_127_reg_21631 <= grp_kernel_mmult_fu_10781_ap_return_75;
                out_vector_M_real_1_128_reg_21636 <= grp_kernel_mmult_fu_10781_ap_return_76;
                out_vector_M_real_1_129_reg_21641 <= grp_kernel_mmult_fu_10781_ap_return_77;
                out_vector_M_real_1_13 <= grp_kernel_mmult_fu_10781_ap_return_69;
                out_vector_M_real_1_130_reg_21646 <= grp_kernel_mmult_fu_10781_ap_return_78;
                out_vector_M_real_1_131_reg_21651 <= grp_kernel_mmult_fu_10781_ap_return_79;
                out_vector_M_real_1_14 <= grp_kernel_mmult_fu_10781_ap_return_68;
                out_vector_M_real_1_15 <= grp_kernel_mmult_fu_10781_ap_return_67;
                out_vector_M_real_1_16 <= grp_kernel_mmult_fu_10781_ap_return_66;
                out_vector_M_real_1_17 <= grp_kernel_mmult_fu_10781_ap_return_65;
                out_vector_M_real_1_18 <= grp_kernel_mmult_fu_10781_ap_return_64;
                out_vector_M_real_1_19 <= grp_kernel_mmult_fu_10781_ap_return_63;
                out_vector_M_real_1_2 <= grp_kernel_mmult_fu_10781_ap_return_6;
                out_vector_M_real_1_20 <= grp_kernel_mmult_fu_10781_ap_return_62;
                out_vector_M_real_1_21 <= grp_kernel_mmult_fu_10781_ap_return_61;
                out_vector_M_real_1_22 <= grp_kernel_mmult_fu_10781_ap_return_60;
                out_vector_M_real_1_23 <= grp_kernel_mmult_fu_10781_ap_return_59;
                out_vector_M_real_1_24 <= grp_kernel_mmult_fu_10781_ap_return_58;
                out_vector_M_real_1_25 <= grp_kernel_mmult_fu_10781_ap_return_57;
                out_vector_M_real_1_26 <= grp_kernel_mmult_fu_10781_ap_return_56;
                out_vector_M_real_1_27 <= grp_kernel_mmult_fu_10781_ap_return_55;
                out_vector_M_real_1_28 <= grp_kernel_mmult_fu_10781_ap_return_54;
                out_vector_M_real_1_29 <= grp_kernel_mmult_fu_10781_ap_return_53;
                out_vector_M_real_1_3 <= grp_kernel_mmult_fu_10781_ap_return_7;
                out_vector_M_real_1_30 <= grp_kernel_mmult_fu_10781_ap_return_52;
                out_vector_M_real_1_31 <= grp_kernel_mmult_fu_10781_ap_return_51;
                out_vector_M_real_1_32 <= grp_kernel_mmult_fu_10781_ap_return_50;
                out_vector_M_real_1_33 <= grp_kernel_mmult_fu_10781_ap_return_49;
                out_vector_M_real_1_34 <= grp_kernel_mmult_fu_10781_ap_return_48;
                out_vector_M_real_1_35 <= grp_kernel_mmult_fu_10781_ap_return_47;
                out_vector_M_real_1_36 <= grp_kernel_mmult_fu_10781_ap_return_46;
                out_vector_M_real_1_37 <= grp_kernel_mmult_fu_10781_ap_return_45;
                out_vector_M_real_1_38 <= grp_kernel_mmult_fu_10781_ap_return_44;
                out_vector_M_real_1_39 <= grp_kernel_mmult_fu_10781_ap_return_43;
                out_vector_M_real_1_4 <= grp_kernel_mmult_fu_10781_ap_return_78;
                out_vector_M_real_1_40 <= grp_kernel_mmult_fu_10781_ap_return_42;
                out_vector_M_real_1_41 <= grp_kernel_mmult_fu_10781_ap_return_41;
                out_vector_M_real_1_42 <= grp_kernel_mmult_fu_10781_ap_return_40;
                out_vector_M_real_1_43 <= grp_kernel_mmult_fu_10781_ap_return_4;
                out_vector_M_real_1_5 <= grp_kernel_mmult_fu_10781_ap_return_77;
                out_vector_M_real_1_6 <= grp_kernel_mmult_fu_10781_ap_return_76;
                out_vector_M_real_1_7 <= grp_kernel_mmult_fu_10781_ap_return_75;
                out_vector_M_real_1_8 <= grp_kernel_mmult_fu_10781_ap_return_74;
                out_vector_M_real_1_88_reg_21276 <= grp_kernel_mmult_fu_10781_ap_return_4;
                out_vector_M_real_1_89_reg_21281 <= grp_kernel_mmult_fu_10781_ap_return_5;
                out_vector_M_real_1_9 <= grp_kernel_mmult_fu_10781_ap_return_73;
                out_vector_M_real_1_90_reg_21286 <= grp_kernel_mmult_fu_10781_ap_return_6;
                out_vector_M_real_1_91_reg_21291 <= grp_kernel_mmult_fu_10781_ap_return_7;
                out_vector_M_real_1_92_reg_21456 <= grp_kernel_mmult_fu_10781_ap_return_40;
                out_vector_M_real_1_93_reg_21461 <= grp_kernel_mmult_fu_10781_ap_return_41;
                out_vector_M_real_1_94_reg_21466 <= grp_kernel_mmult_fu_10781_ap_return_42;
                out_vector_M_real_1_95_reg_21471 <= grp_kernel_mmult_fu_10781_ap_return_43;
                out_vector_M_real_1_96_reg_21476 <= grp_kernel_mmult_fu_10781_ap_return_44;
                out_vector_M_real_1_97_reg_21481 <= grp_kernel_mmult_fu_10781_ap_return_45;
                out_vector_M_real_1_98_reg_21486 <= grp_kernel_mmult_fu_10781_ap_return_46;
                out_vector_M_real_1_99_reg_21491 <= grp_kernel_mmult_fu_10781_ap_return_47;
                out_vector_M_real_2 <= grp_kernel_mmult_fu_10781_ap_return_119;
                out_vector_M_real_2_1 <= grp_kernel_mmult_fu_10781_ap_return_9;
                out_vector_M_real_2_10 <= grp_kernel_mmult_fu_10781_ap_return_112;
                out_vector_M_real_2_100_reg_21696 <= grp_kernel_mmult_fu_10781_ap_return_88;
                out_vector_M_real_2_101_reg_21701 <= grp_kernel_mmult_fu_10781_ap_return_89;
                out_vector_M_real_2_102_reg_21706 <= grp_kernel_mmult_fu_10781_ap_return_90;
                out_vector_M_real_2_103_reg_21711 <= grp_kernel_mmult_fu_10781_ap_return_91;
                out_vector_M_real_2_104_reg_21716 <= grp_kernel_mmult_fu_10781_ap_return_92;
                out_vector_M_real_2_105_reg_21721 <= grp_kernel_mmult_fu_10781_ap_return_93;
                out_vector_M_real_2_106_reg_21726 <= grp_kernel_mmult_fu_10781_ap_return_94;
                out_vector_M_real_2_107_reg_21731 <= grp_kernel_mmult_fu_10781_ap_return_95;
                out_vector_M_real_2_108_reg_21736 <= grp_kernel_mmult_fu_10781_ap_return_96;
                out_vector_M_real_2_109_reg_21741 <= grp_kernel_mmult_fu_10781_ap_return_97;
                out_vector_M_real_2_11 <= grp_kernel_mmult_fu_10781_ap_return_111;
                out_vector_M_real_2_110_reg_21746 <= grp_kernel_mmult_fu_10781_ap_return_98;
                out_vector_M_real_2_111_reg_21751 <= grp_kernel_mmult_fu_10781_ap_return_99;
                out_vector_M_real_2_112_reg_21756 <= grp_kernel_mmult_fu_10781_ap_return_100;
                out_vector_M_real_2_113_reg_21761 <= grp_kernel_mmult_fu_10781_ap_return_101;
                out_vector_M_real_2_114_reg_21766 <= grp_kernel_mmult_fu_10781_ap_return_102;
                out_vector_M_real_2_115_reg_21771 <= grp_kernel_mmult_fu_10781_ap_return_103;
                out_vector_M_real_2_116_reg_21776 <= grp_kernel_mmult_fu_10781_ap_return_104;
                out_vector_M_real_2_117_reg_21781 <= grp_kernel_mmult_fu_10781_ap_return_105;
                out_vector_M_real_2_118_reg_21786 <= grp_kernel_mmult_fu_10781_ap_return_106;
                out_vector_M_real_2_119_reg_21791 <= grp_kernel_mmult_fu_10781_ap_return_107;
                out_vector_M_real_2_12 <= grp_kernel_mmult_fu_10781_ap_return_110;
                out_vector_M_real_2_120_reg_21796 <= grp_kernel_mmult_fu_10781_ap_return_108;
                out_vector_M_real_2_121_reg_21801 <= grp_kernel_mmult_fu_10781_ap_return_109;
                out_vector_M_real_2_122_reg_21806 <= grp_kernel_mmult_fu_10781_ap_return_110;
                out_vector_M_real_2_123_reg_21811 <= grp_kernel_mmult_fu_10781_ap_return_111;
                out_vector_M_real_2_124_reg_21816 <= grp_kernel_mmult_fu_10781_ap_return_112;
                out_vector_M_real_2_125_reg_21821 <= grp_kernel_mmult_fu_10781_ap_return_113;
                out_vector_M_real_2_126_reg_21826 <= grp_kernel_mmult_fu_10781_ap_return_114;
                out_vector_M_real_2_127_reg_21831 <= grp_kernel_mmult_fu_10781_ap_return_115;
                out_vector_M_real_2_128_reg_21836 <= grp_kernel_mmult_fu_10781_ap_return_116;
                out_vector_M_real_2_129_reg_21841 <= grp_kernel_mmult_fu_10781_ap_return_117;
                out_vector_M_real_2_13 <= grp_kernel_mmult_fu_10781_ap_return_109;
                out_vector_M_real_2_130_reg_21846 <= grp_kernel_mmult_fu_10781_ap_return_118;
                out_vector_M_real_2_131_reg_21851 <= grp_kernel_mmult_fu_10781_ap_return_119;
                out_vector_M_real_2_14 <= grp_kernel_mmult_fu_10781_ap_return_108;
                out_vector_M_real_2_15 <= grp_kernel_mmult_fu_10781_ap_return_107;
                out_vector_M_real_2_16 <= grp_kernel_mmult_fu_10781_ap_return_106;
                out_vector_M_real_2_17 <= grp_kernel_mmult_fu_10781_ap_return_105;
                out_vector_M_real_2_18 <= grp_kernel_mmult_fu_10781_ap_return_104;
                out_vector_M_real_2_19 <= grp_kernel_mmult_fu_10781_ap_return_103;
                out_vector_M_real_2_2 <= grp_kernel_mmult_fu_10781_ap_return_10;
                out_vector_M_real_2_20 <= grp_kernel_mmult_fu_10781_ap_return_102;
                out_vector_M_real_2_21 <= grp_kernel_mmult_fu_10781_ap_return_101;
                out_vector_M_real_2_22 <= grp_kernel_mmult_fu_10781_ap_return_100;
                out_vector_M_real_2_23 <= grp_kernel_mmult_fu_10781_ap_return_99;
                out_vector_M_real_2_24 <= grp_kernel_mmult_fu_10781_ap_return_98;
                out_vector_M_real_2_25 <= grp_kernel_mmult_fu_10781_ap_return_97;
                out_vector_M_real_2_26 <= grp_kernel_mmult_fu_10781_ap_return_96;
                out_vector_M_real_2_27 <= grp_kernel_mmult_fu_10781_ap_return_95;
                out_vector_M_real_2_28 <= grp_kernel_mmult_fu_10781_ap_return_94;
                out_vector_M_real_2_29 <= grp_kernel_mmult_fu_10781_ap_return_93;
                out_vector_M_real_2_3 <= grp_kernel_mmult_fu_10781_ap_return_11;
                out_vector_M_real_2_30 <= grp_kernel_mmult_fu_10781_ap_return_92;
                out_vector_M_real_2_31 <= grp_kernel_mmult_fu_10781_ap_return_91;
                out_vector_M_real_2_32 <= grp_kernel_mmult_fu_10781_ap_return_90;
                out_vector_M_real_2_33 <= grp_kernel_mmult_fu_10781_ap_return_89;
                out_vector_M_real_2_34 <= grp_kernel_mmult_fu_10781_ap_return_88;
                out_vector_M_real_2_35 <= grp_kernel_mmult_fu_10781_ap_return_87;
                out_vector_M_real_2_36 <= grp_kernel_mmult_fu_10781_ap_return_86;
                out_vector_M_real_2_37 <= grp_kernel_mmult_fu_10781_ap_return_85;
                out_vector_M_real_2_38 <= grp_kernel_mmult_fu_10781_ap_return_84;
                out_vector_M_real_2_39 <= grp_kernel_mmult_fu_10781_ap_return_83;
                out_vector_M_real_2_4 <= grp_kernel_mmult_fu_10781_ap_return_118;
                out_vector_M_real_2_40 <= grp_kernel_mmult_fu_10781_ap_return_82;
                out_vector_M_real_2_41 <= grp_kernel_mmult_fu_10781_ap_return_81;
                out_vector_M_real_2_42 <= grp_kernel_mmult_fu_10781_ap_return_80;
                out_vector_M_real_2_43 <= grp_kernel_mmult_fu_10781_ap_return_8;
                out_vector_M_real_2_5 <= grp_kernel_mmult_fu_10781_ap_return_117;
                out_vector_M_real_2_6 <= grp_kernel_mmult_fu_10781_ap_return_116;
                out_vector_M_real_2_7 <= grp_kernel_mmult_fu_10781_ap_return_115;
                out_vector_M_real_2_8 <= grp_kernel_mmult_fu_10781_ap_return_114;
                out_vector_M_real_2_88_reg_21296 <= grp_kernel_mmult_fu_10781_ap_return_8;
                out_vector_M_real_2_89_reg_21301 <= grp_kernel_mmult_fu_10781_ap_return_9;
                out_vector_M_real_2_9 <= grp_kernel_mmult_fu_10781_ap_return_113;
                out_vector_M_real_2_90_reg_21306 <= grp_kernel_mmult_fu_10781_ap_return_10;
                out_vector_M_real_2_91_reg_21311 <= grp_kernel_mmult_fu_10781_ap_return_11;
                out_vector_M_real_2_92_reg_21656 <= grp_kernel_mmult_fu_10781_ap_return_80;
                out_vector_M_real_2_93_reg_21661 <= grp_kernel_mmult_fu_10781_ap_return_81;
                out_vector_M_real_2_94_reg_21666 <= grp_kernel_mmult_fu_10781_ap_return_82;
                out_vector_M_real_2_95_reg_21671 <= grp_kernel_mmult_fu_10781_ap_return_83;
                out_vector_M_real_2_96_reg_21676 <= grp_kernel_mmult_fu_10781_ap_return_84;
                out_vector_M_real_2_97_reg_21681 <= grp_kernel_mmult_fu_10781_ap_return_85;
                out_vector_M_real_2_98_reg_21686 <= grp_kernel_mmult_fu_10781_ap_return_86;
                out_vector_M_real_2_99_reg_21691 <= grp_kernel_mmult_fu_10781_ap_return_87;
                out_vector_M_real_3 <= grp_kernel_mmult_fu_10781_ap_return_159;
                out_vector_M_real_3_1 <= grp_kernel_mmult_fu_10781_ap_return_13;
                out_vector_M_real_3_10 <= grp_kernel_mmult_fu_10781_ap_return_152;
                out_vector_M_real_3_100_reg_21896 <= grp_kernel_mmult_fu_10781_ap_return_128;
                out_vector_M_real_3_101_reg_21901 <= grp_kernel_mmult_fu_10781_ap_return_129;
                out_vector_M_real_3_102_reg_21906 <= grp_kernel_mmult_fu_10781_ap_return_130;
                out_vector_M_real_3_103_reg_21911 <= grp_kernel_mmult_fu_10781_ap_return_131;
                out_vector_M_real_3_104_reg_21916 <= grp_kernel_mmult_fu_10781_ap_return_132;
                out_vector_M_real_3_105_reg_21921 <= grp_kernel_mmult_fu_10781_ap_return_133;
                out_vector_M_real_3_106_reg_21926 <= grp_kernel_mmult_fu_10781_ap_return_134;
                out_vector_M_real_3_107_reg_21931 <= grp_kernel_mmult_fu_10781_ap_return_135;
                out_vector_M_real_3_108_reg_21936 <= grp_kernel_mmult_fu_10781_ap_return_136;
                out_vector_M_real_3_109_reg_21941 <= grp_kernel_mmult_fu_10781_ap_return_137;
                out_vector_M_real_3_11 <= grp_kernel_mmult_fu_10781_ap_return_151;
                out_vector_M_real_3_110_reg_21946 <= grp_kernel_mmult_fu_10781_ap_return_138;
                out_vector_M_real_3_111_reg_21951 <= grp_kernel_mmult_fu_10781_ap_return_139;
                out_vector_M_real_3_112_reg_21956 <= grp_kernel_mmult_fu_10781_ap_return_140;
                out_vector_M_real_3_113_reg_21961 <= grp_kernel_mmult_fu_10781_ap_return_141;
                out_vector_M_real_3_114_reg_21966 <= grp_kernel_mmult_fu_10781_ap_return_142;
                out_vector_M_real_3_115_reg_21971 <= grp_kernel_mmult_fu_10781_ap_return_143;
                out_vector_M_real_3_116_reg_21976 <= grp_kernel_mmult_fu_10781_ap_return_144;
                out_vector_M_real_3_117_reg_21981 <= grp_kernel_mmult_fu_10781_ap_return_145;
                out_vector_M_real_3_118_reg_21986 <= grp_kernel_mmult_fu_10781_ap_return_146;
                out_vector_M_real_3_119_reg_21991 <= grp_kernel_mmult_fu_10781_ap_return_147;
                out_vector_M_real_3_12 <= grp_kernel_mmult_fu_10781_ap_return_150;
                out_vector_M_real_3_120_reg_21996 <= grp_kernel_mmult_fu_10781_ap_return_148;
                out_vector_M_real_3_121_reg_22001 <= grp_kernel_mmult_fu_10781_ap_return_149;
                out_vector_M_real_3_122_reg_22006 <= grp_kernel_mmult_fu_10781_ap_return_150;
                out_vector_M_real_3_123_reg_22011 <= grp_kernel_mmult_fu_10781_ap_return_151;
                out_vector_M_real_3_124_reg_22016 <= grp_kernel_mmult_fu_10781_ap_return_152;
                out_vector_M_real_3_125_reg_22021 <= grp_kernel_mmult_fu_10781_ap_return_153;
                out_vector_M_real_3_126_reg_22026 <= grp_kernel_mmult_fu_10781_ap_return_154;
                out_vector_M_real_3_127_reg_22031 <= grp_kernel_mmult_fu_10781_ap_return_155;
                out_vector_M_real_3_128_reg_22036 <= grp_kernel_mmult_fu_10781_ap_return_156;
                out_vector_M_real_3_129_reg_22041 <= grp_kernel_mmult_fu_10781_ap_return_157;
                out_vector_M_real_3_13 <= grp_kernel_mmult_fu_10781_ap_return_149;
                out_vector_M_real_3_130_reg_22046 <= grp_kernel_mmult_fu_10781_ap_return_158;
                out_vector_M_real_3_131_reg_22051 <= grp_kernel_mmult_fu_10781_ap_return_159;
                out_vector_M_real_3_14 <= grp_kernel_mmult_fu_10781_ap_return_148;
                out_vector_M_real_3_15 <= grp_kernel_mmult_fu_10781_ap_return_147;
                out_vector_M_real_3_16 <= grp_kernel_mmult_fu_10781_ap_return_146;
                out_vector_M_real_3_17 <= grp_kernel_mmult_fu_10781_ap_return_145;
                out_vector_M_real_3_18 <= grp_kernel_mmult_fu_10781_ap_return_144;
                out_vector_M_real_3_19 <= grp_kernel_mmult_fu_10781_ap_return_143;
                out_vector_M_real_3_2 <= grp_kernel_mmult_fu_10781_ap_return_14;
                out_vector_M_real_3_20 <= grp_kernel_mmult_fu_10781_ap_return_142;
                out_vector_M_real_3_21 <= grp_kernel_mmult_fu_10781_ap_return_141;
                out_vector_M_real_3_22 <= grp_kernel_mmult_fu_10781_ap_return_140;
                out_vector_M_real_3_23 <= grp_kernel_mmult_fu_10781_ap_return_139;
                out_vector_M_real_3_24 <= grp_kernel_mmult_fu_10781_ap_return_138;
                out_vector_M_real_3_25 <= grp_kernel_mmult_fu_10781_ap_return_137;
                out_vector_M_real_3_26 <= grp_kernel_mmult_fu_10781_ap_return_136;
                out_vector_M_real_3_27 <= grp_kernel_mmult_fu_10781_ap_return_135;
                out_vector_M_real_3_28 <= grp_kernel_mmult_fu_10781_ap_return_134;
                out_vector_M_real_3_29 <= grp_kernel_mmult_fu_10781_ap_return_133;
                out_vector_M_real_3_3 <= grp_kernel_mmult_fu_10781_ap_return_15;
                out_vector_M_real_3_30 <= grp_kernel_mmult_fu_10781_ap_return_132;
                out_vector_M_real_3_31 <= grp_kernel_mmult_fu_10781_ap_return_131;
                out_vector_M_real_3_32 <= grp_kernel_mmult_fu_10781_ap_return_130;
                out_vector_M_real_3_33 <= grp_kernel_mmult_fu_10781_ap_return_129;
                out_vector_M_real_3_34 <= grp_kernel_mmult_fu_10781_ap_return_128;
                out_vector_M_real_3_35 <= grp_kernel_mmult_fu_10781_ap_return_127;
                out_vector_M_real_3_36 <= grp_kernel_mmult_fu_10781_ap_return_126;
                out_vector_M_real_3_37 <= grp_kernel_mmult_fu_10781_ap_return_125;
                out_vector_M_real_3_38 <= grp_kernel_mmult_fu_10781_ap_return_124;
                out_vector_M_real_3_39 <= grp_kernel_mmult_fu_10781_ap_return_123;
                out_vector_M_real_3_4 <= grp_kernel_mmult_fu_10781_ap_return_158;
                out_vector_M_real_3_40 <= grp_kernel_mmult_fu_10781_ap_return_122;
                out_vector_M_real_3_41 <= grp_kernel_mmult_fu_10781_ap_return_121;
                out_vector_M_real_3_42 <= grp_kernel_mmult_fu_10781_ap_return_120;
                out_vector_M_real_3_43 <= grp_kernel_mmult_fu_10781_ap_return_12;
                out_vector_M_real_3_5 <= grp_kernel_mmult_fu_10781_ap_return_157;
                out_vector_M_real_3_6 <= grp_kernel_mmult_fu_10781_ap_return_156;
                out_vector_M_real_3_7 <= grp_kernel_mmult_fu_10781_ap_return_155;
                out_vector_M_real_3_8 <= grp_kernel_mmult_fu_10781_ap_return_154;
                out_vector_M_real_3_88_reg_21316 <= grp_kernel_mmult_fu_10781_ap_return_12;
                out_vector_M_real_3_89_reg_21321 <= grp_kernel_mmult_fu_10781_ap_return_13;
                out_vector_M_real_3_9 <= grp_kernel_mmult_fu_10781_ap_return_153;
                out_vector_M_real_3_90_reg_21326 <= grp_kernel_mmult_fu_10781_ap_return_14;
                out_vector_M_real_3_91_reg_21331 <= grp_kernel_mmult_fu_10781_ap_return_15;
                out_vector_M_real_3_92_reg_21856 <= grp_kernel_mmult_fu_10781_ap_return_120;
                out_vector_M_real_3_93_reg_21861 <= grp_kernel_mmult_fu_10781_ap_return_121;
                out_vector_M_real_3_94_reg_21866 <= grp_kernel_mmult_fu_10781_ap_return_122;
                out_vector_M_real_3_95_reg_21871 <= grp_kernel_mmult_fu_10781_ap_return_123;
                out_vector_M_real_3_96_reg_21876 <= grp_kernel_mmult_fu_10781_ap_return_124;
                out_vector_M_real_3_97_reg_21881 <= grp_kernel_mmult_fu_10781_ap_return_125;
                out_vector_M_real_3_98_reg_21886 <= grp_kernel_mmult_fu_10781_ap_return_126;
                out_vector_M_real_3_99_reg_21891 <= grp_kernel_mmult_fu_10781_ap_return_127;
                out_vector_M_real_4 <= grp_kernel_mmult_fu_10781_ap_return_199;
                out_vector_M_real_4_1 <= grp_kernel_mmult_fu_10781_ap_return_17;
                out_vector_M_real_4_10 <= grp_kernel_mmult_fu_10781_ap_return_192;
                out_vector_M_real_4_100_reg_22096 <= grp_kernel_mmult_fu_10781_ap_return_168;
                out_vector_M_real_4_101_reg_22101 <= grp_kernel_mmult_fu_10781_ap_return_169;
                out_vector_M_real_4_102_reg_22106 <= grp_kernel_mmult_fu_10781_ap_return_170;
                out_vector_M_real_4_103_reg_22111 <= grp_kernel_mmult_fu_10781_ap_return_171;
                out_vector_M_real_4_104_reg_22116 <= grp_kernel_mmult_fu_10781_ap_return_172;
                out_vector_M_real_4_105_reg_22121 <= grp_kernel_mmult_fu_10781_ap_return_173;
                out_vector_M_real_4_106_reg_22126 <= grp_kernel_mmult_fu_10781_ap_return_174;
                out_vector_M_real_4_107_reg_22131 <= grp_kernel_mmult_fu_10781_ap_return_175;
                out_vector_M_real_4_108_reg_22136 <= grp_kernel_mmult_fu_10781_ap_return_176;
                out_vector_M_real_4_109_reg_22141 <= grp_kernel_mmult_fu_10781_ap_return_177;
                out_vector_M_real_4_11 <= grp_kernel_mmult_fu_10781_ap_return_191;
                out_vector_M_real_4_110_reg_22146 <= grp_kernel_mmult_fu_10781_ap_return_178;
                out_vector_M_real_4_111_reg_22151 <= grp_kernel_mmult_fu_10781_ap_return_179;
                out_vector_M_real_4_112_reg_22156 <= grp_kernel_mmult_fu_10781_ap_return_180;
                out_vector_M_real_4_113_reg_22161 <= grp_kernel_mmult_fu_10781_ap_return_181;
                out_vector_M_real_4_114_reg_22166 <= grp_kernel_mmult_fu_10781_ap_return_182;
                out_vector_M_real_4_115_reg_22171 <= grp_kernel_mmult_fu_10781_ap_return_183;
                out_vector_M_real_4_116_reg_22176 <= grp_kernel_mmult_fu_10781_ap_return_184;
                out_vector_M_real_4_117_reg_22181 <= grp_kernel_mmult_fu_10781_ap_return_185;
                out_vector_M_real_4_118_reg_22186 <= grp_kernel_mmult_fu_10781_ap_return_186;
                out_vector_M_real_4_119_reg_22191 <= grp_kernel_mmult_fu_10781_ap_return_187;
                out_vector_M_real_4_12 <= grp_kernel_mmult_fu_10781_ap_return_190;
                out_vector_M_real_4_120_reg_22196 <= grp_kernel_mmult_fu_10781_ap_return_188;
                out_vector_M_real_4_121_reg_22201 <= grp_kernel_mmult_fu_10781_ap_return_189;
                out_vector_M_real_4_122_reg_22206 <= grp_kernel_mmult_fu_10781_ap_return_190;
                out_vector_M_real_4_123_reg_22211 <= grp_kernel_mmult_fu_10781_ap_return_191;
                out_vector_M_real_4_124_reg_22216 <= grp_kernel_mmult_fu_10781_ap_return_192;
                out_vector_M_real_4_125_reg_22221 <= grp_kernel_mmult_fu_10781_ap_return_193;
                out_vector_M_real_4_126_reg_22226 <= grp_kernel_mmult_fu_10781_ap_return_194;
                out_vector_M_real_4_127_reg_22231 <= grp_kernel_mmult_fu_10781_ap_return_195;
                out_vector_M_real_4_128_reg_22236 <= grp_kernel_mmult_fu_10781_ap_return_196;
                out_vector_M_real_4_129_reg_22241 <= grp_kernel_mmult_fu_10781_ap_return_197;
                out_vector_M_real_4_13 <= grp_kernel_mmult_fu_10781_ap_return_189;
                out_vector_M_real_4_130_reg_22246 <= grp_kernel_mmult_fu_10781_ap_return_198;
                out_vector_M_real_4_131_reg_22251 <= grp_kernel_mmult_fu_10781_ap_return_199;
                out_vector_M_real_4_14 <= grp_kernel_mmult_fu_10781_ap_return_188;
                out_vector_M_real_4_15 <= grp_kernel_mmult_fu_10781_ap_return_187;
                out_vector_M_real_4_16 <= grp_kernel_mmult_fu_10781_ap_return_186;
                out_vector_M_real_4_17 <= grp_kernel_mmult_fu_10781_ap_return_185;
                out_vector_M_real_4_18 <= grp_kernel_mmult_fu_10781_ap_return_184;
                out_vector_M_real_4_19 <= grp_kernel_mmult_fu_10781_ap_return_183;
                out_vector_M_real_4_2 <= grp_kernel_mmult_fu_10781_ap_return_18;
                out_vector_M_real_4_20 <= grp_kernel_mmult_fu_10781_ap_return_182;
                out_vector_M_real_4_21 <= grp_kernel_mmult_fu_10781_ap_return_181;
                out_vector_M_real_4_22 <= grp_kernel_mmult_fu_10781_ap_return_180;
                out_vector_M_real_4_23 <= grp_kernel_mmult_fu_10781_ap_return_179;
                out_vector_M_real_4_24 <= grp_kernel_mmult_fu_10781_ap_return_178;
                out_vector_M_real_4_25 <= grp_kernel_mmult_fu_10781_ap_return_177;
                out_vector_M_real_4_26 <= grp_kernel_mmult_fu_10781_ap_return_176;
                out_vector_M_real_4_27 <= grp_kernel_mmult_fu_10781_ap_return_175;
                out_vector_M_real_4_28 <= grp_kernel_mmult_fu_10781_ap_return_174;
                out_vector_M_real_4_29 <= grp_kernel_mmult_fu_10781_ap_return_173;
                out_vector_M_real_4_3 <= grp_kernel_mmult_fu_10781_ap_return_19;
                out_vector_M_real_4_30 <= grp_kernel_mmult_fu_10781_ap_return_172;
                out_vector_M_real_4_31 <= grp_kernel_mmult_fu_10781_ap_return_171;
                out_vector_M_real_4_32 <= grp_kernel_mmult_fu_10781_ap_return_170;
                out_vector_M_real_4_33 <= grp_kernel_mmult_fu_10781_ap_return_169;
                out_vector_M_real_4_34 <= grp_kernel_mmult_fu_10781_ap_return_168;
                out_vector_M_real_4_35 <= grp_kernel_mmult_fu_10781_ap_return_167;
                out_vector_M_real_4_36 <= grp_kernel_mmult_fu_10781_ap_return_166;
                out_vector_M_real_4_37 <= grp_kernel_mmult_fu_10781_ap_return_165;
                out_vector_M_real_4_38 <= grp_kernel_mmult_fu_10781_ap_return_164;
                out_vector_M_real_4_39 <= grp_kernel_mmult_fu_10781_ap_return_163;
                out_vector_M_real_4_4 <= grp_kernel_mmult_fu_10781_ap_return_198;
                out_vector_M_real_4_40 <= grp_kernel_mmult_fu_10781_ap_return_162;
                out_vector_M_real_4_41 <= grp_kernel_mmult_fu_10781_ap_return_161;
                out_vector_M_real_4_42 <= grp_kernel_mmult_fu_10781_ap_return_160;
                out_vector_M_real_4_43 <= grp_kernel_mmult_fu_10781_ap_return_16;
                out_vector_M_real_4_5 <= grp_kernel_mmult_fu_10781_ap_return_197;
                out_vector_M_real_4_6 <= grp_kernel_mmult_fu_10781_ap_return_196;
                out_vector_M_real_4_7 <= grp_kernel_mmult_fu_10781_ap_return_195;
                out_vector_M_real_4_8 <= grp_kernel_mmult_fu_10781_ap_return_194;
                out_vector_M_real_4_88_reg_21336 <= grp_kernel_mmult_fu_10781_ap_return_16;
                out_vector_M_real_4_89_reg_21341 <= grp_kernel_mmult_fu_10781_ap_return_17;
                out_vector_M_real_4_9 <= grp_kernel_mmult_fu_10781_ap_return_193;
                out_vector_M_real_4_90_reg_21346 <= grp_kernel_mmult_fu_10781_ap_return_18;
                out_vector_M_real_4_91_reg_21351 <= grp_kernel_mmult_fu_10781_ap_return_19;
                out_vector_M_real_4_92_reg_22056 <= grp_kernel_mmult_fu_10781_ap_return_160;
                out_vector_M_real_4_93_reg_22061 <= grp_kernel_mmult_fu_10781_ap_return_161;
                out_vector_M_real_4_94_reg_22066 <= grp_kernel_mmult_fu_10781_ap_return_162;
                out_vector_M_real_4_95_reg_22071 <= grp_kernel_mmult_fu_10781_ap_return_163;
                out_vector_M_real_4_96_reg_22076 <= grp_kernel_mmult_fu_10781_ap_return_164;
                out_vector_M_real_4_97_reg_22081 <= grp_kernel_mmult_fu_10781_ap_return_165;
                out_vector_M_real_4_98_reg_22086 <= grp_kernel_mmult_fu_10781_ap_return_166;
                out_vector_M_real_4_99_reg_22091 <= grp_kernel_mmult_fu_10781_ap_return_167;
                out_vector_M_real_5 <= grp_kernel_mmult_fu_10781_ap_return_239;
                out_vector_M_real_5_1 <= grp_kernel_mmult_fu_10781_ap_return_21;
                out_vector_M_real_5_10 <= grp_kernel_mmult_fu_10781_ap_return_232;
                out_vector_M_real_5_100_reg_22296 <= grp_kernel_mmult_fu_10781_ap_return_208;
                out_vector_M_real_5_101_reg_22301 <= grp_kernel_mmult_fu_10781_ap_return_209;
                out_vector_M_real_5_102_reg_22306 <= grp_kernel_mmult_fu_10781_ap_return_210;
                out_vector_M_real_5_103_reg_22311 <= grp_kernel_mmult_fu_10781_ap_return_211;
                out_vector_M_real_5_104_reg_22316 <= grp_kernel_mmult_fu_10781_ap_return_212;
                out_vector_M_real_5_105_reg_22321 <= grp_kernel_mmult_fu_10781_ap_return_213;
                out_vector_M_real_5_106_reg_22326 <= grp_kernel_mmult_fu_10781_ap_return_214;
                out_vector_M_real_5_107_reg_22331 <= grp_kernel_mmult_fu_10781_ap_return_215;
                out_vector_M_real_5_108_reg_22336 <= grp_kernel_mmult_fu_10781_ap_return_216;
                out_vector_M_real_5_109_reg_22341 <= grp_kernel_mmult_fu_10781_ap_return_217;
                out_vector_M_real_5_11 <= grp_kernel_mmult_fu_10781_ap_return_231;
                out_vector_M_real_5_110_reg_22346 <= grp_kernel_mmult_fu_10781_ap_return_218;
                out_vector_M_real_5_111_reg_22351 <= grp_kernel_mmult_fu_10781_ap_return_219;
                out_vector_M_real_5_112_reg_22356 <= grp_kernel_mmult_fu_10781_ap_return_220;
                out_vector_M_real_5_113_reg_22361 <= grp_kernel_mmult_fu_10781_ap_return_221;
                out_vector_M_real_5_114_reg_22366 <= grp_kernel_mmult_fu_10781_ap_return_222;
                out_vector_M_real_5_115_reg_22371 <= grp_kernel_mmult_fu_10781_ap_return_223;
                out_vector_M_real_5_116_reg_22376 <= grp_kernel_mmult_fu_10781_ap_return_224;
                out_vector_M_real_5_117_reg_22381 <= grp_kernel_mmult_fu_10781_ap_return_225;
                out_vector_M_real_5_118_reg_22386 <= grp_kernel_mmult_fu_10781_ap_return_226;
                out_vector_M_real_5_119_reg_22391 <= grp_kernel_mmult_fu_10781_ap_return_227;
                out_vector_M_real_5_12 <= grp_kernel_mmult_fu_10781_ap_return_230;
                out_vector_M_real_5_120_reg_22396 <= grp_kernel_mmult_fu_10781_ap_return_228;
                out_vector_M_real_5_121_reg_22401 <= grp_kernel_mmult_fu_10781_ap_return_229;
                out_vector_M_real_5_122_reg_22406 <= grp_kernel_mmult_fu_10781_ap_return_230;
                out_vector_M_real_5_123_reg_22411 <= grp_kernel_mmult_fu_10781_ap_return_231;
                out_vector_M_real_5_124_reg_22416 <= grp_kernel_mmult_fu_10781_ap_return_232;
                out_vector_M_real_5_125_reg_22421 <= grp_kernel_mmult_fu_10781_ap_return_233;
                out_vector_M_real_5_126_reg_22426 <= grp_kernel_mmult_fu_10781_ap_return_234;
                out_vector_M_real_5_127_reg_22431 <= grp_kernel_mmult_fu_10781_ap_return_235;
                out_vector_M_real_5_128_reg_22436 <= grp_kernel_mmult_fu_10781_ap_return_236;
                out_vector_M_real_5_129_reg_22441 <= grp_kernel_mmult_fu_10781_ap_return_237;
                out_vector_M_real_5_13 <= grp_kernel_mmult_fu_10781_ap_return_229;
                out_vector_M_real_5_130_reg_22446 <= grp_kernel_mmult_fu_10781_ap_return_238;
                out_vector_M_real_5_131_reg_22451 <= grp_kernel_mmult_fu_10781_ap_return_239;
                out_vector_M_real_5_14 <= grp_kernel_mmult_fu_10781_ap_return_228;
                out_vector_M_real_5_15 <= grp_kernel_mmult_fu_10781_ap_return_227;
                out_vector_M_real_5_16 <= grp_kernel_mmult_fu_10781_ap_return_226;
                out_vector_M_real_5_17 <= grp_kernel_mmult_fu_10781_ap_return_225;
                out_vector_M_real_5_18 <= grp_kernel_mmult_fu_10781_ap_return_224;
                out_vector_M_real_5_19 <= grp_kernel_mmult_fu_10781_ap_return_223;
                out_vector_M_real_5_2 <= grp_kernel_mmult_fu_10781_ap_return_22;
                out_vector_M_real_5_20 <= grp_kernel_mmult_fu_10781_ap_return_222;
                out_vector_M_real_5_21 <= grp_kernel_mmult_fu_10781_ap_return_221;
                out_vector_M_real_5_22 <= grp_kernel_mmult_fu_10781_ap_return_220;
                out_vector_M_real_5_23 <= grp_kernel_mmult_fu_10781_ap_return_219;
                out_vector_M_real_5_24 <= grp_kernel_mmult_fu_10781_ap_return_218;
                out_vector_M_real_5_25 <= grp_kernel_mmult_fu_10781_ap_return_217;
                out_vector_M_real_5_26 <= grp_kernel_mmult_fu_10781_ap_return_216;
                out_vector_M_real_5_27 <= grp_kernel_mmult_fu_10781_ap_return_215;
                out_vector_M_real_5_28 <= grp_kernel_mmult_fu_10781_ap_return_214;
                out_vector_M_real_5_29 <= grp_kernel_mmult_fu_10781_ap_return_213;
                out_vector_M_real_5_3 <= grp_kernel_mmult_fu_10781_ap_return_23;
                out_vector_M_real_5_30 <= grp_kernel_mmult_fu_10781_ap_return_212;
                out_vector_M_real_5_31 <= grp_kernel_mmult_fu_10781_ap_return_211;
                out_vector_M_real_5_32 <= grp_kernel_mmult_fu_10781_ap_return_210;
                out_vector_M_real_5_33 <= grp_kernel_mmult_fu_10781_ap_return_209;
                out_vector_M_real_5_34 <= grp_kernel_mmult_fu_10781_ap_return_208;
                out_vector_M_real_5_35 <= grp_kernel_mmult_fu_10781_ap_return_207;
                out_vector_M_real_5_36 <= grp_kernel_mmult_fu_10781_ap_return_206;
                out_vector_M_real_5_37 <= grp_kernel_mmult_fu_10781_ap_return_205;
                out_vector_M_real_5_38 <= grp_kernel_mmult_fu_10781_ap_return_204;
                out_vector_M_real_5_39 <= grp_kernel_mmult_fu_10781_ap_return_203;
                out_vector_M_real_5_4 <= grp_kernel_mmult_fu_10781_ap_return_238;
                out_vector_M_real_5_40 <= grp_kernel_mmult_fu_10781_ap_return_202;
                out_vector_M_real_5_41 <= grp_kernel_mmult_fu_10781_ap_return_201;
                out_vector_M_real_5_42 <= grp_kernel_mmult_fu_10781_ap_return_200;
                out_vector_M_real_5_43 <= grp_kernel_mmult_fu_10781_ap_return_20;
                out_vector_M_real_5_5 <= grp_kernel_mmult_fu_10781_ap_return_237;
                out_vector_M_real_5_6 <= grp_kernel_mmult_fu_10781_ap_return_236;
                out_vector_M_real_5_7 <= grp_kernel_mmult_fu_10781_ap_return_235;
                out_vector_M_real_5_8 <= grp_kernel_mmult_fu_10781_ap_return_234;
                out_vector_M_real_5_88_reg_21356 <= grp_kernel_mmult_fu_10781_ap_return_20;
                out_vector_M_real_5_89_reg_21361 <= grp_kernel_mmult_fu_10781_ap_return_21;
                out_vector_M_real_5_9 <= grp_kernel_mmult_fu_10781_ap_return_233;
                out_vector_M_real_5_90_reg_21366 <= grp_kernel_mmult_fu_10781_ap_return_22;
                out_vector_M_real_5_91_reg_21371 <= grp_kernel_mmult_fu_10781_ap_return_23;
                out_vector_M_real_5_92_reg_22256 <= grp_kernel_mmult_fu_10781_ap_return_200;
                out_vector_M_real_5_93_reg_22261 <= grp_kernel_mmult_fu_10781_ap_return_201;
                out_vector_M_real_5_94_reg_22266 <= grp_kernel_mmult_fu_10781_ap_return_202;
                out_vector_M_real_5_95_reg_22271 <= grp_kernel_mmult_fu_10781_ap_return_203;
                out_vector_M_real_5_96_reg_22276 <= grp_kernel_mmult_fu_10781_ap_return_204;
                out_vector_M_real_5_97_reg_22281 <= grp_kernel_mmult_fu_10781_ap_return_205;
                out_vector_M_real_5_98_reg_22286 <= grp_kernel_mmult_fu_10781_ap_return_206;
                out_vector_M_real_5_99_reg_22291 <= grp_kernel_mmult_fu_10781_ap_return_207;
                out_vector_M_real_6 <= grp_kernel_mmult_fu_10781_ap_return_255;
                out_vector_M_real_6_1 <= grp_kernel_mmult_fu_10781_ap_return_25;
                out_vector_M_real_6_10 <= grp_kernel_mmult_fu_10781_ap_return_248;
                out_vector_M_real_6_11 <= grp_kernel_mmult_fu_10781_ap_return_247;
                out_vector_M_real_6_12 <= grp_kernel_mmult_fu_10781_ap_return_246;
                out_vector_M_real_6_13 <= grp_kernel_mmult_fu_10781_ap_return_245;
                out_vector_M_real_6_14 <= grp_kernel_mmult_fu_10781_ap_return_244;
                out_vector_M_real_6_15 <= grp_kernel_mmult_fu_10781_ap_return_243;
                out_vector_M_real_6_16 <= grp_kernel_mmult_fu_10781_ap_return_242;
                out_vector_M_real_6_17 <= grp_kernel_mmult_fu_10781_ap_return_241;
                out_vector_M_real_6_18 <= grp_kernel_mmult_fu_10781_ap_return_240;
                out_vector_M_real_6_19 <= grp_kernel_mmult_fu_10781_ap_return_24;
                out_vector_M_real_6_2 <= grp_kernel_mmult_fu_10781_ap_return_26;
                out_vector_M_real_6_3 <= grp_kernel_mmult_fu_10781_ap_return_27;
                out_vector_M_real_6_4 <= grp_kernel_mmult_fu_10781_ap_return_254;
                out_vector_M_real_6_40_reg_21376 <= grp_kernel_mmult_fu_10781_ap_return_24;
                out_vector_M_real_6_41_reg_21381 <= grp_kernel_mmult_fu_10781_ap_return_25;
                out_vector_M_real_6_42_reg_21386 <= grp_kernel_mmult_fu_10781_ap_return_26;
                out_vector_M_real_6_43_reg_21391 <= grp_kernel_mmult_fu_10781_ap_return_27;
                out_vector_M_real_6_44_reg_22456 <= grp_kernel_mmult_fu_10781_ap_return_240;
                out_vector_M_real_6_45_reg_22461 <= grp_kernel_mmult_fu_10781_ap_return_241;
                out_vector_M_real_6_46_reg_22466 <= grp_kernel_mmult_fu_10781_ap_return_242;
                out_vector_M_real_6_47_reg_22471 <= grp_kernel_mmult_fu_10781_ap_return_243;
                out_vector_M_real_6_48_reg_22476 <= grp_kernel_mmult_fu_10781_ap_return_244;
                out_vector_M_real_6_49_reg_22481 <= grp_kernel_mmult_fu_10781_ap_return_245;
                out_vector_M_real_6_5 <= grp_kernel_mmult_fu_10781_ap_return_253;
                out_vector_M_real_6_50_reg_22486 <= grp_kernel_mmult_fu_10781_ap_return_246;
                out_vector_M_real_6_51_reg_22491 <= grp_kernel_mmult_fu_10781_ap_return_247;
                out_vector_M_real_6_52_reg_22496 <= grp_kernel_mmult_fu_10781_ap_return_248;
                out_vector_M_real_6_53_reg_22501 <= grp_kernel_mmult_fu_10781_ap_return_249;
                out_vector_M_real_6_54_reg_22506 <= grp_kernel_mmult_fu_10781_ap_return_250;
                out_vector_M_real_6_55_reg_22511 <= grp_kernel_mmult_fu_10781_ap_return_251;
                out_vector_M_real_6_56_reg_22516 <= grp_kernel_mmult_fu_10781_ap_return_252;
                out_vector_M_real_6_57_reg_22521 <= grp_kernel_mmult_fu_10781_ap_return_253;
                out_vector_M_real_6_58_reg_22526 <= grp_kernel_mmult_fu_10781_ap_return_254;
                out_vector_M_real_6_59_reg_22531 <= grp_kernel_mmult_fu_10781_ap_return_255;
                out_vector_M_real_6_6 <= grp_kernel_mmult_fu_10781_ap_return_252;
                out_vector_M_real_6_7 <= grp_kernel_mmult_fu_10781_ap_return_251;
                out_vector_M_real_6_8 <= grp_kernel_mmult_fu_10781_ap_return_250;
                out_vector_M_real_6_9 <= grp_kernel_mmult_fu_10781_ap_return_249;
                out_vector_M_real_7 <= grp_kernel_mmult_fu_10781_ap_return_28;
                out_vector_M_real_7_1 <= grp_kernel_mmult_fu_10781_ap_return_29;
                out_vector_M_real_7_10_reg_21406 <= grp_kernel_mmult_fu_10781_ap_return_30;
                out_vector_M_real_7_11_reg_21411 <= grp_kernel_mmult_fu_10781_ap_return_31;
                out_vector_M_real_7_2 <= grp_kernel_mmult_fu_10781_ap_return_30;
                out_vector_M_real_7_3 <= grp_kernel_mmult_fu_10781_ap_return_31;
                out_vector_M_real_7_8_reg_21396 <= grp_kernel_mmult_fu_10781_ap_return_28;
                out_vector_M_real_7_9_reg_21401 <= grp_kernel_mmult_fu_10781_ap_return_29;
                out_vector_M_real_8 <= grp_kernel_mmult_fu_10781_ap_return_32;
                out_vector_M_real_8_1 <= grp_kernel_mmult_fu_10781_ap_return_33;
                out_vector_M_real_8_10_reg_21426 <= grp_kernel_mmult_fu_10781_ap_return_34;
                out_vector_M_real_8_11_reg_21431 <= grp_kernel_mmult_fu_10781_ap_return_35;
                out_vector_M_real_8_2 <= grp_kernel_mmult_fu_10781_ap_return_34;
                out_vector_M_real_8_3 <= grp_kernel_mmult_fu_10781_ap_return_35;
                out_vector_M_real_8_8_reg_21416 <= grp_kernel_mmult_fu_10781_ap_return_32;
                out_vector_M_real_8_9_reg_21421 <= grp_kernel_mmult_fu_10781_ap_return_33;
                out_vector_M_real_9 <= grp_kernel_mmult_fu_10781_ap_return_36;
                out_vector_M_real_9_1 <= grp_kernel_mmult_fu_10781_ap_return_37;
                out_vector_M_real_9_10_reg_21446 <= grp_kernel_mmult_fu_10781_ap_return_38;
                out_vector_M_real_9_11_reg_21451 <= grp_kernel_mmult_fu_10781_ap_return_39;
                out_vector_M_real_9_2 <= grp_kernel_mmult_fu_10781_ap_return_38;
                out_vector_M_real_9_3 <= grp_kernel_mmult_fu_10781_ap_return_39;
                out_vector_M_real_9_8_reg_21436 <= grp_kernel_mmult_fu_10781_ap_return_36;
                out_vector_M_real_9_9_reg_21441 <= grp_kernel_mmult_fu_10781_ap_return_37;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                select_ln513_223_reg_22895 <= select_ln513_223_fu_19460_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln102_fu_12578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                trunc_ln106_reg_19959 <= trunc_ln106_fu_12590_p1;
                    zext_ln103_reg_19963(9 downto 8) <= zext_ln103_fu_12612_p1(9 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln72_fu_11908_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    zext_ln73_reg_19895(9 downto 1) <= zext_ln73_fu_11928_p1(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_12231_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    zext_ln83_reg_19919(9 downto 1) <= zext_ln83_fu_12251_p1(9 downto 1);
            end if;
        end if;
    end process;
    zext_ln73_reg_19895(0) <= '0';
    zext_ln73_reg_19895(10) <= '0';
    zext_ln83_reg_19919(0) <= '0';
    zext_ln83_reg_19919(10) <= '0';
    zext_ln103_reg_19963(7 downto 0) <= "00000000";
    zext_ln103_reg_19963(10) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, rxmat_stream_TVALID, xmat_stream_TVALID, out_stream_TREADY, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state13, icmp_ln94_fu_12566_p2, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state24, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln72_fu_11908_p2, ap_CS_fsm_state9, icmp_ln82_fu_12231_p2, ap_CS_fsm_state12, ap_CS_fsm_state14, icmp_ln102_fu_12578_p2, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_ap_done, ap_CS_fsm_state18, icmp_ln113_fu_16745_p2, icmp_ln60_fu_11721_p2, icmp_ln60_1_fu_11727_p2, icmp_ln63_fu_11896_p2, icmp_ln63_1_fu_11902_p2, icmp_ln93_fu_12554_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln60_1_fu_11727_p2 = ap_const_lv1_1) and (icmp_ln60_fu_11721_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln60_fu_11721_p2 = ap_const_lv1_1) and (icmp_ln60_1_fu_11727_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln63_1_fu_11902_p2 = ap_const_lv1_1) and (icmp_ln63_fu_11896_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((icmp_ln63_fu_11896_p2 = ap_const_lv1_1) and (icmp_ln63_1_fu_11902_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln72_fu_11908_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln82_fu_12231_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if ((not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln93_fu_12554_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if ((not(((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln94_fu_12566_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif ((not(((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln102_fu_12578_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif ((not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_kernel_mmult_fu_10781_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln113_fu_16745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((out_stream_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    UnifiedRetVal_i_fu_19831_p3 <= 
        out_vector_M_real_6_58_reg_22526 when (icmp_ln513_254_fu_19826_p2(0) = '1') else 
        select_ln513_253_fu_19819_p3;
    add_ln106_fu_13916_p2 <= std_logic_vector(unsigned(zext_ln103_reg_19963) + unsigned(zext_ln106_fu_13912_p1));
    add_ln60_1_fu_11435_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(phi_ln60_1_reg_10648));
    add_ln60_fu_11429_p2 <= std_logic_vector(unsigned(phi_ln60_reg_10636) + unsigned(ap_const_lv8_1));
    add_ln63_1_fu_11751_p2 <= std_logic_vector(unsigned(phi_ln63_1_reg_10671) + unsigned(ap_const_lv8_1));
    add_ln63_fu_11733_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(phi_ln63_reg_10659));
    add_ln76_fu_11962_p2 <= std_logic_vector(unsigned(zext_ln73_reg_19895) + unsigned(zext_ln76_fu_11958_p1));
    add_ln86_fu_12285_p2 <= std_logic_vector(unsigned(zext_ln83_reg_19919) + unsigned(zext_ln86_fu_12281_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_assign_proc : process(rxmat_stream_TVALID, icmp_ln83_fu_12255_p2)
    begin
                ap_block_state10 <= ((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state13_assign_proc : process(xmat_stream_TVALID, icmp_ln94_fu_12566_p2)
    begin
                ap_block_state13 <= ((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state15_assign_proc : process(xmat_stream_TVALID, icmp_ln103_fu_13896_p2)
    begin
                ap_block_state15 <= ((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(rxmat_stream_TVALID, icmp_ln73_fu_11932_p2)
    begin
                ap_block_state7 <= ((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state18, icmp_ln113_fu_16745_p2)
    begin
        if (((icmp_ln113_fu_16745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18, icmp_ln113_fu_16745_p2)
    begin
        if (((icmp_ln113_fu_16745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln106_fu_14053_p1 <= xmat_stream_TDATA;
    bitcast_ln76_fu_12099_p1 <= rxmat_stream_TDATA;
    bitcast_ln86_fu_12422_p1 <= rxmat_stream_TDATA;
    grp_kernel_mmult_fu_10781_ap_start <= grp_kernel_mmult_fu_10781_ap_start_reg;
    i_1_fu_12237_p2 <= std_logic_vector(unsigned(i9_0_reg_10704) + unsigned(ap_const_lv9_1));
    i_2_fu_12560_p2 <= std_logic_vector(unsigned(i12_0_reg_10726) + unsigned(ap_const_lv9_1));
    i_3_fu_16751_p2 <= std_logic_vector(unsigned(i18_0_reg_10770) + unsigned(ap_const_lv9_1));
    i_4_fu_12584_p2 <= std_logic_vector(unsigned(i15_0_reg_10748) + unsigned(ap_const_lv9_1));
    i_fu_11914_p2 <= std_logic_vector(unsigned(i_0_reg_10682) + unsigned(ap_const_lv9_1));
    icmp_ln102_fu_12578_p2 <= "1" when (i15_0_reg_10748 = ap_const_lv9_100) else "0";
    icmp_ln103_fu_13896_p2 <= "1" when (j16_0_reg_10759 = ap_const_lv9_100) else "0";
    icmp_ln113_fu_16745_p2 <= "1" when (i18_0_reg_10770 = ap_const_lv9_100) else "0";
    icmp_ln513_100_fu_17994_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_64) else "0";
    icmp_ln513_101_fu_18006_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_65) else "0";
    icmp_ln513_102_fu_18018_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_66) else "0";
    icmp_ln513_103_fu_18030_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_67) else "0";
    icmp_ln513_104_fu_18042_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_68) else "0";
    icmp_ln513_105_fu_18054_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_69) else "0";
    icmp_ln513_106_fu_18066_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6A) else "0";
    icmp_ln513_107_fu_18078_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6B) else "0";
    icmp_ln513_108_fu_18090_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6C) else "0";
    icmp_ln513_109_fu_18102_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6D) else "0";
    icmp_ln513_10_fu_16890_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_A) else "0";
    icmp_ln513_110_fu_18114_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6E) else "0";
    icmp_ln513_111_fu_18119_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_6F) else "0";
    icmp_ln513_112_fu_18124_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_70) else "0";
    icmp_ln513_113_fu_18129_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_71) else "0";
    icmp_ln513_114_fu_18157_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_72) else "0";
    icmp_ln513_115_fu_18169_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_73) else "0";
    icmp_ln513_116_fu_18181_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_74) else "0";
    icmp_ln513_117_fu_18193_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_75) else "0";
    icmp_ln513_118_fu_18205_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_76) else "0";
    icmp_ln513_119_fu_18217_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_77) else "0";
    icmp_ln513_11_fu_16903_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_B) else "0";
    icmp_ln513_120_fu_18229_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_78) else "0";
    icmp_ln513_121_fu_18241_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_79) else "0";
    icmp_ln513_122_fu_18253_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7A) else "0";
    icmp_ln513_123_fu_18265_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7B) else "0";
    icmp_ln513_124_fu_18277_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7C) else "0";
    icmp_ln513_125_fu_18289_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7D) else "0";
    icmp_ln513_126_fu_18301_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7E) else "0";
    icmp_ln513_127_fu_18313_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_7F) else "0";
    icmp_ln513_128_fu_18325_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_80) else "0";
    icmp_ln513_129_fu_18337_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_81) else "0";
    icmp_ln513_12_fu_16916_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_C) else "0";
    icmp_ln513_130_fu_18349_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_82) else "0";
    icmp_ln513_131_fu_18361_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_83) else "0";
    icmp_ln513_132_fu_18373_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_84) else "0";
    icmp_ln513_133_fu_18385_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_85) else "0";
    icmp_ln513_134_fu_18397_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_86) else "0";
    icmp_ln513_135_fu_18409_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_87) else "0";
    icmp_ln513_136_fu_18421_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_88) else "0";
    icmp_ln513_137_fu_18433_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_89) else "0";
    icmp_ln513_138_fu_18445_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8A) else "0";
    icmp_ln513_139_fu_18457_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8B) else "0";
    icmp_ln513_13_fu_16929_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_D) else "0";
    icmp_ln513_140_fu_18469_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8C) else "0";
    icmp_ln513_141_fu_18481_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8D) else "0";
    icmp_ln513_142_fu_18493_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8E) else "0";
    icmp_ln513_143_fu_18505_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_8F) else "0";
    icmp_ln513_144_fu_18517_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_90) else "0";
    icmp_ln513_145_fu_18529_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_91) else "0";
    icmp_ln513_146_fu_18541_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_92) else "0";
    icmp_ln513_147_fu_18553_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_93) else "0";
    icmp_ln513_148_fu_18565_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_94) else "0";
    icmp_ln513_149_fu_18570_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_95) else "0";
    icmp_ln513_14_fu_16942_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_E) else "0";
    icmp_ln513_150_fu_18575_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_96) else "0";
    icmp_ln513_151_fu_18580_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_97) else "0";
    icmp_ln513_152_fu_18608_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_98) else "0";
    icmp_ln513_153_fu_18620_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_99) else "0";
    icmp_ln513_154_fu_18632_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9A) else "0";
    icmp_ln513_155_fu_18644_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9B) else "0";
    icmp_ln513_156_fu_18656_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9C) else "0";
    icmp_ln513_157_fu_18668_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9D) else "0";
    icmp_ln513_158_fu_18680_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9E) else "0";
    icmp_ln513_159_fu_18692_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_9F) else "0";
    icmp_ln513_15_fu_16955_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_F) else "0";
    icmp_ln513_160_fu_18704_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A0) else "0";
    icmp_ln513_161_fu_18716_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A1) else "0";
    icmp_ln513_162_fu_18728_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A2) else "0";
    icmp_ln513_163_fu_18740_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A3) else "0";
    icmp_ln513_164_fu_18752_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A4) else "0";
    icmp_ln513_165_fu_18764_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A5) else "0";
    icmp_ln513_166_fu_18776_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A6) else "0";
    icmp_ln513_167_fu_18788_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A7) else "0";
    icmp_ln513_168_fu_18800_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A8) else "0";
    icmp_ln513_169_fu_18812_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_A9) else "0";
    icmp_ln513_16_fu_16968_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_10) else "0";
    icmp_ln513_170_fu_18824_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AA) else "0";
    icmp_ln513_171_fu_18836_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AB) else "0";
    icmp_ln513_172_fu_18848_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AC) else "0";
    icmp_ln513_173_fu_18860_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AD) else "0";
    icmp_ln513_174_fu_18872_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AE) else "0";
    icmp_ln513_175_fu_18884_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_AF) else "0";
    icmp_ln513_176_fu_18896_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B0) else "0";
    icmp_ln513_177_fu_18908_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B1) else "0";
    icmp_ln513_178_fu_18920_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B2) else "0";
    icmp_ln513_179_fu_18932_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B3) else "0";
    icmp_ln513_17_fu_16981_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_11) else "0";
    icmp_ln513_180_fu_18944_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B4) else "0";
    icmp_ln513_181_fu_18956_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B5) else "0";
    icmp_ln513_182_fu_18968_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B6) else "0";
    icmp_ln513_183_fu_18980_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B7) else "0";
    icmp_ln513_184_fu_18992_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B8) else "0";
    icmp_ln513_185_fu_19004_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_B9) else "0";
    icmp_ln513_186_fu_19016_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BA) else "0";
    icmp_ln513_187_fu_19021_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BB) else "0";
    icmp_ln513_188_fu_19026_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BC) else "0";
    icmp_ln513_189_fu_19031_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BD) else "0";
    icmp_ln513_18_fu_16994_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_12) else "0";
    icmp_ln513_190_fu_19059_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BE) else "0";
    icmp_ln513_191_fu_19071_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_BF) else "0";
    icmp_ln513_192_fu_19083_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C0) else "0";
    icmp_ln513_193_fu_19095_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C1) else "0";
    icmp_ln513_194_fu_19107_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C2) else "0";
    icmp_ln513_195_fu_19119_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C3) else "0";
    icmp_ln513_196_fu_19131_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C4) else "0";
    icmp_ln513_197_fu_19143_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C5) else "0";
    icmp_ln513_198_fu_19155_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C6) else "0";
    icmp_ln513_199_fu_19167_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C7) else "0";
    icmp_ln513_19_fu_17007_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_13) else "0";
    icmp_ln513_1_fu_16773_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1) else "0";
    icmp_ln513_200_fu_19179_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C8) else "0";
    icmp_ln513_201_fu_19191_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_C9) else "0";
    icmp_ln513_202_fu_19203_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CA) else "0";
    icmp_ln513_203_fu_19215_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CB) else "0";
    icmp_ln513_204_fu_19227_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CC) else "0";
    icmp_ln513_205_fu_19239_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CD) else "0";
    icmp_ln513_206_fu_19251_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CE) else "0";
    icmp_ln513_207_fu_19263_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_CF) else "0";
    icmp_ln513_208_fu_19275_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D0) else "0";
    icmp_ln513_209_fu_19287_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D1) else "0";
    icmp_ln513_20_fu_17020_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_14) else "0";
    icmp_ln513_210_fu_19299_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D2) else "0";
    icmp_ln513_211_fu_19311_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D3) else "0";
    icmp_ln513_212_fu_19323_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D4) else "0";
    icmp_ln513_213_fu_19335_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D5) else "0";
    icmp_ln513_214_fu_19347_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D6) else "0";
    icmp_ln513_215_fu_19359_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D7) else "0";
    icmp_ln513_216_fu_19371_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D8) else "0";
    icmp_ln513_217_fu_19383_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_D9) else "0";
    icmp_ln513_218_fu_19395_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DA) else "0";
    icmp_ln513_219_fu_19407_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DB) else "0";
    icmp_ln513_21_fu_17033_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_15) else "0";
    icmp_ln513_220_fu_19419_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DC) else "0";
    icmp_ln513_221_fu_19431_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DD) else "0";
    icmp_ln513_222_fu_19443_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DE) else "0";
    icmp_ln513_223_fu_19455_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_DF) else "0";
    icmp_ln513_224_fu_19467_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E0) else "0";
    icmp_ln513_225_fu_19478_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E1) else "0";
    icmp_ln513_226_fu_19490_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E2) else "0";
    icmp_ln513_227_fu_19502_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E3) else "0";
    icmp_ln513_228_fu_19514_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E4) else "0";
    icmp_ln513_229_fu_19526_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E5) else "0";
    icmp_ln513_22_fu_17046_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_16) else "0";
    icmp_ln513_230_fu_19538_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E6) else "0";
    icmp_ln513_231_fu_19550_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E7) else "0";
    icmp_ln513_232_fu_19562_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E8) else "0";
    icmp_ln513_233_fu_19574_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_E9) else "0";
    icmp_ln513_234_fu_19586_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_EA) else "0";
    icmp_ln513_235_fu_19598_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_EB) else "0";
    icmp_ln513_236_fu_19610_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_EC) else "0";
    icmp_ln513_237_fu_19622_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_ED) else "0";
    icmp_ln513_238_fu_19634_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_EE) else "0";
    icmp_ln513_239_fu_19646_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_EF) else "0";
    icmp_ln513_23_fu_17059_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_17) else "0";
    icmp_ln513_240_fu_19658_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F0) else "0";
    icmp_ln513_241_fu_19670_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F1) else "0";
    icmp_ln513_242_fu_19682_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F2) else "0";
    icmp_ln513_243_fu_19694_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F3) else "0";
    icmp_ln513_244_fu_19706_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F4) else "0";
    icmp_ln513_245_fu_19718_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F5) else "0";
    icmp_ln513_246_fu_19730_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F6) else "0";
    icmp_ln513_247_fu_19742_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F7) else "0";
    icmp_ln513_248_fu_19754_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F8) else "0";
    icmp_ln513_249_fu_19766_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_F9) else "0";
    icmp_ln513_24_fu_17072_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_18) else "0";
    icmp_ln513_250_fu_19778_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_FA) else "0";
    icmp_ln513_251_fu_19790_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_FB) else "0";
    icmp_ln513_252_fu_19802_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_FC) else "0";
    icmp_ln513_253_fu_19814_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_FD) else "0";
    icmp_ln513_254_fu_19826_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_FE) else "0";
    icmp_ln513_25_fu_17085_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_19) else "0";
    icmp_ln513_26_fu_17098_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1A) else "0";
    icmp_ln513_27_fu_17111_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1B) else "0";
    icmp_ln513_28_fu_17124_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1C) else "0";
    icmp_ln513_29_fu_17137_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1D) else "0";
    icmp_ln513_2_fu_16786_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_2) else "0";
    icmp_ln513_30_fu_17150_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1E) else "0";
    icmp_ln513_31_fu_17163_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_1F) else "0";
    icmp_ln513_32_fu_17176_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_20) else "0";
    icmp_ln513_33_fu_17189_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_21) else "0";
    icmp_ln513_34_fu_17202_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_22) else "0";
    icmp_ln513_35_fu_17208_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_23) else "0";
    icmp_ln513_36_fu_17214_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_24) else "0";
    icmp_ln513_37_fu_17220_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_25) else "0";
    icmp_ln513_38_fu_17255_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_26) else "0";
    icmp_ln513_39_fu_17267_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_27) else "0";
    icmp_ln513_3_fu_16799_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_3) else "0";
    icmp_ln513_40_fu_17279_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_28) else "0";
    icmp_ln513_41_fu_17291_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_29) else "0";
    icmp_ln513_42_fu_17303_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2A) else "0";
    icmp_ln513_43_fu_17315_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2B) else "0";
    icmp_ln513_44_fu_17327_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2C) else "0";
    icmp_ln513_45_fu_17339_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2D) else "0";
    icmp_ln513_46_fu_17351_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2E) else "0";
    icmp_ln513_47_fu_17363_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_2F) else "0";
    icmp_ln513_48_fu_17375_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_30) else "0";
    icmp_ln513_49_fu_17387_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_31) else "0";
    icmp_ln513_4_fu_16812_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_4) else "0";
    icmp_ln513_50_fu_17399_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_32) else "0";
    icmp_ln513_51_fu_17411_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_33) else "0";
    icmp_ln513_52_fu_17423_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_34) else "0";
    icmp_ln513_53_fu_17435_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_35) else "0";
    icmp_ln513_54_fu_17447_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_36) else "0";
    icmp_ln513_55_fu_17459_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_37) else "0";
    icmp_ln513_56_fu_17471_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_38) else "0";
    icmp_ln513_57_fu_17483_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_39) else "0";
    icmp_ln513_58_fu_17495_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3A) else "0";
    icmp_ln513_59_fu_17507_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3B) else "0";
    icmp_ln513_5_fu_16825_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_5) else "0";
    icmp_ln513_60_fu_17519_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3C) else "0";
    icmp_ln513_61_fu_17531_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3D) else "0";
    icmp_ln513_62_fu_17543_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3E) else "0";
    icmp_ln513_63_fu_17555_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_3F) else "0";
    icmp_ln513_64_fu_17567_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_40) else "0";
    icmp_ln513_65_fu_17579_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_41) else "0";
    icmp_ln513_66_fu_17591_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_42) else "0";
    icmp_ln513_67_fu_17603_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_43) else "0";
    icmp_ln513_68_fu_17615_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_44) else "0";
    icmp_ln513_69_fu_17627_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_45) else "0";
    icmp_ln513_6_fu_16838_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_6) else "0";
    icmp_ln513_70_fu_17639_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_46) else "0";
    icmp_ln513_71_fu_17651_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_47) else "0";
    icmp_ln513_72_fu_17663_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_48) else "0";
    icmp_ln513_73_fu_17668_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_49) else "0";
    icmp_ln513_74_fu_17673_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4A) else "0";
    icmp_ln513_75_fu_17678_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4B) else "0";
    icmp_ln513_76_fu_17706_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4C) else "0";
    icmp_ln513_77_fu_17718_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4D) else "0";
    icmp_ln513_78_fu_17730_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4E) else "0";
    icmp_ln513_79_fu_17742_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_4F) else "0";
    icmp_ln513_7_fu_16851_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_7) else "0";
    icmp_ln513_80_fu_17754_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_50) else "0";
    icmp_ln513_81_fu_17766_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_51) else "0";
    icmp_ln513_82_fu_17778_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_52) else "0";
    icmp_ln513_83_fu_17790_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_53) else "0";
    icmp_ln513_84_fu_17802_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_54) else "0";
    icmp_ln513_85_fu_17814_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_55) else "0";
    icmp_ln513_86_fu_17826_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_56) else "0";
    icmp_ln513_87_fu_17838_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_57) else "0";
    icmp_ln513_88_fu_17850_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_58) else "0";
    icmp_ln513_89_fu_17862_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_59) else "0";
    icmp_ln513_8_fu_16864_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_8) else "0";
    icmp_ln513_90_fu_17874_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5A) else "0";
    icmp_ln513_91_fu_17886_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5B) else "0";
    icmp_ln513_92_fu_17898_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5C) else "0";
    icmp_ln513_93_fu_17910_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5D) else "0";
    icmp_ln513_94_fu_17922_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5E) else "0";
    icmp_ln513_95_fu_17934_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_5F) else "0";
    icmp_ln513_96_fu_17946_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_60) else "0";
    icmp_ln513_97_fu_17958_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_61) else "0";
    icmp_ln513_98_fu_17970_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_62) else "0";
    icmp_ln513_99_fu_17982_p2 <= "1" when (trunc_ln118_reg_22544 = ap_const_lv8_63) else "0";
    icmp_ln513_9_fu_16877_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_9) else "0";
    icmp_ln513_fu_16761_p2 <= "1" when (trunc_ln118_fu_16757_p1 = ap_const_lv8_0) else "0";
    icmp_ln60_1_fu_11727_p2 <= "1" when (phi_ln60_reg_10636 = ap_const_lv8_FF) else "0";
    icmp_ln60_fu_11721_p2 <= "1" when (phi_ln60_1_reg_10648 = ap_const_lv8_FF) else "0";
    icmp_ln63_1_fu_11902_p2 <= "1" when (phi_ln63_reg_10659 = ap_const_lv8_FF) else "0";
    icmp_ln63_fu_11896_p2 <= "1" when (phi_ln63_1_reg_10671 = ap_const_lv8_FF) else "0";
    icmp_ln72_fu_11908_p2 <= "1" when (i_0_reg_10682 = ap_const_lv9_100) else "0";
    icmp_ln73_fu_11932_p2 <= "1" when (j_0_reg_10693 = ap_const_lv9_100) else "0";
    icmp_ln82_fu_12231_p2 <= "1" when (i9_0_reg_10704 = ap_const_lv9_100) else "0";
    icmp_ln83_fu_12255_p2 <= "1" when (j10_0_reg_10715 = ap_const_lv9_100) else "0";
    icmp_ln93_fu_12554_p2 <= "1" when (i12_0_reg_10726 = ap_const_lv9_100) else "0";
    icmp_ln94_fu_12566_p2 <= "1" when (j13_0_reg_10737 = ap_const_lv9_100) else "0";
    j_1_fu_12572_p2 <= std_logic_vector(unsigned(j13_0_reg_10737) + unsigned(ap_const_lv9_1));
    j_2_fu_12261_p2 <= std_logic_vector(unsigned(j10_0_reg_10715) + unsigned(ap_const_lv9_1));
    j_3_fu_13902_p2 <= std_logic_vector(unsigned(j16_0_reg_10759) + unsigned(ap_const_lv9_1));
    j_fu_11938_p2 <= std_logic_vector(unsigned(j_0_reg_10693) + unsigned(ap_const_lv9_1));
    lshr_ln3_fu_12594_p4 <= i15_0_reg_10748(8 downto 7);
    out_stream_TDATA <= UnifiedRetVal_i_fu_19831_p3;

    out_stream_TDATA_blk_n_assign_proc : process(out_stream_TREADY, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TKEEP <= ap_const_lv4_F;
    out_stream_TLAST <= temp_last_V_reg_22790;
    out_stream_TSTRB <= ap_const_lv4_F;

    out_stream_TVALID_assign_proc : process(out_stream_TREADY, ap_CS_fsm_state24)
    begin
        if (((out_stream_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_0_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_0_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_0_address0 <= grp_kernel_mmult_fu_10781_a_M_imag_address0;
        else 
            rxmat_M_imag_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag_ce0;
        else 
            rxmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_0_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag_ce1;
        else 
            rxmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_0_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_0_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_0_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_0_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_0)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_0)))) then 
            rxmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_100_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag227_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_100_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_100_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_100_address0 <= grp_kernel_mmult_fu_10781_a_M_imag227_address0;
        else 
            rxmat_M_imag_100_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_100_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag227_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_100_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_100_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag227_ce0;
        else 
            rxmat_M_imag_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_100_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag227_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_100_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag227_ce1;
        else 
            rxmat_M_imag_100_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_100_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_100_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_100_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_100_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_100_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_64)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_64)))) then 
            rxmat_M_imag_100_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_101_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag228_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_101_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_101_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_101_address0 <= grp_kernel_mmult_fu_10781_a_M_imag228_address0;
        else 
            rxmat_M_imag_101_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_101_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag228_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_101_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_101_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag228_ce0;
        else 
            rxmat_M_imag_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_101_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag228_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_101_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag228_ce1;
        else 
            rxmat_M_imag_101_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_101_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_101_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_101_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_101_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_101_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_65)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_65)))) then 
            rxmat_M_imag_101_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_102_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag229_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_102_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_102_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_102_address0 <= grp_kernel_mmult_fu_10781_a_M_imag229_address0;
        else 
            rxmat_M_imag_102_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_102_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag229_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_102_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_102_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag229_ce0;
        else 
            rxmat_M_imag_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_102_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag229_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_102_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag229_ce1;
        else 
            rxmat_M_imag_102_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_102_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_102_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_102_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_102_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_102_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_66)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_66)))) then 
            rxmat_M_imag_102_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_103_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag230_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_103_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_103_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_103_address0 <= grp_kernel_mmult_fu_10781_a_M_imag230_address0;
        else 
            rxmat_M_imag_103_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_103_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag230_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_103_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_103_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag230_ce0;
        else 
            rxmat_M_imag_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_103_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag230_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_103_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag230_ce1;
        else 
            rxmat_M_imag_103_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_103_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_103_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_103_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_103_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_103_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_67)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_67)))) then 
            rxmat_M_imag_103_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_104_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag231_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_104_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_104_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_104_address0 <= grp_kernel_mmult_fu_10781_a_M_imag231_address0;
        else 
            rxmat_M_imag_104_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_104_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag231_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_104_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_104_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag231_ce0;
        else 
            rxmat_M_imag_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_104_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag231_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_104_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag231_ce1;
        else 
            rxmat_M_imag_104_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_104_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_104_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_104_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_104_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_104_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_68)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_68)))) then 
            rxmat_M_imag_104_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_105_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag232_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_105_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_105_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_105_address0 <= grp_kernel_mmult_fu_10781_a_M_imag232_address0;
        else 
            rxmat_M_imag_105_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_105_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag232_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_105_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_105_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag232_ce0;
        else 
            rxmat_M_imag_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_105_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag232_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_105_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag232_ce1;
        else 
            rxmat_M_imag_105_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_105_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_105_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_105_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_105_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_105_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_69)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_69)))) then 
            rxmat_M_imag_105_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_106_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag233_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_106_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_106_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_106_address0 <= grp_kernel_mmult_fu_10781_a_M_imag233_address0;
        else 
            rxmat_M_imag_106_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_106_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag233_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_106_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_106_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag233_ce0;
        else 
            rxmat_M_imag_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_106_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag233_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_106_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag233_ce1;
        else 
            rxmat_M_imag_106_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_106_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_106_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_106_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_106_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_106_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6A)))) then 
            rxmat_M_imag_106_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_107_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag234_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_107_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_107_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_107_address0 <= grp_kernel_mmult_fu_10781_a_M_imag234_address0;
        else 
            rxmat_M_imag_107_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_107_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag234_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_107_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_107_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag234_ce0;
        else 
            rxmat_M_imag_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_107_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag234_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_107_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag234_ce1;
        else 
            rxmat_M_imag_107_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_107_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_107_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_107_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_107_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_107_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6B)))) then 
            rxmat_M_imag_107_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_108_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag235_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_108_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_108_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_108_address0 <= grp_kernel_mmult_fu_10781_a_M_imag235_address0;
        else 
            rxmat_M_imag_108_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_108_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag235_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_108_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_108_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag235_ce0;
        else 
            rxmat_M_imag_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_108_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag235_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_108_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag235_ce1;
        else 
            rxmat_M_imag_108_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_108_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_108_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_108_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_108_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_108_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6C)))) then 
            rxmat_M_imag_108_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_109_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag236_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_109_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_109_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_109_address0 <= grp_kernel_mmult_fu_10781_a_M_imag236_address0;
        else 
            rxmat_M_imag_109_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_109_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag236_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_109_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_109_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag236_ce0;
        else 
            rxmat_M_imag_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_109_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag236_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_109_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag236_ce1;
        else 
            rxmat_M_imag_109_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_109_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_109_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_109_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_109_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_109_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6D)))) then 
            rxmat_M_imag_109_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag137_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_10_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_10_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_10_address0 <= grp_kernel_mmult_fu_10781_a_M_imag137_address0;
        else 
            rxmat_M_imag_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_10_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag137_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag137_ce0;
        else 
            rxmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag137_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_10_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag137_ce1;
        else 
            rxmat_M_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_10_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_10_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_10_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_10_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_A)))) then 
            rxmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_110_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag237_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_110_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_110_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_110_address0 <= grp_kernel_mmult_fu_10781_a_M_imag237_address0;
        else 
            rxmat_M_imag_110_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_110_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag237_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_110_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_110_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag237_ce0;
        else 
            rxmat_M_imag_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_110_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag237_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_110_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag237_ce1;
        else 
            rxmat_M_imag_110_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_110_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_110_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_110_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_110_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_110_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6E)))) then 
            rxmat_M_imag_110_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_111_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag238_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_111_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_111_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_111_address0 <= grp_kernel_mmult_fu_10781_a_M_imag238_address0;
        else 
            rxmat_M_imag_111_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_111_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag238_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_111_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_111_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag238_ce0;
        else 
            rxmat_M_imag_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_111_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag238_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_111_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag238_ce1;
        else 
            rxmat_M_imag_111_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_111_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_111_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_111_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_111_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_111_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6F)))) then 
            rxmat_M_imag_111_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_112_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag239_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_112_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_112_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_112_address0 <= grp_kernel_mmult_fu_10781_a_M_imag239_address0;
        else 
            rxmat_M_imag_112_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_112_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag239_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_112_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_112_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag239_ce0;
        else 
            rxmat_M_imag_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_112_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag239_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_112_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag239_ce1;
        else 
            rxmat_M_imag_112_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_112_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_112_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_112_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_112_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_112_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_70)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_70)))) then 
            rxmat_M_imag_112_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_113_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag240_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_113_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_113_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_113_address0 <= grp_kernel_mmult_fu_10781_a_M_imag240_address0;
        else 
            rxmat_M_imag_113_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_113_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag240_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_113_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_113_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag240_ce0;
        else 
            rxmat_M_imag_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_113_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag240_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_113_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag240_ce1;
        else 
            rxmat_M_imag_113_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_113_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_113_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_113_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_113_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_113_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_71)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_71)))) then 
            rxmat_M_imag_113_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_114_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag241_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_114_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_114_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_114_address0 <= grp_kernel_mmult_fu_10781_a_M_imag241_address0;
        else 
            rxmat_M_imag_114_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_114_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag241_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_114_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_114_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag241_ce0;
        else 
            rxmat_M_imag_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_114_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag241_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_114_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag241_ce1;
        else 
            rxmat_M_imag_114_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_114_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_114_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_114_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_114_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_114_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_72)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_72)))) then 
            rxmat_M_imag_114_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_115_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag242_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_115_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_115_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_115_address0 <= grp_kernel_mmult_fu_10781_a_M_imag242_address0;
        else 
            rxmat_M_imag_115_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_115_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag242_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_115_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_115_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag242_ce0;
        else 
            rxmat_M_imag_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_115_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag242_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_115_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag242_ce1;
        else 
            rxmat_M_imag_115_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_115_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_115_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_115_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_115_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_115_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_73)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_73)))) then 
            rxmat_M_imag_115_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_116_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag243_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_116_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_116_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_116_address0 <= grp_kernel_mmult_fu_10781_a_M_imag243_address0;
        else 
            rxmat_M_imag_116_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_116_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag243_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_116_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_116_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag243_ce0;
        else 
            rxmat_M_imag_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_116_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag243_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_116_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag243_ce1;
        else 
            rxmat_M_imag_116_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_116_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_116_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_116_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_116_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_116_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_74)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_74)))) then 
            rxmat_M_imag_116_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_117_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag244_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_117_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_117_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_117_address0 <= grp_kernel_mmult_fu_10781_a_M_imag244_address0;
        else 
            rxmat_M_imag_117_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_117_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag244_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_117_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_117_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag244_ce0;
        else 
            rxmat_M_imag_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_117_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag244_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_117_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag244_ce1;
        else 
            rxmat_M_imag_117_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_117_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_117_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_117_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_117_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_117_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_75)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_75)))) then 
            rxmat_M_imag_117_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_118_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag245_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_118_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_118_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_118_address0 <= grp_kernel_mmult_fu_10781_a_M_imag245_address0;
        else 
            rxmat_M_imag_118_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_118_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag245_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_118_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_118_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag245_ce0;
        else 
            rxmat_M_imag_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_118_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag245_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_118_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag245_ce1;
        else 
            rxmat_M_imag_118_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_118_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_118_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_118_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_118_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_118_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_76)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_76)))) then 
            rxmat_M_imag_118_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_119_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag246_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_119_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_119_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_119_address0 <= grp_kernel_mmult_fu_10781_a_M_imag246_address0;
        else 
            rxmat_M_imag_119_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_119_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag246_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_119_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_119_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag246_ce0;
        else 
            rxmat_M_imag_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_119_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag246_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_119_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag246_ce1;
        else 
            rxmat_M_imag_119_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_119_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_119_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_119_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_119_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_119_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_77)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_77)))) then 
            rxmat_M_imag_119_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag138_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_11_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_11_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_11_address0 <= grp_kernel_mmult_fu_10781_a_M_imag138_address0;
        else 
            rxmat_M_imag_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_11_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag138_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag138_ce0;
        else 
            rxmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag138_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_11_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag138_ce1;
        else 
            rxmat_M_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_11_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_11_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_11_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_11_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_B)))) then 
            rxmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_120_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag247_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_120_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_120_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_120_address0 <= grp_kernel_mmult_fu_10781_a_M_imag247_address0;
        else 
            rxmat_M_imag_120_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_120_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag247_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_120_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_120_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag247_ce0;
        else 
            rxmat_M_imag_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_120_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag247_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_120_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag247_ce1;
        else 
            rxmat_M_imag_120_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_120_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_120_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_120_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_120_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_120_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_78)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_78)))) then 
            rxmat_M_imag_120_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_121_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag248_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_121_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_121_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_121_address0 <= grp_kernel_mmult_fu_10781_a_M_imag248_address0;
        else 
            rxmat_M_imag_121_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_121_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag248_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_121_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_121_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag248_ce0;
        else 
            rxmat_M_imag_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_121_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag248_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_121_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag248_ce1;
        else 
            rxmat_M_imag_121_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_121_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_121_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_121_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_121_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_121_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_79)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_79)))) then 
            rxmat_M_imag_121_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_122_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag249_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_122_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_122_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_122_address0 <= grp_kernel_mmult_fu_10781_a_M_imag249_address0;
        else 
            rxmat_M_imag_122_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_122_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag249_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_122_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_122_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag249_ce0;
        else 
            rxmat_M_imag_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_122_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag249_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_122_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag249_ce1;
        else 
            rxmat_M_imag_122_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_122_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_122_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_122_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_122_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_122_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7A)))) then 
            rxmat_M_imag_122_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_123_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag250_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_123_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_123_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_123_address0 <= grp_kernel_mmult_fu_10781_a_M_imag250_address0;
        else 
            rxmat_M_imag_123_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_123_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag250_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_123_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_123_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag250_ce0;
        else 
            rxmat_M_imag_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_123_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag250_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_123_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag250_ce1;
        else 
            rxmat_M_imag_123_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_123_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_123_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_123_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_123_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_123_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7B)))) then 
            rxmat_M_imag_123_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_124_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag251_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_124_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_124_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_124_address0 <= grp_kernel_mmult_fu_10781_a_M_imag251_address0;
        else 
            rxmat_M_imag_124_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_124_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag251_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_124_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_124_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag251_ce0;
        else 
            rxmat_M_imag_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_124_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag251_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_124_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag251_ce1;
        else 
            rxmat_M_imag_124_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_124_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_124_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_124_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_124_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_124_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7C)))) then 
            rxmat_M_imag_124_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_125_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag252_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_125_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_125_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_125_address0 <= grp_kernel_mmult_fu_10781_a_M_imag252_address0;
        else 
            rxmat_M_imag_125_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_125_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag252_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_125_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_125_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag252_ce0;
        else 
            rxmat_M_imag_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_125_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag252_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_125_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag252_ce1;
        else 
            rxmat_M_imag_125_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_125_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_125_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_125_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_125_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_125_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7D)))) then 
            rxmat_M_imag_125_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_126_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag253_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_126_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_126_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_126_address0 <= grp_kernel_mmult_fu_10781_a_M_imag253_address0;
        else 
            rxmat_M_imag_126_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_126_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag253_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_126_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_126_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag253_ce0;
        else 
            rxmat_M_imag_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_126_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag253_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_126_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag253_ce1;
        else 
            rxmat_M_imag_126_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_126_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_126_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_126_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_126_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_126_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7E)))) then 
            rxmat_M_imag_126_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_127_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag254_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_127_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_127_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_127_address0 <= grp_kernel_mmult_fu_10781_a_M_imag254_address0;
        else 
            rxmat_M_imag_127_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_127_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag254_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_127_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_127_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag254_ce0;
        else 
            rxmat_M_imag_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_127_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag254_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_127_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag254_ce1;
        else 
            rxmat_M_imag_127_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_127_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_127_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_127_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_127_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_127_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7F)))) then 
            rxmat_M_imag_127_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_127_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag139_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_12_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_12_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_12_address0 <= grp_kernel_mmult_fu_10781_a_M_imag139_address0;
        else 
            rxmat_M_imag_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_12_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag139_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag139_ce0;
        else 
            rxmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag139_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_12_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag139_ce1;
        else 
            rxmat_M_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_12_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_12_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_12_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_12_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_C)))) then 
            rxmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag140_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_13_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_13_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_13_address0 <= grp_kernel_mmult_fu_10781_a_M_imag140_address0;
        else 
            rxmat_M_imag_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_13_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag140_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag140_ce0;
        else 
            rxmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag140_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_13_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag140_ce1;
        else 
            rxmat_M_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_13_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_13_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_13_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_13_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_D)))) then 
            rxmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag141_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_14_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_14_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_14_address0 <= grp_kernel_mmult_fu_10781_a_M_imag141_address0;
        else 
            rxmat_M_imag_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_14_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag141_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag141_ce0;
        else 
            rxmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag141_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_14_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag141_ce1;
        else 
            rxmat_M_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_14_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_14_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_14_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_14_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_E)))) then 
            rxmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag142_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_15_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_15_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_15_address0 <= grp_kernel_mmult_fu_10781_a_M_imag142_address0;
        else 
            rxmat_M_imag_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_15_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag142_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag142_ce0;
        else 
            rxmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag142_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_15_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag142_ce1;
        else 
            rxmat_M_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_15_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_15_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_15_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_15_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_F)))) then 
            rxmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag143_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_16_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_16_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_16_address0 <= grp_kernel_mmult_fu_10781_a_M_imag143_address0;
        else 
            rxmat_M_imag_16_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_16_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag143_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag143_ce0;
        else 
            rxmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag143_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_16_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag143_ce1;
        else 
            rxmat_M_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_16_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_16_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_16_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_16_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_10)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_10)))) then 
            rxmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag144_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_17_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_17_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_17_address0 <= grp_kernel_mmult_fu_10781_a_M_imag144_address0;
        else 
            rxmat_M_imag_17_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_17_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag144_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag144_ce0;
        else 
            rxmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag144_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_17_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag144_ce1;
        else 
            rxmat_M_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_17_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_17_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_17_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_17_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_11)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_11)))) then 
            rxmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag145_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_18_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_18_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_18_address0 <= grp_kernel_mmult_fu_10781_a_M_imag145_address0;
        else 
            rxmat_M_imag_18_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_18_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag145_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag145_ce0;
        else 
            rxmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag145_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_18_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag145_ce1;
        else 
            rxmat_M_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_18_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_18_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_18_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_18_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_12)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_12)))) then 
            rxmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag146_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_19_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_19_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_19_address0 <= grp_kernel_mmult_fu_10781_a_M_imag146_address0;
        else 
            rxmat_M_imag_19_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_19_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag146_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag146_ce0;
        else 
            rxmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag146_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_19_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag146_ce1;
        else 
            rxmat_M_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_19_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_19_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_19_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_19_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_13)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_13)))) then 
            rxmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag128_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_1_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_1_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_1_address0 <= grp_kernel_mmult_fu_10781_a_M_imag128_address0;
        else 
            rxmat_M_imag_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag128_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag128_ce0;
        else 
            rxmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag128_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_1_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag128_ce1;
        else 
            rxmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_1_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_1_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_1_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_1_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1)))) then 
            rxmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag147_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_20_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_20_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_20_address0 <= grp_kernel_mmult_fu_10781_a_M_imag147_address0;
        else 
            rxmat_M_imag_20_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_20_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag147_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag147_ce0;
        else 
            rxmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag147_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_20_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag147_ce1;
        else 
            rxmat_M_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_20_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_20_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_20_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_20_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_14)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_14)))) then 
            rxmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag148_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_21_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_21_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_21_address0 <= grp_kernel_mmult_fu_10781_a_M_imag148_address0;
        else 
            rxmat_M_imag_21_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_21_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag148_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag148_ce0;
        else 
            rxmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag148_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_21_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag148_ce1;
        else 
            rxmat_M_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_21_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_21_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_21_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_21_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_15)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_15)))) then 
            rxmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag149_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_22_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_22_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_22_address0 <= grp_kernel_mmult_fu_10781_a_M_imag149_address0;
        else 
            rxmat_M_imag_22_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_22_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag149_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag149_ce0;
        else 
            rxmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag149_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_22_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag149_ce1;
        else 
            rxmat_M_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_22_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_22_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_22_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_22_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_16)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_16)))) then 
            rxmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag150_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_23_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_23_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_23_address0 <= grp_kernel_mmult_fu_10781_a_M_imag150_address0;
        else 
            rxmat_M_imag_23_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_23_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag150_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag150_ce0;
        else 
            rxmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag150_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_23_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag150_ce1;
        else 
            rxmat_M_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_23_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_23_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_23_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_23_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_17)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_17)))) then 
            rxmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag151_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_24_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_24_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_24_address0 <= grp_kernel_mmult_fu_10781_a_M_imag151_address0;
        else 
            rxmat_M_imag_24_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_24_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag151_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag151_ce0;
        else 
            rxmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag151_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_24_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag151_ce1;
        else 
            rxmat_M_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_24_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_24_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_24_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_24_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_18)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_18)))) then 
            rxmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag152_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_25_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_25_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_25_address0 <= grp_kernel_mmult_fu_10781_a_M_imag152_address0;
        else 
            rxmat_M_imag_25_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_25_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag152_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag152_ce0;
        else 
            rxmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag152_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_25_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag152_ce1;
        else 
            rxmat_M_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_25_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_25_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_25_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_25_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_19)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_19)))) then 
            rxmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag153_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_26_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_26_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_26_address0 <= grp_kernel_mmult_fu_10781_a_M_imag153_address0;
        else 
            rxmat_M_imag_26_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_26_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag153_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag153_ce0;
        else 
            rxmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag153_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_26_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag153_ce1;
        else 
            rxmat_M_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_26_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_26_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_26_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_26_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1A)))) then 
            rxmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag154_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_27_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_27_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_27_address0 <= grp_kernel_mmult_fu_10781_a_M_imag154_address0;
        else 
            rxmat_M_imag_27_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_27_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag154_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag154_ce0;
        else 
            rxmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag154_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_27_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag154_ce1;
        else 
            rxmat_M_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_27_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_27_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_27_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_27_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1B)))) then 
            rxmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag155_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_28_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_28_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_28_address0 <= grp_kernel_mmult_fu_10781_a_M_imag155_address0;
        else 
            rxmat_M_imag_28_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_28_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag155_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag155_ce0;
        else 
            rxmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag155_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_28_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag155_ce1;
        else 
            rxmat_M_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_28_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_28_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_28_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_28_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1C)))) then 
            rxmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag156_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_29_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_29_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_29_address0 <= grp_kernel_mmult_fu_10781_a_M_imag156_address0;
        else 
            rxmat_M_imag_29_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_29_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag156_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag156_ce0;
        else 
            rxmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag156_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_29_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag156_ce1;
        else 
            rxmat_M_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_29_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_29_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_29_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_29_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1D)))) then 
            rxmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag129_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_2_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_2_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_2_address0 <= grp_kernel_mmult_fu_10781_a_M_imag129_address0;
        else 
            rxmat_M_imag_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag129_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag129_ce0;
        else 
            rxmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag129_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_2_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag129_ce1;
        else 
            rxmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_2_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_2_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_2_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_2_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2)))) then 
            rxmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag157_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_30_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_30_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_30_address0 <= grp_kernel_mmult_fu_10781_a_M_imag157_address0;
        else 
            rxmat_M_imag_30_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_30_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag157_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag157_ce0;
        else 
            rxmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag157_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_30_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag157_ce1;
        else 
            rxmat_M_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_30_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_30_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_30_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_30_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1E)))) then 
            rxmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag158_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_31_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_31_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_31_address0 <= grp_kernel_mmult_fu_10781_a_M_imag158_address0;
        else 
            rxmat_M_imag_31_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_31_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag158_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag158_ce0;
        else 
            rxmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag158_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_31_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag158_ce1;
        else 
            rxmat_M_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_31_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_31_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_31_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_31_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_1F)))) then 
            rxmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_32_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag159_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_32_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_32_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_32_address0 <= grp_kernel_mmult_fu_10781_a_M_imag159_address0;
        else 
            rxmat_M_imag_32_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_32_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag159_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_32_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag159_ce0;
        else 
            rxmat_M_imag_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_32_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag159_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_32_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag159_ce1;
        else 
            rxmat_M_imag_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_32_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_32_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_32_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_32_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_20)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_20)))) then 
            rxmat_M_imag_32_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_33_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag160_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_33_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_33_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_33_address0 <= grp_kernel_mmult_fu_10781_a_M_imag160_address0;
        else 
            rxmat_M_imag_33_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_33_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag160_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_33_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag160_ce0;
        else 
            rxmat_M_imag_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_33_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag160_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_33_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag160_ce1;
        else 
            rxmat_M_imag_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_33_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_33_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_33_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_33_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_21)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_21)))) then 
            rxmat_M_imag_33_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_34_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag161_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_34_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_34_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_34_address0 <= grp_kernel_mmult_fu_10781_a_M_imag161_address0;
        else 
            rxmat_M_imag_34_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_34_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag161_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_34_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag161_ce0;
        else 
            rxmat_M_imag_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_34_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag161_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_34_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag161_ce1;
        else 
            rxmat_M_imag_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_34_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_34_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_34_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_34_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_22)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_22)))) then 
            rxmat_M_imag_34_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_35_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag162_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_35_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_35_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_35_address0 <= grp_kernel_mmult_fu_10781_a_M_imag162_address0;
        else 
            rxmat_M_imag_35_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_35_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag162_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_35_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag162_ce0;
        else 
            rxmat_M_imag_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_35_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag162_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_35_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag162_ce1;
        else 
            rxmat_M_imag_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_35_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_35_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_35_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_35_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_23)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_23)))) then 
            rxmat_M_imag_35_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_36_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag163_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_36_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_36_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_36_address0 <= grp_kernel_mmult_fu_10781_a_M_imag163_address0;
        else 
            rxmat_M_imag_36_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_36_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag163_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_36_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag163_ce0;
        else 
            rxmat_M_imag_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_36_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag163_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_36_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag163_ce1;
        else 
            rxmat_M_imag_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_36_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_36_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_36_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_36_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_24)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_24)))) then 
            rxmat_M_imag_36_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_37_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag164_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_37_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_37_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_37_address0 <= grp_kernel_mmult_fu_10781_a_M_imag164_address0;
        else 
            rxmat_M_imag_37_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_37_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag164_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_37_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag164_ce0;
        else 
            rxmat_M_imag_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_37_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag164_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_37_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag164_ce1;
        else 
            rxmat_M_imag_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_37_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_37_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_37_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_37_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_25)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_25)))) then 
            rxmat_M_imag_37_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_38_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag165_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_38_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_38_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_38_address0 <= grp_kernel_mmult_fu_10781_a_M_imag165_address0;
        else 
            rxmat_M_imag_38_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_38_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag165_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_38_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag165_ce0;
        else 
            rxmat_M_imag_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_38_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag165_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_38_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag165_ce1;
        else 
            rxmat_M_imag_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_38_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_38_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_38_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_38_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_26)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_26)))) then 
            rxmat_M_imag_38_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_39_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag166_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_39_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_39_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_39_address0 <= grp_kernel_mmult_fu_10781_a_M_imag166_address0;
        else 
            rxmat_M_imag_39_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_39_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag166_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_39_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag166_ce0;
        else 
            rxmat_M_imag_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_39_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag166_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_39_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag166_ce1;
        else 
            rxmat_M_imag_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_39_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_39_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_39_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_39_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_27)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_27)))) then 
            rxmat_M_imag_39_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag130_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_3_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_3_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_3_address0 <= grp_kernel_mmult_fu_10781_a_M_imag130_address0;
        else 
            rxmat_M_imag_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag130_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag130_ce0;
        else 
            rxmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag130_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_3_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag130_ce1;
        else 
            rxmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_3_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_3_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_3_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_3_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3)))) then 
            rxmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_40_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag167_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_40_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_40_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_40_address0 <= grp_kernel_mmult_fu_10781_a_M_imag167_address0;
        else 
            rxmat_M_imag_40_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_40_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag167_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_40_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag167_ce0;
        else 
            rxmat_M_imag_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_40_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag167_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_40_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag167_ce1;
        else 
            rxmat_M_imag_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_40_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_40_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_40_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_40_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_28)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_28)))) then 
            rxmat_M_imag_40_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_41_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag168_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_41_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_41_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_41_address0 <= grp_kernel_mmult_fu_10781_a_M_imag168_address0;
        else 
            rxmat_M_imag_41_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_41_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag168_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_41_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag168_ce0;
        else 
            rxmat_M_imag_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_41_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag168_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_41_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag168_ce1;
        else 
            rxmat_M_imag_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_41_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_41_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_41_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_41_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_29)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_29)))) then 
            rxmat_M_imag_41_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_42_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag169_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_42_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_42_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_42_address0 <= grp_kernel_mmult_fu_10781_a_M_imag169_address0;
        else 
            rxmat_M_imag_42_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_42_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag169_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_42_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag169_ce0;
        else 
            rxmat_M_imag_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_42_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag169_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_42_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag169_ce1;
        else 
            rxmat_M_imag_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_42_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_42_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_42_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_42_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2A)))) then 
            rxmat_M_imag_42_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_43_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag170_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_43_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_43_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_43_address0 <= grp_kernel_mmult_fu_10781_a_M_imag170_address0;
        else 
            rxmat_M_imag_43_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_43_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag170_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_43_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag170_ce0;
        else 
            rxmat_M_imag_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_43_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag170_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_43_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag170_ce1;
        else 
            rxmat_M_imag_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_43_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_43_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_43_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_43_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2B)))) then 
            rxmat_M_imag_43_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_44_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag171_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_44_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_44_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_44_address0 <= grp_kernel_mmult_fu_10781_a_M_imag171_address0;
        else 
            rxmat_M_imag_44_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_44_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag171_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_44_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag171_ce0;
        else 
            rxmat_M_imag_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_44_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag171_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_44_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag171_ce1;
        else 
            rxmat_M_imag_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_44_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_44_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_44_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_44_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2C)))) then 
            rxmat_M_imag_44_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_45_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag172_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_45_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_45_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_45_address0 <= grp_kernel_mmult_fu_10781_a_M_imag172_address0;
        else 
            rxmat_M_imag_45_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_45_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag172_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_45_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag172_ce0;
        else 
            rxmat_M_imag_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_45_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag172_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_45_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag172_ce1;
        else 
            rxmat_M_imag_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_45_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_45_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_45_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_45_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2D)))) then 
            rxmat_M_imag_45_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_46_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag173_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_46_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_46_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_46_address0 <= grp_kernel_mmult_fu_10781_a_M_imag173_address0;
        else 
            rxmat_M_imag_46_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_46_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag173_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_46_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag173_ce0;
        else 
            rxmat_M_imag_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_46_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag173_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_46_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag173_ce1;
        else 
            rxmat_M_imag_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_46_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_46_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_46_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_46_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2E)))) then 
            rxmat_M_imag_46_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_47_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag174_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_47_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_47_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_47_address0 <= grp_kernel_mmult_fu_10781_a_M_imag174_address0;
        else 
            rxmat_M_imag_47_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_47_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag174_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_47_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag174_ce0;
        else 
            rxmat_M_imag_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_47_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag174_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_47_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag174_ce1;
        else 
            rxmat_M_imag_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_47_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_47_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_47_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_47_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_2F)))) then 
            rxmat_M_imag_47_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_48_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag175_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_48_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_48_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_48_address0 <= grp_kernel_mmult_fu_10781_a_M_imag175_address0;
        else 
            rxmat_M_imag_48_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_48_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag175_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_48_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag175_ce0;
        else 
            rxmat_M_imag_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_48_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag175_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_48_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag175_ce1;
        else 
            rxmat_M_imag_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_48_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_48_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_48_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_48_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_30)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_30)))) then 
            rxmat_M_imag_48_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_49_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag176_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_49_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_49_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_49_address0 <= grp_kernel_mmult_fu_10781_a_M_imag176_address0;
        else 
            rxmat_M_imag_49_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_49_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag176_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_49_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag176_ce0;
        else 
            rxmat_M_imag_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_49_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag176_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_49_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag176_ce1;
        else 
            rxmat_M_imag_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_49_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_49_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_49_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_49_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_31)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_31)))) then 
            rxmat_M_imag_49_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag131_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_4_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_4_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_4_address0 <= grp_kernel_mmult_fu_10781_a_M_imag131_address0;
        else 
            rxmat_M_imag_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_4_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag131_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag131_ce0;
        else 
            rxmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag131_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_4_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag131_ce1;
        else 
            rxmat_M_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_4_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_4_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_4_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_4_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4)))) then 
            rxmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_50_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag177_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_50_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_50_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_50_address0 <= grp_kernel_mmult_fu_10781_a_M_imag177_address0;
        else 
            rxmat_M_imag_50_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_50_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag177_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_50_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag177_ce0;
        else 
            rxmat_M_imag_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_50_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag177_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_50_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag177_ce1;
        else 
            rxmat_M_imag_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_50_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_50_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_50_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_50_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_32)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_32)))) then 
            rxmat_M_imag_50_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_51_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag178_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_51_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_51_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_51_address0 <= grp_kernel_mmult_fu_10781_a_M_imag178_address0;
        else 
            rxmat_M_imag_51_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_51_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag178_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_51_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag178_ce0;
        else 
            rxmat_M_imag_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_51_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag178_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_51_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag178_ce1;
        else 
            rxmat_M_imag_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_51_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_51_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_51_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_51_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_33)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_33)))) then 
            rxmat_M_imag_51_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_52_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag179_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_52_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_52_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_52_address0 <= grp_kernel_mmult_fu_10781_a_M_imag179_address0;
        else 
            rxmat_M_imag_52_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_52_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag179_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_52_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag179_ce0;
        else 
            rxmat_M_imag_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_52_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag179_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_52_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag179_ce1;
        else 
            rxmat_M_imag_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_52_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_52_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_52_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_52_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_34)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_34)))) then 
            rxmat_M_imag_52_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_53_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag180_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_53_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_53_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_53_address0 <= grp_kernel_mmult_fu_10781_a_M_imag180_address0;
        else 
            rxmat_M_imag_53_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_53_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag180_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_53_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag180_ce0;
        else 
            rxmat_M_imag_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_53_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag180_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_53_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag180_ce1;
        else 
            rxmat_M_imag_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_53_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_53_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_53_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_53_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_35)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_35)))) then 
            rxmat_M_imag_53_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_54_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag181_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_54_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_54_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_54_address0 <= grp_kernel_mmult_fu_10781_a_M_imag181_address0;
        else 
            rxmat_M_imag_54_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_54_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag181_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_54_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag181_ce0;
        else 
            rxmat_M_imag_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_54_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag181_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_54_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag181_ce1;
        else 
            rxmat_M_imag_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_54_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_54_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_54_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_54_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_36)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_36)))) then 
            rxmat_M_imag_54_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_55_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag182_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_55_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_55_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_55_address0 <= grp_kernel_mmult_fu_10781_a_M_imag182_address0;
        else 
            rxmat_M_imag_55_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_55_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag182_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_55_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag182_ce0;
        else 
            rxmat_M_imag_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_55_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag182_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_55_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag182_ce1;
        else 
            rxmat_M_imag_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_55_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_55_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_55_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_55_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_37)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_37)))) then 
            rxmat_M_imag_55_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_56_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag183_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_56_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_56_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_56_address0 <= grp_kernel_mmult_fu_10781_a_M_imag183_address0;
        else 
            rxmat_M_imag_56_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_56_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag183_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_56_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag183_ce0;
        else 
            rxmat_M_imag_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_56_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag183_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_56_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag183_ce1;
        else 
            rxmat_M_imag_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_56_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_56_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_56_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_56_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_38)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_38)))) then 
            rxmat_M_imag_56_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_57_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag184_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_57_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_57_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_57_address0 <= grp_kernel_mmult_fu_10781_a_M_imag184_address0;
        else 
            rxmat_M_imag_57_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_57_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag184_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_57_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag184_ce0;
        else 
            rxmat_M_imag_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_57_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag184_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_57_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag184_ce1;
        else 
            rxmat_M_imag_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_57_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_57_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_57_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_57_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_39)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_39)))) then 
            rxmat_M_imag_57_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_58_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag185_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_58_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_58_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_58_address0 <= grp_kernel_mmult_fu_10781_a_M_imag185_address0;
        else 
            rxmat_M_imag_58_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_58_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag185_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_58_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag185_ce0;
        else 
            rxmat_M_imag_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_58_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag185_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_58_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag185_ce1;
        else 
            rxmat_M_imag_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_58_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_58_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_58_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_58_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3A)))) then 
            rxmat_M_imag_58_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_59_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag186_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_59_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_59_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_59_address0 <= grp_kernel_mmult_fu_10781_a_M_imag186_address0;
        else 
            rxmat_M_imag_59_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_59_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag186_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_59_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag186_ce0;
        else 
            rxmat_M_imag_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_59_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag186_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_59_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag186_ce1;
        else 
            rxmat_M_imag_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_59_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_59_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_59_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_59_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3B)))) then 
            rxmat_M_imag_59_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag132_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_5_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_5_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_5_address0 <= grp_kernel_mmult_fu_10781_a_M_imag132_address0;
        else 
            rxmat_M_imag_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_5_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag132_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag132_ce0;
        else 
            rxmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag132_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_5_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag132_ce1;
        else 
            rxmat_M_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_5_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_5_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_5_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_5_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5)))) then 
            rxmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_60_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag187_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_60_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_60_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_60_address0 <= grp_kernel_mmult_fu_10781_a_M_imag187_address0;
        else 
            rxmat_M_imag_60_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_60_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag187_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_60_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag187_ce0;
        else 
            rxmat_M_imag_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_60_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag187_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_60_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag187_ce1;
        else 
            rxmat_M_imag_60_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_60_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_60_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_60_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_60_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3C)))) then 
            rxmat_M_imag_60_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_61_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag188_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_61_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_61_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_61_address0 <= grp_kernel_mmult_fu_10781_a_M_imag188_address0;
        else 
            rxmat_M_imag_61_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_61_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag188_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_61_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag188_ce0;
        else 
            rxmat_M_imag_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_61_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag188_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_61_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag188_ce1;
        else 
            rxmat_M_imag_61_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_61_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_61_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_61_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_61_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3D)))) then 
            rxmat_M_imag_61_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_62_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag189_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_62_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_62_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_62_address0 <= grp_kernel_mmult_fu_10781_a_M_imag189_address0;
        else 
            rxmat_M_imag_62_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_62_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag189_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_62_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag189_ce0;
        else 
            rxmat_M_imag_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_62_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag189_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_62_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag189_ce1;
        else 
            rxmat_M_imag_62_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_62_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_62_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_62_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_62_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3E)))) then 
            rxmat_M_imag_62_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_63_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag190_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_63_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_63_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_63_address0 <= grp_kernel_mmult_fu_10781_a_M_imag190_address0;
        else 
            rxmat_M_imag_63_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_63_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag190_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_63_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag190_ce0;
        else 
            rxmat_M_imag_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_63_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag190_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_63_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag190_ce1;
        else 
            rxmat_M_imag_63_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_63_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_63_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_63_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_63_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_3F)))) then 
            rxmat_M_imag_63_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_64_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag191_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_64_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_64_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_64_address0 <= grp_kernel_mmult_fu_10781_a_M_imag191_address0;
        else 
            rxmat_M_imag_64_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_64_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag191_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_64_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_64_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag191_ce0;
        else 
            rxmat_M_imag_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_64_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag191_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_64_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag191_ce1;
        else 
            rxmat_M_imag_64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_64_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_64_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_64_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_64_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_64_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_40)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_40)))) then 
            rxmat_M_imag_64_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_65_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag192_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_65_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_65_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_65_address0 <= grp_kernel_mmult_fu_10781_a_M_imag192_address0;
        else 
            rxmat_M_imag_65_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_65_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag192_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_65_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_65_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag192_ce0;
        else 
            rxmat_M_imag_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_65_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag192_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_65_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag192_ce1;
        else 
            rxmat_M_imag_65_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_65_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_65_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_65_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_65_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_65_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_41)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_41)))) then 
            rxmat_M_imag_65_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_66_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag193_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_66_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_66_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_66_address0 <= grp_kernel_mmult_fu_10781_a_M_imag193_address0;
        else 
            rxmat_M_imag_66_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_66_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag193_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_66_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_66_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag193_ce0;
        else 
            rxmat_M_imag_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_66_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag193_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_66_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag193_ce1;
        else 
            rxmat_M_imag_66_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_66_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_66_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_66_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_66_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_66_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_42)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_42)))) then 
            rxmat_M_imag_66_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_67_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag194_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_67_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_67_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_67_address0 <= grp_kernel_mmult_fu_10781_a_M_imag194_address0;
        else 
            rxmat_M_imag_67_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_67_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag194_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_67_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_67_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag194_ce0;
        else 
            rxmat_M_imag_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_67_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag194_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_67_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag194_ce1;
        else 
            rxmat_M_imag_67_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_67_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_67_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_67_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_67_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_67_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_43)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_43)))) then 
            rxmat_M_imag_67_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_68_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag195_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_68_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_68_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_68_address0 <= grp_kernel_mmult_fu_10781_a_M_imag195_address0;
        else 
            rxmat_M_imag_68_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_68_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag195_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_68_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_68_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag195_ce0;
        else 
            rxmat_M_imag_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_68_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag195_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_68_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag195_ce1;
        else 
            rxmat_M_imag_68_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_68_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_68_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_68_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_68_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_68_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_44)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_44)))) then 
            rxmat_M_imag_68_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_69_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag196_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_69_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_69_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_69_address0 <= grp_kernel_mmult_fu_10781_a_M_imag196_address0;
        else 
            rxmat_M_imag_69_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_69_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag196_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_69_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_69_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag196_ce0;
        else 
            rxmat_M_imag_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_69_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag196_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_69_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag196_ce1;
        else 
            rxmat_M_imag_69_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_69_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_69_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_69_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_69_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_69_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_45)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_45)))) then 
            rxmat_M_imag_69_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag133_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_6_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_6_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_6_address0 <= grp_kernel_mmult_fu_10781_a_M_imag133_address0;
        else 
            rxmat_M_imag_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_6_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag133_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag133_ce0;
        else 
            rxmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag133_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_6_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag133_ce1;
        else 
            rxmat_M_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_6_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_6_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_6_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_6_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_6)))) then 
            rxmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_70_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag197_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_70_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_70_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_70_address0 <= grp_kernel_mmult_fu_10781_a_M_imag197_address0;
        else 
            rxmat_M_imag_70_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_70_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag197_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_70_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_70_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag197_ce0;
        else 
            rxmat_M_imag_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_70_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag197_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_70_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag197_ce1;
        else 
            rxmat_M_imag_70_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_70_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_70_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_70_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_70_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_70_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_46)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_46)))) then 
            rxmat_M_imag_70_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_71_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag198_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_71_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_71_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_71_address0 <= grp_kernel_mmult_fu_10781_a_M_imag198_address0;
        else 
            rxmat_M_imag_71_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_71_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag198_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_71_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_71_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag198_ce0;
        else 
            rxmat_M_imag_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_71_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag198_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_71_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag198_ce1;
        else 
            rxmat_M_imag_71_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_71_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_71_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_71_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_71_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_71_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_47)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_47)))) then 
            rxmat_M_imag_71_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_72_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag199_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_72_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_72_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_72_address0 <= grp_kernel_mmult_fu_10781_a_M_imag199_address0;
        else 
            rxmat_M_imag_72_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_72_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag199_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_72_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_72_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag199_ce0;
        else 
            rxmat_M_imag_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_72_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag199_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_72_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag199_ce1;
        else 
            rxmat_M_imag_72_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_72_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_72_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_72_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_72_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_72_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_48)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_48)))) then 
            rxmat_M_imag_72_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_73_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag200_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_73_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_73_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_73_address0 <= grp_kernel_mmult_fu_10781_a_M_imag200_address0;
        else 
            rxmat_M_imag_73_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_73_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag200_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_73_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_73_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag200_ce0;
        else 
            rxmat_M_imag_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_73_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag200_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_73_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag200_ce1;
        else 
            rxmat_M_imag_73_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_73_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_73_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_73_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_73_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_73_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_49)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_49)))) then 
            rxmat_M_imag_73_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_74_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag201_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_74_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_74_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_74_address0 <= grp_kernel_mmult_fu_10781_a_M_imag201_address0;
        else 
            rxmat_M_imag_74_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_74_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag201_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_74_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_74_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag201_ce0;
        else 
            rxmat_M_imag_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_74_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag201_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_74_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag201_ce1;
        else 
            rxmat_M_imag_74_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_74_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_74_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_74_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_74_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_74_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4A)))) then 
            rxmat_M_imag_74_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_75_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag202_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_75_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_75_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_75_address0 <= grp_kernel_mmult_fu_10781_a_M_imag202_address0;
        else 
            rxmat_M_imag_75_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_75_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag202_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_75_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_75_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag202_ce0;
        else 
            rxmat_M_imag_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_75_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag202_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_75_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag202_ce1;
        else 
            rxmat_M_imag_75_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_75_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_75_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_75_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_75_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_75_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4B)))) then 
            rxmat_M_imag_75_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_76_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag203_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_76_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_76_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_76_address0 <= grp_kernel_mmult_fu_10781_a_M_imag203_address0;
        else 
            rxmat_M_imag_76_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_76_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag203_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_76_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_76_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag203_ce0;
        else 
            rxmat_M_imag_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_76_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag203_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_76_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag203_ce1;
        else 
            rxmat_M_imag_76_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_76_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_76_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_76_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_76_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_76_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4C)))) then 
            rxmat_M_imag_76_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_77_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag204_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_77_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_77_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_77_address0 <= grp_kernel_mmult_fu_10781_a_M_imag204_address0;
        else 
            rxmat_M_imag_77_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_77_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag204_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_77_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_77_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag204_ce0;
        else 
            rxmat_M_imag_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_77_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag204_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_77_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag204_ce1;
        else 
            rxmat_M_imag_77_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_77_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_77_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_77_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_77_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_77_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4D)))) then 
            rxmat_M_imag_77_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_78_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag205_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_78_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_78_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_78_address0 <= grp_kernel_mmult_fu_10781_a_M_imag205_address0;
        else 
            rxmat_M_imag_78_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_78_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag205_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_78_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_78_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag205_ce0;
        else 
            rxmat_M_imag_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_78_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag205_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_78_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag205_ce1;
        else 
            rxmat_M_imag_78_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_78_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_78_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_78_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_78_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_78_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4E)))) then 
            rxmat_M_imag_78_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_79_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag206_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_79_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_79_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_79_address0 <= grp_kernel_mmult_fu_10781_a_M_imag206_address0;
        else 
            rxmat_M_imag_79_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_79_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag206_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_79_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_79_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag206_ce0;
        else 
            rxmat_M_imag_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_79_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag206_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_79_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag206_ce1;
        else 
            rxmat_M_imag_79_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_79_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_79_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_79_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_79_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_79_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_4F)))) then 
            rxmat_M_imag_79_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag134_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_7_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_7_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_7_address0 <= grp_kernel_mmult_fu_10781_a_M_imag134_address0;
        else 
            rxmat_M_imag_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_7_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag134_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag134_ce0;
        else 
            rxmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag134_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_7_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag134_ce1;
        else 
            rxmat_M_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_7_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_7_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_7_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_7_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_7)))) then 
            rxmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_80_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag207_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_80_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_80_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_80_address0 <= grp_kernel_mmult_fu_10781_a_M_imag207_address0;
        else 
            rxmat_M_imag_80_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_80_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag207_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_80_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_80_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag207_ce0;
        else 
            rxmat_M_imag_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_80_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag207_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_80_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag207_ce1;
        else 
            rxmat_M_imag_80_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_80_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_80_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_80_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_80_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_80_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_50)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_50)))) then 
            rxmat_M_imag_80_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_81_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag208_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_81_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_81_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_81_address0 <= grp_kernel_mmult_fu_10781_a_M_imag208_address0;
        else 
            rxmat_M_imag_81_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_81_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag208_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_81_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_81_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag208_ce0;
        else 
            rxmat_M_imag_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_81_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag208_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_81_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag208_ce1;
        else 
            rxmat_M_imag_81_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_81_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_81_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_81_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_81_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_81_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_51)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_51)))) then 
            rxmat_M_imag_81_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_82_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag209_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_82_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_82_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_82_address0 <= grp_kernel_mmult_fu_10781_a_M_imag209_address0;
        else 
            rxmat_M_imag_82_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_82_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag209_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_82_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_82_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag209_ce0;
        else 
            rxmat_M_imag_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_82_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag209_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_82_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag209_ce1;
        else 
            rxmat_M_imag_82_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_82_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_82_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_82_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_82_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_82_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_52)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_52)))) then 
            rxmat_M_imag_82_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_83_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag210_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_83_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_83_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_83_address0 <= grp_kernel_mmult_fu_10781_a_M_imag210_address0;
        else 
            rxmat_M_imag_83_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_83_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag210_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_83_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_83_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag210_ce0;
        else 
            rxmat_M_imag_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_83_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag210_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_83_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag210_ce1;
        else 
            rxmat_M_imag_83_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_83_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_83_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_83_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_83_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_83_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_53)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_53)))) then 
            rxmat_M_imag_83_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_84_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag211_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_84_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_84_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_84_address0 <= grp_kernel_mmult_fu_10781_a_M_imag211_address0;
        else 
            rxmat_M_imag_84_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_84_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag211_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_84_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_84_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag211_ce0;
        else 
            rxmat_M_imag_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_84_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag211_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_84_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag211_ce1;
        else 
            rxmat_M_imag_84_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_84_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_84_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_84_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_84_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_84_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_54)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_54)))) then 
            rxmat_M_imag_84_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_85_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag212_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_85_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_85_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_85_address0 <= grp_kernel_mmult_fu_10781_a_M_imag212_address0;
        else 
            rxmat_M_imag_85_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_85_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag212_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_85_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_85_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag212_ce0;
        else 
            rxmat_M_imag_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_85_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag212_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_85_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag212_ce1;
        else 
            rxmat_M_imag_85_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_85_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_85_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_85_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_85_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_85_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_55)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_55)))) then 
            rxmat_M_imag_85_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_86_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag213_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_86_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_86_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_86_address0 <= grp_kernel_mmult_fu_10781_a_M_imag213_address0;
        else 
            rxmat_M_imag_86_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_86_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag213_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_86_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_86_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag213_ce0;
        else 
            rxmat_M_imag_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_86_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag213_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_86_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag213_ce1;
        else 
            rxmat_M_imag_86_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_86_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_86_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_86_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_86_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_86_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_56)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_56)))) then 
            rxmat_M_imag_86_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_87_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag214_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_87_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_87_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_87_address0 <= grp_kernel_mmult_fu_10781_a_M_imag214_address0;
        else 
            rxmat_M_imag_87_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_87_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag214_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_87_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_87_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag214_ce0;
        else 
            rxmat_M_imag_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_87_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag214_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_87_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag214_ce1;
        else 
            rxmat_M_imag_87_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_87_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_87_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_87_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_87_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_87_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_57)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_57)))) then 
            rxmat_M_imag_87_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_88_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag215_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_88_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_88_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_88_address0 <= grp_kernel_mmult_fu_10781_a_M_imag215_address0;
        else 
            rxmat_M_imag_88_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_88_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag215_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_88_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_88_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag215_ce0;
        else 
            rxmat_M_imag_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_88_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag215_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_88_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag215_ce1;
        else 
            rxmat_M_imag_88_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_88_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_88_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_88_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_88_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_88_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_58)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_58)))) then 
            rxmat_M_imag_88_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_89_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag216_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_89_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_89_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_89_address0 <= grp_kernel_mmult_fu_10781_a_M_imag216_address0;
        else 
            rxmat_M_imag_89_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_89_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag216_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_89_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_89_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag216_ce0;
        else 
            rxmat_M_imag_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_89_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag216_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_89_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag216_ce1;
        else 
            rxmat_M_imag_89_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_89_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_89_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_89_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_89_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_89_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_59)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_59)))) then 
            rxmat_M_imag_89_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag135_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_8_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_8_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_8_address0 <= grp_kernel_mmult_fu_10781_a_M_imag135_address0;
        else 
            rxmat_M_imag_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_8_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag135_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag135_ce0;
        else 
            rxmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag135_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_8_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag135_ce1;
        else 
            rxmat_M_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_8_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_8_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_8_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_8_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_8)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_8)))) then 
            rxmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_90_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag217_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_90_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_90_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_90_address0 <= grp_kernel_mmult_fu_10781_a_M_imag217_address0;
        else 
            rxmat_M_imag_90_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_90_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag217_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_90_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_90_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag217_ce0;
        else 
            rxmat_M_imag_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_90_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag217_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_90_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag217_ce1;
        else 
            rxmat_M_imag_90_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_90_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_90_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_90_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_90_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_90_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5A)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5A)))) then 
            rxmat_M_imag_90_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_91_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag218_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_91_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_91_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_91_address0 <= grp_kernel_mmult_fu_10781_a_M_imag218_address0;
        else 
            rxmat_M_imag_91_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_91_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag218_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_91_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_91_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag218_ce0;
        else 
            rxmat_M_imag_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_91_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag218_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_91_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag218_ce1;
        else 
            rxmat_M_imag_91_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_91_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_91_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_91_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_91_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_91_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5B)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5B)))) then 
            rxmat_M_imag_91_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_92_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag219_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_92_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_92_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_92_address0 <= grp_kernel_mmult_fu_10781_a_M_imag219_address0;
        else 
            rxmat_M_imag_92_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_92_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag219_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_92_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_92_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag219_ce0;
        else 
            rxmat_M_imag_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_92_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag219_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_92_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag219_ce1;
        else 
            rxmat_M_imag_92_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_92_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_92_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_92_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_92_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_92_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5C)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5C)))) then 
            rxmat_M_imag_92_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_93_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag220_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_93_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_93_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_93_address0 <= grp_kernel_mmult_fu_10781_a_M_imag220_address0;
        else 
            rxmat_M_imag_93_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_93_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag220_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_93_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_93_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag220_ce0;
        else 
            rxmat_M_imag_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_93_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag220_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_93_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag220_ce1;
        else 
            rxmat_M_imag_93_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_93_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_93_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_93_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_93_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_93_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5D)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5D)))) then 
            rxmat_M_imag_93_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_94_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag221_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_94_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_94_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_94_address0 <= grp_kernel_mmult_fu_10781_a_M_imag221_address0;
        else 
            rxmat_M_imag_94_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_94_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag221_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_94_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_94_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag221_ce0;
        else 
            rxmat_M_imag_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_94_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag221_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_94_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag221_ce1;
        else 
            rxmat_M_imag_94_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_94_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_94_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_94_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_94_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_94_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5E)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5E)))) then 
            rxmat_M_imag_94_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_95_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag222_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_95_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_95_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_95_address0 <= grp_kernel_mmult_fu_10781_a_M_imag222_address0;
        else 
            rxmat_M_imag_95_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_95_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag222_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_95_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_95_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag222_ce0;
        else 
            rxmat_M_imag_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_95_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag222_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_95_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag222_ce1;
        else 
            rxmat_M_imag_95_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_95_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_95_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_95_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_95_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_95_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5F)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_5F)))) then 
            rxmat_M_imag_95_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_96_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag223_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_96_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_96_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_96_address0 <= grp_kernel_mmult_fu_10781_a_M_imag223_address0;
        else 
            rxmat_M_imag_96_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_96_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag223_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_96_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_96_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag223_ce0;
        else 
            rxmat_M_imag_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_96_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag223_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_96_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag223_ce1;
        else 
            rxmat_M_imag_96_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_96_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_96_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_96_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_96_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_96_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_60)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_60)))) then 
            rxmat_M_imag_96_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_97_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag224_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_97_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_97_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_97_address0 <= grp_kernel_mmult_fu_10781_a_M_imag224_address0;
        else 
            rxmat_M_imag_97_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_97_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag224_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_97_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_97_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag224_ce0;
        else 
            rxmat_M_imag_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_97_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag224_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_97_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag224_ce1;
        else 
            rxmat_M_imag_97_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_97_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_97_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_97_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_97_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_97_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_61)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_61)))) then 
            rxmat_M_imag_97_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_98_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag225_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_98_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_98_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_98_address0 <= grp_kernel_mmult_fu_10781_a_M_imag225_address0;
        else 
            rxmat_M_imag_98_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_98_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag225_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_98_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_98_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag225_ce0;
        else 
            rxmat_M_imag_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_98_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag225_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_98_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag225_ce1;
        else 
            rxmat_M_imag_98_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_98_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_98_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_98_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_98_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_98_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_62)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_62)))) then 
            rxmat_M_imag_98_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_99_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag226_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_99_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_99_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_99_address0 <= grp_kernel_mmult_fu_10781_a_M_imag226_address0;
        else 
            rxmat_M_imag_99_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_99_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag226_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_99_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_99_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag226_ce0;
        else 
            rxmat_M_imag_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_99_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag226_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_99_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag226_ce1;
        else 
            rxmat_M_imag_99_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_99_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_99_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_99_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_99_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_99_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_63)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_63)))) then 
            rxmat_M_imag_99_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag136_address0, zext_ln1027_fu_11461_p1, zext_ln86_1_fu_12290_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_9_address0 <= zext_ln86_1_fu_12290_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_9_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_9_address0 <= grp_kernel_mmult_fu_10781_a_M_imag136_address0;
        else 
            rxmat_M_imag_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_9_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag136_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            rxmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_10781_a_M_imag136_ce0;
        else 
            rxmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_imag136_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_imag_9_ce1 <= grp_kernel_mmult_fu_10781_a_M_imag136_ce1;
        else 
            rxmat_M_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_imag_9_d0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state3, bitcast_ln86_fu_12422_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            rxmat_M_imag_9_d0 <= bitcast_ln86_fu_12422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_imag_9_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_imag_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_imag_9_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln86_fu_12267_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_9)) or (not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10) and (trunc_ln86_fu_12267_p1 = ap_const_lv7_9)))) then 
            rxmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_0_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_0_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_0_address0 <= grp_kernel_mmult_fu_10781_a_M_real_address0;
        else 
            rxmat_M_real_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_0_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_0_ce0 <= grp_kernel_mmult_fu_10781_a_M_real_ce0;
        else 
            rxmat_M_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_0_ce1 <= grp_kernel_mmult_fu_10781_a_M_real_ce1;
        else 
            rxmat_M_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_0_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_0_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_0_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_0_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_0)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_0)))) then 
            rxmat_M_real_0_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_100_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real100_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_100_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_100_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_100_address0 <= grp_kernel_mmult_fu_10781_a_M_real100_address0;
        else 
            rxmat_M_real_100_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_100_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real100_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_100_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_100_ce0 <= grp_kernel_mmult_fu_10781_a_M_real100_ce0;
        else 
            rxmat_M_real_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_100_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real100_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_100_ce1 <= grp_kernel_mmult_fu_10781_a_M_real100_ce1;
        else 
            rxmat_M_real_100_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_100_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_100_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_100_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_100_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_100_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_64)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_64)))) then 
            rxmat_M_real_100_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_101_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real101_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_101_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_101_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_101_address0 <= grp_kernel_mmult_fu_10781_a_M_real101_address0;
        else 
            rxmat_M_real_101_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_101_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real101_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_101_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_101_ce0 <= grp_kernel_mmult_fu_10781_a_M_real101_ce0;
        else 
            rxmat_M_real_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_101_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real101_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_101_ce1 <= grp_kernel_mmult_fu_10781_a_M_real101_ce1;
        else 
            rxmat_M_real_101_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_101_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_101_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_101_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_101_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_101_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_65)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_65)))) then 
            rxmat_M_real_101_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_102_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real102_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_102_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_102_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_102_address0 <= grp_kernel_mmult_fu_10781_a_M_real102_address0;
        else 
            rxmat_M_real_102_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_102_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real102_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_102_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_102_ce0 <= grp_kernel_mmult_fu_10781_a_M_real102_ce0;
        else 
            rxmat_M_real_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_102_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real102_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_102_ce1 <= grp_kernel_mmult_fu_10781_a_M_real102_ce1;
        else 
            rxmat_M_real_102_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_102_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_102_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_102_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_102_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_102_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_66)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_66)))) then 
            rxmat_M_real_102_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_103_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real103_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_103_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_103_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_103_address0 <= grp_kernel_mmult_fu_10781_a_M_real103_address0;
        else 
            rxmat_M_real_103_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_103_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real103_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_103_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_103_ce0 <= grp_kernel_mmult_fu_10781_a_M_real103_ce0;
        else 
            rxmat_M_real_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_103_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real103_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_103_ce1 <= grp_kernel_mmult_fu_10781_a_M_real103_ce1;
        else 
            rxmat_M_real_103_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_103_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_103_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_103_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_103_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_103_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_67)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_67)))) then 
            rxmat_M_real_103_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_104_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real104_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_104_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_104_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_104_address0 <= grp_kernel_mmult_fu_10781_a_M_real104_address0;
        else 
            rxmat_M_real_104_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_104_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real104_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_104_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_104_ce0 <= grp_kernel_mmult_fu_10781_a_M_real104_ce0;
        else 
            rxmat_M_real_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_104_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real104_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_104_ce1 <= grp_kernel_mmult_fu_10781_a_M_real104_ce1;
        else 
            rxmat_M_real_104_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_104_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_104_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_104_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_104_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_104_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_68)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_68)))) then 
            rxmat_M_real_104_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_105_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real105_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_105_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_105_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_105_address0 <= grp_kernel_mmult_fu_10781_a_M_real105_address0;
        else 
            rxmat_M_real_105_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_105_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real105_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_105_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_105_ce0 <= grp_kernel_mmult_fu_10781_a_M_real105_ce0;
        else 
            rxmat_M_real_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_105_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real105_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_105_ce1 <= grp_kernel_mmult_fu_10781_a_M_real105_ce1;
        else 
            rxmat_M_real_105_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_105_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_105_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_105_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_105_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_105_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_69)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_69)))) then 
            rxmat_M_real_105_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_106_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real106_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_106_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_106_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_106_address0 <= grp_kernel_mmult_fu_10781_a_M_real106_address0;
        else 
            rxmat_M_real_106_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_106_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real106_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_106_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_106_ce0 <= grp_kernel_mmult_fu_10781_a_M_real106_ce0;
        else 
            rxmat_M_real_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_106_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real106_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_106_ce1 <= grp_kernel_mmult_fu_10781_a_M_real106_ce1;
        else 
            rxmat_M_real_106_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_106_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_106_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_106_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_106_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_106_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6A)))) then 
            rxmat_M_real_106_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_107_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real107_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_107_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_107_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_107_address0 <= grp_kernel_mmult_fu_10781_a_M_real107_address0;
        else 
            rxmat_M_real_107_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_107_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real107_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_107_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_107_ce0 <= grp_kernel_mmult_fu_10781_a_M_real107_ce0;
        else 
            rxmat_M_real_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_107_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real107_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_107_ce1 <= grp_kernel_mmult_fu_10781_a_M_real107_ce1;
        else 
            rxmat_M_real_107_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_107_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_107_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_107_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_107_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_107_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6B)))) then 
            rxmat_M_real_107_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_108_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real108_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_108_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_108_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_108_address0 <= grp_kernel_mmult_fu_10781_a_M_real108_address0;
        else 
            rxmat_M_real_108_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_108_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real108_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_108_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_108_ce0 <= grp_kernel_mmult_fu_10781_a_M_real108_ce0;
        else 
            rxmat_M_real_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_108_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real108_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_108_ce1 <= grp_kernel_mmult_fu_10781_a_M_real108_ce1;
        else 
            rxmat_M_real_108_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_108_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_108_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_108_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_108_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_108_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6C)))) then 
            rxmat_M_real_108_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_109_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real109_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_109_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_109_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_109_address0 <= grp_kernel_mmult_fu_10781_a_M_real109_address0;
        else 
            rxmat_M_real_109_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_109_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real109_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_109_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_109_ce0 <= grp_kernel_mmult_fu_10781_a_M_real109_ce0;
        else 
            rxmat_M_real_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_109_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real109_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_109_ce1 <= grp_kernel_mmult_fu_10781_a_M_real109_ce1;
        else 
            rxmat_M_real_109_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_109_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_109_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_109_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_109_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_109_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6D)))) then 
            rxmat_M_real_109_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real10_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_10_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_10_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_10_address0 <= grp_kernel_mmult_fu_10781_a_M_real10_address0;
        else 
            rxmat_M_real_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_10_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real10_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_10_ce0 <= grp_kernel_mmult_fu_10781_a_M_real10_ce0;
        else 
            rxmat_M_real_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_10_ce1 <= grp_kernel_mmult_fu_10781_a_M_real10_ce1;
        else 
            rxmat_M_real_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_10_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_10_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_10_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_10_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_A)))) then 
            rxmat_M_real_10_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_110_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real110_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_110_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_110_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_110_address0 <= grp_kernel_mmult_fu_10781_a_M_real110_address0;
        else 
            rxmat_M_real_110_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_110_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real110_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_110_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_110_ce0 <= grp_kernel_mmult_fu_10781_a_M_real110_ce0;
        else 
            rxmat_M_real_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_110_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real110_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_110_ce1 <= grp_kernel_mmult_fu_10781_a_M_real110_ce1;
        else 
            rxmat_M_real_110_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_110_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_110_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_110_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_110_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_110_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6E)))) then 
            rxmat_M_real_110_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_111_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real111_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_111_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_111_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_111_address0 <= grp_kernel_mmult_fu_10781_a_M_real111_address0;
        else 
            rxmat_M_real_111_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_111_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real111_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_111_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_111_ce0 <= grp_kernel_mmult_fu_10781_a_M_real111_ce0;
        else 
            rxmat_M_real_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_111_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real111_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_111_ce1 <= grp_kernel_mmult_fu_10781_a_M_real111_ce1;
        else 
            rxmat_M_real_111_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_111_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_111_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_111_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_111_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_111_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6F)))) then 
            rxmat_M_real_111_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_112_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real112_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_112_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_112_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_112_address0 <= grp_kernel_mmult_fu_10781_a_M_real112_address0;
        else 
            rxmat_M_real_112_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_112_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real112_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_112_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_112_ce0 <= grp_kernel_mmult_fu_10781_a_M_real112_ce0;
        else 
            rxmat_M_real_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_112_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real112_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_112_ce1 <= grp_kernel_mmult_fu_10781_a_M_real112_ce1;
        else 
            rxmat_M_real_112_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_112_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_112_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_112_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_112_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_112_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_70)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_70)))) then 
            rxmat_M_real_112_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_113_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real113_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_113_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_113_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_113_address0 <= grp_kernel_mmult_fu_10781_a_M_real113_address0;
        else 
            rxmat_M_real_113_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_113_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real113_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_113_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_113_ce0 <= grp_kernel_mmult_fu_10781_a_M_real113_ce0;
        else 
            rxmat_M_real_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_113_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real113_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_113_ce1 <= grp_kernel_mmult_fu_10781_a_M_real113_ce1;
        else 
            rxmat_M_real_113_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_113_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_113_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_113_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_113_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_113_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_71)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_71)))) then 
            rxmat_M_real_113_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_114_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real114_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_114_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_114_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_114_address0 <= grp_kernel_mmult_fu_10781_a_M_real114_address0;
        else 
            rxmat_M_real_114_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_114_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real114_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_114_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_114_ce0 <= grp_kernel_mmult_fu_10781_a_M_real114_ce0;
        else 
            rxmat_M_real_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_114_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real114_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_114_ce1 <= grp_kernel_mmult_fu_10781_a_M_real114_ce1;
        else 
            rxmat_M_real_114_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_114_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_114_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_114_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_114_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_114_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_72)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_72)))) then 
            rxmat_M_real_114_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_115_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real115_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_115_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_115_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_115_address0 <= grp_kernel_mmult_fu_10781_a_M_real115_address0;
        else 
            rxmat_M_real_115_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_115_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real115_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_115_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_115_ce0 <= grp_kernel_mmult_fu_10781_a_M_real115_ce0;
        else 
            rxmat_M_real_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_115_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real115_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_115_ce1 <= grp_kernel_mmult_fu_10781_a_M_real115_ce1;
        else 
            rxmat_M_real_115_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_115_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_115_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_115_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_115_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_115_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_73)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_73)))) then 
            rxmat_M_real_115_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_116_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real116_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_116_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_116_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_116_address0 <= grp_kernel_mmult_fu_10781_a_M_real116_address0;
        else 
            rxmat_M_real_116_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_116_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real116_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_116_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_116_ce0 <= grp_kernel_mmult_fu_10781_a_M_real116_ce0;
        else 
            rxmat_M_real_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_116_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real116_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_116_ce1 <= grp_kernel_mmult_fu_10781_a_M_real116_ce1;
        else 
            rxmat_M_real_116_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_116_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_116_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_116_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_116_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_116_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_74)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_74)))) then 
            rxmat_M_real_116_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_117_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real117_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_117_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_117_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_117_address0 <= grp_kernel_mmult_fu_10781_a_M_real117_address0;
        else 
            rxmat_M_real_117_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_117_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real117_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_117_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_117_ce0 <= grp_kernel_mmult_fu_10781_a_M_real117_ce0;
        else 
            rxmat_M_real_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_117_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real117_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_117_ce1 <= grp_kernel_mmult_fu_10781_a_M_real117_ce1;
        else 
            rxmat_M_real_117_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_117_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_117_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_117_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_117_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_117_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_75)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_75)))) then 
            rxmat_M_real_117_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_118_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real118_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_118_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_118_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_118_address0 <= grp_kernel_mmult_fu_10781_a_M_real118_address0;
        else 
            rxmat_M_real_118_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_118_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real118_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_118_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_118_ce0 <= grp_kernel_mmult_fu_10781_a_M_real118_ce0;
        else 
            rxmat_M_real_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_118_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real118_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_118_ce1 <= grp_kernel_mmult_fu_10781_a_M_real118_ce1;
        else 
            rxmat_M_real_118_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_118_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_118_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_118_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_118_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_118_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_76)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_76)))) then 
            rxmat_M_real_118_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_119_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real119_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_119_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_119_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_119_address0 <= grp_kernel_mmult_fu_10781_a_M_real119_address0;
        else 
            rxmat_M_real_119_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_119_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real119_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_119_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_119_ce0 <= grp_kernel_mmult_fu_10781_a_M_real119_ce0;
        else 
            rxmat_M_real_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_119_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real119_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_119_ce1 <= grp_kernel_mmult_fu_10781_a_M_real119_ce1;
        else 
            rxmat_M_real_119_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_119_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_119_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_119_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_119_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_119_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_77)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_77)))) then 
            rxmat_M_real_119_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real11_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_11_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_11_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_11_address0 <= grp_kernel_mmult_fu_10781_a_M_real11_address0;
        else 
            rxmat_M_real_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_11_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real11_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_11_ce0 <= grp_kernel_mmult_fu_10781_a_M_real11_ce0;
        else 
            rxmat_M_real_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_11_ce1 <= grp_kernel_mmult_fu_10781_a_M_real11_ce1;
        else 
            rxmat_M_real_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_11_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_11_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_11_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_11_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_B)))) then 
            rxmat_M_real_11_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_120_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real120_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_120_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_120_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_120_address0 <= grp_kernel_mmult_fu_10781_a_M_real120_address0;
        else 
            rxmat_M_real_120_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_120_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real120_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_120_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_120_ce0 <= grp_kernel_mmult_fu_10781_a_M_real120_ce0;
        else 
            rxmat_M_real_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_120_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real120_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_120_ce1 <= grp_kernel_mmult_fu_10781_a_M_real120_ce1;
        else 
            rxmat_M_real_120_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_120_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_120_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_120_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_120_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_120_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_78)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_78)))) then 
            rxmat_M_real_120_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_121_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real121_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_121_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_121_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_121_address0 <= grp_kernel_mmult_fu_10781_a_M_real121_address0;
        else 
            rxmat_M_real_121_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_121_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real121_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_121_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_121_ce0 <= grp_kernel_mmult_fu_10781_a_M_real121_ce0;
        else 
            rxmat_M_real_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_121_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real121_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_121_ce1 <= grp_kernel_mmult_fu_10781_a_M_real121_ce1;
        else 
            rxmat_M_real_121_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_121_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_121_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_121_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_121_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_121_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_79)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_79)))) then 
            rxmat_M_real_121_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_122_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real122_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_122_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_122_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_122_address0 <= grp_kernel_mmult_fu_10781_a_M_real122_address0;
        else 
            rxmat_M_real_122_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_122_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real122_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_122_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_122_ce0 <= grp_kernel_mmult_fu_10781_a_M_real122_ce0;
        else 
            rxmat_M_real_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_122_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real122_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_122_ce1 <= grp_kernel_mmult_fu_10781_a_M_real122_ce1;
        else 
            rxmat_M_real_122_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_122_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_122_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_122_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_122_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_122_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7A)))) then 
            rxmat_M_real_122_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_123_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real123_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_123_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_123_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_123_address0 <= grp_kernel_mmult_fu_10781_a_M_real123_address0;
        else 
            rxmat_M_real_123_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_123_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real123_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_123_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_123_ce0 <= grp_kernel_mmult_fu_10781_a_M_real123_ce0;
        else 
            rxmat_M_real_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_123_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real123_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_123_ce1 <= grp_kernel_mmult_fu_10781_a_M_real123_ce1;
        else 
            rxmat_M_real_123_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_123_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_123_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_123_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_123_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_123_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7B)))) then 
            rxmat_M_real_123_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_124_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real124_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_124_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_124_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_124_address0 <= grp_kernel_mmult_fu_10781_a_M_real124_address0;
        else 
            rxmat_M_real_124_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_124_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real124_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_124_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_124_ce0 <= grp_kernel_mmult_fu_10781_a_M_real124_ce0;
        else 
            rxmat_M_real_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_124_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real124_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_124_ce1 <= grp_kernel_mmult_fu_10781_a_M_real124_ce1;
        else 
            rxmat_M_real_124_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_124_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_124_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_124_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_124_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_124_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7C)))) then 
            rxmat_M_real_124_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_125_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real125_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_125_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_125_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_125_address0 <= grp_kernel_mmult_fu_10781_a_M_real125_address0;
        else 
            rxmat_M_real_125_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_125_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real125_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_125_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_125_ce0 <= grp_kernel_mmult_fu_10781_a_M_real125_ce0;
        else 
            rxmat_M_real_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_125_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real125_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_125_ce1 <= grp_kernel_mmult_fu_10781_a_M_real125_ce1;
        else 
            rxmat_M_real_125_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_125_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_125_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_125_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_125_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_125_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7D)))) then 
            rxmat_M_real_125_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_126_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real126_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_126_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_126_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_126_address0 <= grp_kernel_mmult_fu_10781_a_M_real126_address0;
        else 
            rxmat_M_real_126_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_126_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real126_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_126_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_126_ce0 <= grp_kernel_mmult_fu_10781_a_M_real126_ce0;
        else 
            rxmat_M_real_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_126_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real126_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_126_ce1 <= grp_kernel_mmult_fu_10781_a_M_real126_ce1;
        else 
            rxmat_M_real_126_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_126_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_126_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_126_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_126_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_126_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7E)))) then 
            rxmat_M_real_126_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_127_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real127_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_127_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_127_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_127_address0 <= grp_kernel_mmult_fu_10781_a_M_real127_address0;
        else 
            rxmat_M_real_127_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_127_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real127_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_127_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_127_ce0 <= grp_kernel_mmult_fu_10781_a_M_real127_ce0;
        else 
            rxmat_M_real_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_127_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real127_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_127_ce1 <= grp_kernel_mmult_fu_10781_a_M_real127_ce1;
        else 
            rxmat_M_real_127_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_127_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_127_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_127_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_127_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_127_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7F)))) then 
            rxmat_M_real_127_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_127_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real12_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_12_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_12_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_12_address0 <= grp_kernel_mmult_fu_10781_a_M_real12_address0;
        else 
            rxmat_M_real_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_12_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real12_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_12_ce0 <= grp_kernel_mmult_fu_10781_a_M_real12_ce0;
        else 
            rxmat_M_real_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_12_ce1 <= grp_kernel_mmult_fu_10781_a_M_real12_ce1;
        else 
            rxmat_M_real_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_12_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_12_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_12_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_12_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_C)))) then 
            rxmat_M_real_12_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real13_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_13_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_13_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_13_address0 <= grp_kernel_mmult_fu_10781_a_M_real13_address0;
        else 
            rxmat_M_real_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_13_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real13_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_13_ce0 <= grp_kernel_mmult_fu_10781_a_M_real13_ce0;
        else 
            rxmat_M_real_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_13_ce1 <= grp_kernel_mmult_fu_10781_a_M_real13_ce1;
        else 
            rxmat_M_real_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_13_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_13_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_13_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_13_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_D)))) then 
            rxmat_M_real_13_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real14_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_14_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_14_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_14_address0 <= grp_kernel_mmult_fu_10781_a_M_real14_address0;
        else 
            rxmat_M_real_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_14_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real14_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_14_ce0 <= grp_kernel_mmult_fu_10781_a_M_real14_ce0;
        else 
            rxmat_M_real_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_14_ce1 <= grp_kernel_mmult_fu_10781_a_M_real14_ce1;
        else 
            rxmat_M_real_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_14_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_14_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_14_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_14_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_E)))) then 
            rxmat_M_real_14_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real15_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_15_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_15_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_15_address0 <= grp_kernel_mmult_fu_10781_a_M_real15_address0;
        else 
            rxmat_M_real_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_15_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real15_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_15_ce0 <= grp_kernel_mmult_fu_10781_a_M_real15_ce0;
        else 
            rxmat_M_real_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_15_ce1 <= grp_kernel_mmult_fu_10781_a_M_real15_ce1;
        else 
            rxmat_M_real_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_15_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_15_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_15_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_15_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_F)))) then 
            rxmat_M_real_15_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real16_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_16_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_16_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_16_address0 <= grp_kernel_mmult_fu_10781_a_M_real16_address0;
        else 
            rxmat_M_real_16_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_16_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real16_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_16_ce0 <= grp_kernel_mmult_fu_10781_a_M_real16_ce0;
        else 
            rxmat_M_real_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_16_ce1 <= grp_kernel_mmult_fu_10781_a_M_real16_ce1;
        else 
            rxmat_M_real_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_16_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_16_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_16_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_16_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_10)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_10)))) then 
            rxmat_M_real_16_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real17_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_17_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_17_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_17_address0 <= grp_kernel_mmult_fu_10781_a_M_real17_address0;
        else 
            rxmat_M_real_17_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_17_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real17_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_17_ce0 <= grp_kernel_mmult_fu_10781_a_M_real17_ce0;
        else 
            rxmat_M_real_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_17_ce1 <= grp_kernel_mmult_fu_10781_a_M_real17_ce1;
        else 
            rxmat_M_real_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_17_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_17_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_17_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_17_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_11)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_11)))) then 
            rxmat_M_real_17_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real18_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_18_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_18_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_18_address0 <= grp_kernel_mmult_fu_10781_a_M_real18_address0;
        else 
            rxmat_M_real_18_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_18_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real18_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_18_ce0 <= grp_kernel_mmult_fu_10781_a_M_real18_ce0;
        else 
            rxmat_M_real_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_18_ce1 <= grp_kernel_mmult_fu_10781_a_M_real18_ce1;
        else 
            rxmat_M_real_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_18_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_18_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_18_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_18_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_12)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_12)))) then 
            rxmat_M_real_18_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real19_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_19_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_19_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_19_address0 <= grp_kernel_mmult_fu_10781_a_M_real19_address0;
        else 
            rxmat_M_real_19_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_19_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real19_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_19_ce0 <= grp_kernel_mmult_fu_10781_a_M_real19_ce0;
        else 
            rxmat_M_real_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_19_ce1 <= grp_kernel_mmult_fu_10781_a_M_real19_ce1;
        else 
            rxmat_M_real_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_19_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_19_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_19_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_19_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_13)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_13)))) then 
            rxmat_M_real_19_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real1_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_1_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_1_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_1_address0 <= grp_kernel_mmult_fu_10781_a_M_real1_address0;
        else 
            rxmat_M_real_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_1_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_1_ce0 <= grp_kernel_mmult_fu_10781_a_M_real1_ce0;
        else 
            rxmat_M_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_1_ce1 <= grp_kernel_mmult_fu_10781_a_M_real1_ce1;
        else 
            rxmat_M_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_1_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_1_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_1_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_1_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1)))) then 
            rxmat_M_real_1_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real20_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_20_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_20_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_20_address0 <= grp_kernel_mmult_fu_10781_a_M_real20_address0;
        else 
            rxmat_M_real_20_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_20_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real20_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_20_ce0 <= grp_kernel_mmult_fu_10781_a_M_real20_ce0;
        else 
            rxmat_M_real_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_20_ce1 <= grp_kernel_mmult_fu_10781_a_M_real20_ce1;
        else 
            rxmat_M_real_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_20_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_20_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_20_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_20_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_14)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_14)))) then 
            rxmat_M_real_20_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real21_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_21_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_21_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_21_address0 <= grp_kernel_mmult_fu_10781_a_M_real21_address0;
        else 
            rxmat_M_real_21_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_21_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real21_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_21_ce0 <= grp_kernel_mmult_fu_10781_a_M_real21_ce0;
        else 
            rxmat_M_real_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_21_ce1 <= grp_kernel_mmult_fu_10781_a_M_real21_ce1;
        else 
            rxmat_M_real_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_21_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_21_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_21_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_21_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_15)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_15)))) then 
            rxmat_M_real_21_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real22_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_22_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_22_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_22_address0 <= grp_kernel_mmult_fu_10781_a_M_real22_address0;
        else 
            rxmat_M_real_22_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_22_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real22_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_22_ce0 <= grp_kernel_mmult_fu_10781_a_M_real22_ce0;
        else 
            rxmat_M_real_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_22_ce1 <= grp_kernel_mmult_fu_10781_a_M_real22_ce1;
        else 
            rxmat_M_real_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_22_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_22_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_22_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_22_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_16)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_16)))) then 
            rxmat_M_real_22_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real23_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_23_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_23_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_23_address0 <= grp_kernel_mmult_fu_10781_a_M_real23_address0;
        else 
            rxmat_M_real_23_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_23_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real23_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_23_ce0 <= grp_kernel_mmult_fu_10781_a_M_real23_ce0;
        else 
            rxmat_M_real_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_23_ce1 <= grp_kernel_mmult_fu_10781_a_M_real23_ce1;
        else 
            rxmat_M_real_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_23_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_23_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_23_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_23_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_17)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_17)))) then 
            rxmat_M_real_23_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real24_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_24_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_24_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_24_address0 <= grp_kernel_mmult_fu_10781_a_M_real24_address0;
        else 
            rxmat_M_real_24_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_24_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real24_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_24_ce0 <= grp_kernel_mmult_fu_10781_a_M_real24_ce0;
        else 
            rxmat_M_real_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_24_ce1 <= grp_kernel_mmult_fu_10781_a_M_real24_ce1;
        else 
            rxmat_M_real_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_24_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_24_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_24_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_24_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_18)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_18)))) then 
            rxmat_M_real_24_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real25_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_25_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_25_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_25_address0 <= grp_kernel_mmult_fu_10781_a_M_real25_address0;
        else 
            rxmat_M_real_25_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_25_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real25_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_25_ce0 <= grp_kernel_mmult_fu_10781_a_M_real25_ce0;
        else 
            rxmat_M_real_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_25_ce1 <= grp_kernel_mmult_fu_10781_a_M_real25_ce1;
        else 
            rxmat_M_real_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_25_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_25_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_25_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_25_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_19)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_19)))) then 
            rxmat_M_real_25_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real26_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_26_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_26_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_26_address0 <= grp_kernel_mmult_fu_10781_a_M_real26_address0;
        else 
            rxmat_M_real_26_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_26_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real26_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_26_ce0 <= grp_kernel_mmult_fu_10781_a_M_real26_ce0;
        else 
            rxmat_M_real_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_26_ce1 <= grp_kernel_mmult_fu_10781_a_M_real26_ce1;
        else 
            rxmat_M_real_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_26_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_26_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_26_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_26_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1A)))) then 
            rxmat_M_real_26_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real27_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_27_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_27_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_27_address0 <= grp_kernel_mmult_fu_10781_a_M_real27_address0;
        else 
            rxmat_M_real_27_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_27_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real27_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_27_ce0 <= grp_kernel_mmult_fu_10781_a_M_real27_ce0;
        else 
            rxmat_M_real_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_27_ce1 <= grp_kernel_mmult_fu_10781_a_M_real27_ce1;
        else 
            rxmat_M_real_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_27_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_27_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_27_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_27_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1B)))) then 
            rxmat_M_real_27_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real28_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_28_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_28_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_28_address0 <= grp_kernel_mmult_fu_10781_a_M_real28_address0;
        else 
            rxmat_M_real_28_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_28_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real28_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_28_ce0 <= grp_kernel_mmult_fu_10781_a_M_real28_ce0;
        else 
            rxmat_M_real_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_28_ce1 <= grp_kernel_mmult_fu_10781_a_M_real28_ce1;
        else 
            rxmat_M_real_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_28_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_28_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_28_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_28_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1C)))) then 
            rxmat_M_real_28_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real29_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_29_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_29_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_29_address0 <= grp_kernel_mmult_fu_10781_a_M_real29_address0;
        else 
            rxmat_M_real_29_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_29_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real29_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_29_ce0 <= grp_kernel_mmult_fu_10781_a_M_real29_ce0;
        else 
            rxmat_M_real_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_29_ce1 <= grp_kernel_mmult_fu_10781_a_M_real29_ce1;
        else 
            rxmat_M_real_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_29_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_29_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_29_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_29_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1D)))) then 
            rxmat_M_real_29_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real2_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_2_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_2_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_2_address0 <= grp_kernel_mmult_fu_10781_a_M_real2_address0;
        else 
            rxmat_M_real_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_2_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_2_ce0 <= grp_kernel_mmult_fu_10781_a_M_real2_ce0;
        else 
            rxmat_M_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_2_ce1 <= grp_kernel_mmult_fu_10781_a_M_real2_ce1;
        else 
            rxmat_M_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_2_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_2_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_2_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_2_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2)))) then 
            rxmat_M_real_2_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real30_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_30_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_30_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_30_address0 <= grp_kernel_mmult_fu_10781_a_M_real30_address0;
        else 
            rxmat_M_real_30_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_30_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real30_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_30_ce0 <= grp_kernel_mmult_fu_10781_a_M_real30_ce0;
        else 
            rxmat_M_real_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_30_ce1 <= grp_kernel_mmult_fu_10781_a_M_real30_ce1;
        else 
            rxmat_M_real_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_30_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_30_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_30_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_30_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1E)))) then 
            rxmat_M_real_30_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real31_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_31_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_31_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_31_address0 <= grp_kernel_mmult_fu_10781_a_M_real31_address0;
        else 
            rxmat_M_real_31_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_31_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real31_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_31_ce0 <= grp_kernel_mmult_fu_10781_a_M_real31_ce0;
        else 
            rxmat_M_real_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_31_ce1 <= grp_kernel_mmult_fu_10781_a_M_real31_ce1;
        else 
            rxmat_M_real_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_31_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_31_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_31_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_31_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_1F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_1F)))) then 
            rxmat_M_real_31_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_32_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real32_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_32_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_32_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_32_address0 <= grp_kernel_mmult_fu_10781_a_M_real32_address0;
        else 
            rxmat_M_real_32_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_32_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real32_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_32_ce0 <= grp_kernel_mmult_fu_10781_a_M_real32_ce0;
        else 
            rxmat_M_real_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_32_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real32_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_32_ce1 <= grp_kernel_mmult_fu_10781_a_M_real32_ce1;
        else 
            rxmat_M_real_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_32_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_32_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_32_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_32_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_20)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_20)))) then 
            rxmat_M_real_32_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_33_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real33_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_33_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_33_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_33_address0 <= grp_kernel_mmult_fu_10781_a_M_real33_address0;
        else 
            rxmat_M_real_33_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_33_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real33_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_33_ce0 <= grp_kernel_mmult_fu_10781_a_M_real33_ce0;
        else 
            rxmat_M_real_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_33_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real33_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_33_ce1 <= grp_kernel_mmult_fu_10781_a_M_real33_ce1;
        else 
            rxmat_M_real_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_33_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_33_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_33_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_33_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_21)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_21)))) then 
            rxmat_M_real_33_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_34_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real34_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_34_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_34_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_34_address0 <= grp_kernel_mmult_fu_10781_a_M_real34_address0;
        else 
            rxmat_M_real_34_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_34_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real34_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_34_ce0 <= grp_kernel_mmult_fu_10781_a_M_real34_ce0;
        else 
            rxmat_M_real_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_34_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real34_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_34_ce1 <= grp_kernel_mmult_fu_10781_a_M_real34_ce1;
        else 
            rxmat_M_real_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_34_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_34_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_34_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_34_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_22)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_22)))) then 
            rxmat_M_real_34_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_35_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real35_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_35_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_35_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_35_address0 <= grp_kernel_mmult_fu_10781_a_M_real35_address0;
        else 
            rxmat_M_real_35_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_35_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real35_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_35_ce0 <= grp_kernel_mmult_fu_10781_a_M_real35_ce0;
        else 
            rxmat_M_real_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_35_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real35_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_35_ce1 <= grp_kernel_mmult_fu_10781_a_M_real35_ce1;
        else 
            rxmat_M_real_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_35_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_35_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_35_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_35_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_23)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_23)))) then 
            rxmat_M_real_35_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_36_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real36_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_36_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_36_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_36_address0 <= grp_kernel_mmult_fu_10781_a_M_real36_address0;
        else 
            rxmat_M_real_36_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_36_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real36_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_36_ce0 <= grp_kernel_mmult_fu_10781_a_M_real36_ce0;
        else 
            rxmat_M_real_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_36_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real36_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_36_ce1 <= grp_kernel_mmult_fu_10781_a_M_real36_ce1;
        else 
            rxmat_M_real_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_36_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_36_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_36_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_36_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_24)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_24)))) then 
            rxmat_M_real_36_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_37_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real37_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_37_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_37_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_37_address0 <= grp_kernel_mmult_fu_10781_a_M_real37_address0;
        else 
            rxmat_M_real_37_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_37_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real37_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_37_ce0 <= grp_kernel_mmult_fu_10781_a_M_real37_ce0;
        else 
            rxmat_M_real_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_37_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real37_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_37_ce1 <= grp_kernel_mmult_fu_10781_a_M_real37_ce1;
        else 
            rxmat_M_real_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_37_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_37_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_37_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_37_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_25)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_25)))) then 
            rxmat_M_real_37_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_38_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real38_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_38_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_38_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_38_address0 <= grp_kernel_mmult_fu_10781_a_M_real38_address0;
        else 
            rxmat_M_real_38_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_38_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real38_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_38_ce0 <= grp_kernel_mmult_fu_10781_a_M_real38_ce0;
        else 
            rxmat_M_real_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_38_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real38_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_38_ce1 <= grp_kernel_mmult_fu_10781_a_M_real38_ce1;
        else 
            rxmat_M_real_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_38_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_38_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_38_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_38_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_26)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_26)))) then 
            rxmat_M_real_38_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_39_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real39_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_39_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_39_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_39_address0 <= grp_kernel_mmult_fu_10781_a_M_real39_address0;
        else 
            rxmat_M_real_39_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_39_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real39_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_39_ce0 <= grp_kernel_mmult_fu_10781_a_M_real39_ce0;
        else 
            rxmat_M_real_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_39_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real39_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_39_ce1 <= grp_kernel_mmult_fu_10781_a_M_real39_ce1;
        else 
            rxmat_M_real_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_39_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_39_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_39_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_39_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_27)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_27)))) then 
            rxmat_M_real_39_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real3_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_3_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_3_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_3_address0 <= grp_kernel_mmult_fu_10781_a_M_real3_address0;
        else 
            rxmat_M_real_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_3_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_3_ce0 <= grp_kernel_mmult_fu_10781_a_M_real3_ce0;
        else 
            rxmat_M_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_3_ce1 <= grp_kernel_mmult_fu_10781_a_M_real3_ce1;
        else 
            rxmat_M_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_3_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_3_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_3_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_3_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3)))) then 
            rxmat_M_real_3_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_40_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real40_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_40_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_40_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_40_address0 <= grp_kernel_mmult_fu_10781_a_M_real40_address0;
        else 
            rxmat_M_real_40_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_40_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real40_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_40_ce0 <= grp_kernel_mmult_fu_10781_a_M_real40_ce0;
        else 
            rxmat_M_real_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_40_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real40_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_40_ce1 <= grp_kernel_mmult_fu_10781_a_M_real40_ce1;
        else 
            rxmat_M_real_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_40_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_40_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_40_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_40_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_28)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_28)))) then 
            rxmat_M_real_40_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_41_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real41_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_41_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_41_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_41_address0 <= grp_kernel_mmult_fu_10781_a_M_real41_address0;
        else 
            rxmat_M_real_41_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_41_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real41_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_41_ce0 <= grp_kernel_mmult_fu_10781_a_M_real41_ce0;
        else 
            rxmat_M_real_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_41_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real41_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_41_ce1 <= grp_kernel_mmult_fu_10781_a_M_real41_ce1;
        else 
            rxmat_M_real_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_41_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_41_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_41_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_41_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_29)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_29)))) then 
            rxmat_M_real_41_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_42_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real42_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_42_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_42_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_42_address0 <= grp_kernel_mmult_fu_10781_a_M_real42_address0;
        else 
            rxmat_M_real_42_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_42_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real42_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_42_ce0 <= grp_kernel_mmult_fu_10781_a_M_real42_ce0;
        else 
            rxmat_M_real_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_42_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real42_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_42_ce1 <= grp_kernel_mmult_fu_10781_a_M_real42_ce1;
        else 
            rxmat_M_real_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_42_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_42_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_42_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_42_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2A)))) then 
            rxmat_M_real_42_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_43_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real43_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_43_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_43_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_43_address0 <= grp_kernel_mmult_fu_10781_a_M_real43_address0;
        else 
            rxmat_M_real_43_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_43_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real43_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_43_ce0 <= grp_kernel_mmult_fu_10781_a_M_real43_ce0;
        else 
            rxmat_M_real_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_43_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real43_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_43_ce1 <= grp_kernel_mmult_fu_10781_a_M_real43_ce1;
        else 
            rxmat_M_real_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_43_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_43_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_43_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_43_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2B)))) then 
            rxmat_M_real_43_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_44_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real44_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_44_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_44_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_44_address0 <= grp_kernel_mmult_fu_10781_a_M_real44_address0;
        else 
            rxmat_M_real_44_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_44_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real44_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_44_ce0 <= grp_kernel_mmult_fu_10781_a_M_real44_ce0;
        else 
            rxmat_M_real_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_44_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real44_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_44_ce1 <= grp_kernel_mmult_fu_10781_a_M_real44_ce1;
        else 
            rxmat_M_real_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_44_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_44_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_44_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_44_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2C)))) then 
            rxmat_M_real_44_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_45_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real45_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_45_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_45_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_45_address0 <= grp_kernel_mmult_fu_10781_a_M_real45_address0;
        else 
            rxmat_M_real_45_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_45_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real45_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_45_ce0 <= grp_kernel_mmult_fu_10781_a_M_real45_ce0;
        else 
            rxmat_M_real_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_45_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real45_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_45_ce1 <= grp_kernel_mmult_fu_10781_a_M_real45_ce1;
        else 
            rxmat_M_real_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_45_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_45_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_45_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_45_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2D)))) then 
            rxmat_M_real_45_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_46_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real46_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_46_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_46_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_46_address0 <= grp_kernel_mmult_fu_10781_a_M_real46_address0;
        else 
            rxmat_M_real_46_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_46_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real46_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_46_ce0 <= grp_kernel_mmult_fu_10781_a_M_real46_ce0;
        else 
            rxmat_M_real_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_46_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real46_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_46_ce1 <= grp_kernel_mmult_fu_10781_a_M_real46_ce1;
        else 
            rxmat_M_real_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_46_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_46_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_46_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_46_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2E)))) then 
            rxmat_M_real_46_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_47_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real47_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_47_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_47_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_47_address0 <= grp_kernel_mmult_fu_10781_a_M_real47_address0;
        else 
            rxmat_M_real_47_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_47_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real47_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_47_ce0 <= grp_kernel_mmult_fu_10781_a_M_real47_ce0;
        else 
            rxmat_M_real_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_47_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real47_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_47_ce1 <= grp_kernel_mmult_fu_10781_a_M_real47_ce1;
        else 
            rxmat_M_real_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_47_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_47_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_47_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_47_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_2F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_2F)))) then 
            rxmat_M_real_47_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_48_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real48_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_48_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_48_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_48_address0 <= grp_kernel_mmult_fu_10781_a_M_real48_address0;
        else 
            rxmat_M_real_48_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_48_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real48_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_48_ce0 <= grp_kernel_mmult_fu_10781_a_M_real48_ce0;
        else 
            rxmat_M_real_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_48_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real48_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_48_ce1 <= grp_kernel_mmult_fu_10781_a_M_real48_ce1;
        else 
            rxmat_M_real_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_48_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_48_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_48_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_48_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_30)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_30)))) then 
            rxmat_M_real_48_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_49_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real49_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_49_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_49_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_49_address0 <= grp_kernel_mmult_fu_10781_a_M_real49_address0;
        else 
            rxmat_M_real_49_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_49_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real49_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_49_ce0 <= grp_kernel_mmult_fu_10781_a_M_real49_ce0;
        else 
            rxmat_M_real_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_49_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real49_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_49_ce1 <= grp_kernel_mmult_fu_10781_a_M_real49_ce1;
        else 
            rxmat_M_real_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_49_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_49_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_49_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_49_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_31)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_31)))) then 
            rxmat_M_real_49_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real4_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_4_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_4_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_4_address0 <= grp_kernel_mmult_fu_10781_a_M_real4_address0;
        else 
            rxmat_M_real_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_4_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_4_ce0 <= grp_kernel_mmult_fu_10781_a_M_real4_ce0;
        else 
            rxmat_M_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_4_ce1 <= grp_kernel_mmult_fu_10781_a_M_real4_ce1;
        else 
            rxmat_M_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_4_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_4_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_4_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_4_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4)))) then 
            rxmat_M_real_4_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_50_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real50_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_50_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_50_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_50_address0 <= grp_kernel_mmult_fu_10781_a_M_real50_address0;
        else 
            rxmat_M_real_50_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_50_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real50_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_50_ce0 <= grp_kernel_mmult_fu_10781_a_M_real50_ce0;
        else 
            rxmat_M_real_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_50_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real50_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_50_ce1 <= grp_kernel_mmult_fu_10781_a_M_real50_ce1;
        else 
            rxmat_M_real_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_50_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_50_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_50_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_50_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_32)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_32)))) then 
            rxmat_M_real_50_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_51_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real51_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_51_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_51_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_51_address0 <= grp_kernel_mmult_fu_10781_a_M_real51_address0;
        else 
            rxmat_M_real_51_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_51_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real51_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_51_ce0 <= grp_kernel_mmult_fu_10781_a_M_real51_ce0;
        else 
            rxmat_M_real_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_51_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real51_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_51_ce1 <= grp_kernel_mmult_fu_10781_a_M_real51_ce1;
        else 
            rxmat_M_real_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_51_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_51_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_51_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_51_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_33)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_33)))) then 
            rxmat_M_real_51_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_52_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real52_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_52_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_52_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_52_address0 <= grp_kernel_mmult_fu_10781_a_M_real52_address0;
        else 
            rxmat_M_real_52_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_52_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real52_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_52_ce0 <= grp_kernel_mmult_fu_10781_a_M_real52_ce0;
        else 
            rxmat_M_real_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_52_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real52_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_52_ce1 <= grp_kernel_mmult_fu_10781_a_M_real52_ce1;
        else 
            rxmat_M_real_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_52_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_52_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_52_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_52_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_34)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_34)))) then 
            rxmat_M_real_52_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_53_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real53_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_53_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_53_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_53_address0 <= grp_kernel_mmult_fu_10781_a_M_real53_address0;
        else 
            rxmat_M_real_53_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_53_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real53_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_53_ce0 <= grp_kernel_mmult_fu_10781_a_M_real53_ce0;
        else 
            rxmat_M_real_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_53_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real53_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_53_ce1 <= grp_kernel_mmult_fu_10781_a_M_real53_ce1;
        else 
            rxmat_M_real_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_53_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_53_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_53_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_53_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_35)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_35)))) then 
            rxmat_M_real_53_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_54_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real54_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_54_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_54_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_54_address0 <= grp_kernel_mmult_fu_10781_a_M_real54_address0;
        else 
            rxmat_M_real_54_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_54_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real54_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_54_ce0 <= grp_kernel_mmult_fu_10781_a_M_real54_ce0;
        else 
            rxmat_M_real_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_54_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real54_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_54_ce1 <= grp_kernel_mmult_fu_10781_a_M_real54_ce1;
        else 
            rxmat_M_real_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_54_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_54_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_54_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_54_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_36)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_36)))) then 
            rxmat_M_real_54_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_55_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real55_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_55_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_55_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_55_address0 <= grp_kernel_mmult_fu_10781_a_M_real55_address0;
        else 
            rxmat_M_real_55_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_55_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real55_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_55_ce0 <= grp_kernel_mmult_fu_10781_a_M_real55_ce0;
        else 
            rxmat_M_real_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_55_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real55_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_55_ce1 <= grp_kernel_mmult_fu_10781_a_M_real55_ce1;
        else 
            rxmat_M_real_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_55_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_55_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_55_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_55_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_37)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_37)))) then 
            rxmat_M_real_55_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_56_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real56_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_56_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_56_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_56_address0 <= grp_kernel_mmult_fu_10781_a_M_real56_address0;
        else 
            rxmat_M_real_56_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_56_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real56_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_56_ce0 <= grp_kernel_mmult_fu_10781_a_M_real56_ce0;
        else 
            rxmat_M_real_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_56_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real56_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_56_ce1 <= grp_kernel_mmult_fu_10781_a_M_real56_ce1;
        else 
            rxmat_M_real_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_56_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_56_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_56_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_56_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_38)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_38)))) then 
            rxmat_M_real_56_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_57_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real57_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_57_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_57_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_57_address0 <= grp_kernel_mmult_fu_10781_a_M_real57_address0;
        else 
            rxmat_M_real_57_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_57_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real57_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_57_ce0 <= grp_kernel_mmult_fu_10781_a_M_real57_ce0;
        else 
            rxmat_M_real_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_57_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real57_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_57_ce1 <= grp_kernel_mmult_fu_10781_a_M_real57_ce1;
        else 
            rxmat_M_real_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_57_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_57_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_57_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_57_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_39)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_39)))) then 
            rxmat_M_real_57_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_58_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real58_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_58_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_58_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_58_address0 <= grp_kernel_mmult_fu_10781_a_M_real58_address0;
        else 
            rxmat_M_real_58_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_58_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real58_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_58_ce0 <= grp_kernel_mmult_fu_10781_a_M_real58_ce0;
        else 
            rxmat_M_real_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_58_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real58_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_58_ce1 <= grp_kernel_mmult_fu_10781_a_M_real58_ce1;
        else 
            rxmat_M_real_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_58_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_58_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_58_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_58_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3A)))) then 
            rxmat_M_real_58_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_59_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real59_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_59_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_59_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_59_address0 <= grp_kernel_mmult_fu_10781_a_M_real59_address0;
        else 
            rxmat_M_real_59_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_59_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real59_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_59_ce0 <= grp_kernel_mmult_fu_10781_a_M_real59_ce0;
        else 
            rxmat_M_real_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_59_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real59_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_59_ce1 <= grp_kernel_mmult_fu_10781_a_M_real59_ce1;
        else 
            rxmat_M_real_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_59_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_59_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_59_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_59_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3B)))) then 
            rxmat_M_real_59_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real5_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_5_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_5_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_5_address0 <= grp_kernel_mmult_fu_10781_a_M_real5_address0;
        else 
            rxmat_M_real_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_5_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_5_ce0 <= grp_kernel_mmult_fu_10781_a_M_real5_ce0;
        else 
            rxmat_M_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_5_ce1 <= grp_kernel_mmult_fu_10781_a_M_real5_ce1;
        else 
            rxmat_M_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_5_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_5_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_5_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_5_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5)))) then 
            rxmat_M_real_5_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_60_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real60_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_60_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_60_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_60_address0 <= grp_kernel_mmult_fu_10781_a_M_real60_address0;
        else 
            rxmat_M_real_60_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_60_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real60_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_60_ce0 <= grp_kernel_mmult_fu_10781_a_M_real60_ce0;
        else 
            rxmat_M_real_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_60_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real60_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_60_ce1 <= grp_kernel_mmult_fu_10781_a_M_real60_ce1;
        else 
            rxmat_M_real_60_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_60_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_60_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_60_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_60_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3C)))) then 
            rxmat_M_real_60_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_61_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real61_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_61_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_61_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_61_address0 <= grp_kernel_mmult_fu_10781_a_M_real61_address0;
        else 
            rxmat_M_real_61_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_61_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real61_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_61_ce0 <= grp_kernel_mmult_fu_10781_a_M_real61_ce0;
        else 
            rxmat_M_real_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_61_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real61_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_61_ce1 <= grp_kernel_mmult_fu_10781_a_M_real61_ce1;
        else 
            rxmat_M_real_61_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_61_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_61_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_61_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_61_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3D)))) then 
            rxmat_M_real_61_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_62_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real62_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_62_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_62_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_62_address0 <= grp_kernel_mmult_fu_10781_a_M_real62_address0;
        else 
            rxmat_M_real_62_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_62_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real62_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_62_ce0 <= grp_kernel_mmult_fu_10781_a_M_real62_ce0;
        else 
            rxmat_M_real_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_62_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real62_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_62_ce1 <= grp_kernel_mmult_fu_10781_a_M_real62_ce1;
        else 
            rxmat_M_real_62_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_62_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_62_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_62_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_62_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3E)))) then 
            rxmat_M_real_62_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_63_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real63_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_63_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_63_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_63_address0 <= grp_kernel_mmult_fu_10781_a_M_real63_address0;
        else 
            rxmat_M_real_63_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_63_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real63_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_63_ce0 <= grp_kernel_mmult_fu_10781_a_M_real63_ce0;
        else 
            rxmat_M_real_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_63_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real63_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_63_ce1 <= grp_kernel_mmult_fu_10781_a_M_real63_ce1;
        else 
            rxmat_M_real_63_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_63_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_63_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_63_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_63_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_3F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_3F)))) then 
            rxmat_M_real_63_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_64_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real64_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_64_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_64_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_64_address0 <= grp_kernel_mmult_fu_10781_a_M_real64_address0;
        else 
            rxmat_M_real_64_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_64_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real64_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_64_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_64_ce0 <= grp_kernel_mmult_fu_10781_a_M_real64_ce0;
        else 
            rxmat_M_real_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_64_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real64_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_64_ce1 <= grp_kernel_mmult_fu_10781_a_M_real64_ce1;
        else 
            rxmat_M_real_64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_64_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_64_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_64_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_64_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_64_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_40)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_40)))) then 
            rxmat_M_real_64_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_65_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real65_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_65_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_65_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_65_address0 <= grp_kernel_mmult_fu_10781_a_M_real65_address0;
        else 
            rxmat_M_real_65_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_65_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real65_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_65_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_65_ce0 <= grp_kernel_mmult_fu_10781_a_M_real65_ce0;
        else 
            rxmat_M_real_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_65_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real65_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_65_ce1 <= grp_kernel_mmult_fu_10781_a_M_real65_ce1;
        else 
            rxmat_M_real_65_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_65_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_65_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_65_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_65_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_65_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_41)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_41)))) then 
            rxmat_M_real_65_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_66_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real66_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_66_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_66_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_66_address0 <= grp_kernel_mmult_fu_10781_a_M_real66_address0;
        else 
            rxmat_M_real_66_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_66_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real66_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_66_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_66_ce0 <= grp_kernel_mmult_fu_10781_a_M_real66_ce0;
        else 
            rxmat_M_real_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_66_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real66_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_66_ce1 <= grp_kernel_mmult_fu_10781_a_M_real66_ce1;
        else 
            rxmat_M_real_66_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_66_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_66_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_66_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_66_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_66_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_42)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_42)))) then 
            rxmat_M_real_66_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_67_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real67_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_67_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_67_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_67_address0 <= grp_kernel_mmult_fu_10781_a_M_real67_address0;
        else 
            rxmat_M_real_67_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_67_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real67_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_67_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_67_ce0 <= grp_kernel_mmult_fu_10781_a_M_real67_ce0;
        else 
            rxmat_M_real_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_67_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real67_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_67_ce1 <= grp_kernel_mmult_fu_10781_a_M_real67_ce1;
        else 
            rxmat_M_real_67_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_67_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_67_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_67_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_67_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_67_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_43)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_43)))) then 
            rxmat_M_real_67_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_68_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real68_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_68_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_68_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_68_address0 <= grp_kernel_mmult_fu_10781_a_M_real68_address0;
        else 
            rxmat_M_real_68_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_68_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real68_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_68_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_68_ce0 <= grp_kernel_mmult_fu_10781_a_M_real68_ce0;
        else 
            rxmat_M_real_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_68_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real68_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_68_ce1 <= grp_kernel_mmult_fu_10781_a_M_real68_ce1;
        else 
            rxmat_M_real_68_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_68_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_68_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_68_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_68_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_68_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_44)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_44)))) then 
            rxmat_M_real_68_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_69_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real69_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_69_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_69_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_69_address0 <= grp_kernel_mmult_fu_10781_a_M_real69_address0;
        else 
            rxmat_M_real_69_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_69_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real69_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_69_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_69_ce0 <= grp_kernel_mmult_fu_10781_a_M_real69_ce0;
        else 
            rxmat_M_real_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_69_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real69_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_69_ce1 <= grp_kernel_mmult_fu_10781_a_M_real69_ce1;
        else 
            rxmat_M_real_69_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_69_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_69_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_69_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_69_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_69_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_45)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_45)))) then 
            rxmat_M_real_69_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real6_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_6_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_6_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_6_address0 <= grp_kernel_mmult_fu_10781_a_M_real6_address0;
        else 
            rxmat_M_real_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_6_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_6_ce0 <= grp_kernel_mmult_fu_10781_a_M_real6_ce0;
        else 
            rxmat_M_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_6_ce1 <= grp_kernel_mmult_fu_10781_a_M_real6_ce1;
        else 
            rxmat_M_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_6_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_6_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_6_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_6_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_6)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_6)))) then 
            rxmat_M_real_6_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_70_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real70_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_70_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_70_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_70_address0 <= grp_kernel_mmult_fu_10781_a_M_real70_address0;
        else 
            rxmat_M_real_70_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_70_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real70_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_70_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_70_ce0 <= grp_kernel_mmult_fu_10781_a_M_real70_ce0;
        else 
            rxmat_M_real_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_70_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real70_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_70_ce1 <= grp_kernel_mmult_fu_10781_a_M_real70_ce1;
        else 
            rxmat_M_real_70_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_70_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_70_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_70_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_70_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_70_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_46)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_46)))) then 
            rxmat_M_real_70_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_71_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real71_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_71_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_71_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_71_address0 <= grp_kernel_mmult_fu_10781_a_M_real71_address0;
        else 
            rxmat_M_real_71_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_71_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real71_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_71_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_71_ce0 <= grp_kernel_mmult_fu_10781_a_M_real71_ce0;
        else 
            rxmat_M_real_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_71_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real71_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_71_ce1 <= grp_kernel_mmult_fu_10781_a_M_real71_ce1;
        else 
            rxmat_M_real_71_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_71_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_71_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_71_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_71_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_71_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_47)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_47)))) then 
            rxmat_M_real_71_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_72_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real72_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_72_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_72_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_72_address0 <= grp_kernel_mmult_fu_10781_a_M_real72_address0;
        else 
            rxmat_M_real_72_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_72_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real72_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_72_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_72_ce0 <= grp_kernel_mmult_fu_10781_a_M_real72_ce0;
        else 
            rxmat_M_real_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_72_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real72_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_72_ce1 <= grp_kernel_mmult_fu_10781_a_M_real72_ce1;
        else 
            rxmat_M_real_72_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_72_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_72_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_72_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_72_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_72_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_48)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_48)))) then 
            rxmat_M_real_72_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_73_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real73_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_73_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_73_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_73_address0 <= grp_kernel_mmult_fu_10781_a_M_real73_address0;
        else 
            rxmat_M_real_73_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_73_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real73_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_73_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_73_ce0 <= grp_kernel_mmult_fu_10781_a_M_real73_ce0;
        else 
            rxmat_M_real_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_73_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real73_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_73_ce1 <= grp_kernel_mmult_fu_10781_a_M_real73_ce1;
        else 
            rxmat_M_real_73_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_73_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_73_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_73_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_73_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_73_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_49)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_49)))) then 
            rxmat_M_real_73_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_74_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real74_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_74_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_74_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_74_address0 <= grp_kernel_mmult_fu_10781_a_M_real74_address0;
        else 
            rxmat_M_real_74_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_74_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real74_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_74_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_74_ce0 <= grp_kernel_mmult_fu_10781_a_M_real74_ce0;
        else 
            rxmat_M_real_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_74_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real74_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_74_ce1 <= grp_kernel_mmult_fu_10781_a_M_real74_ce1;
        else 
            rxmat_M_real_74_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_74_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_74_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_74_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_74_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_74_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4A)))) then 
            rxmat_M_real_74_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_75_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real75_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_75_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_75_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_75_address0 <= grp_kernel_mmult_fu_10781_a_M_real75_address0;
        else 
            rxmat_M_real_75_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_75_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real75_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_75_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_75_ce0 <= grp_kernel_mmult_fu_10781_a_M_real75_ce0;
        else 
            rxmat_M_real_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_75_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real75_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_75_ce1 <= grp_kernel_mmult_fu_10781_a_M_real75_ce1;
        else 
            rxmat_M_real_75_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_75_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_75_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_75_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_75_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_75_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4B)))) then 
            rxmat_M_real_75_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_76_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real76_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_76_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_76_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_76_address0 <= grp_kernel_mmult_fu_10781_a_M_real76_address0;
        else 
            rxmat_M_real_76_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_76_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real76_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_76_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_76_ce0 <= grp_kernel_mmult_fu_10781_a_M_real76_ce0;
        else 
            rxmat_M_real_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_76_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real76_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_76_ce1 <= grp_kernel_mmult_fu_10781_a_M_real76_ce1;
        else 
            rxmat_M_real_76_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_76_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_76_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_76_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_76_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_76_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4C)))) then 
            rxmat_M_real_76_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_77_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real77_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_77_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_77_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_77_address0 <= grp_kernel_mmult_fu_10781_a_M_real77_address0;
        else 
            rxmat_M_real_77_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_77_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real77_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_77_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_77_ce0 <= grp_kernel_mmult_fu_10781_a_M_real77_ce0;
        else 
            rxmat_M_real_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_77_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real77_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_77_ce1 <= grp_kernel_mmult_fu_10781_a_M_real77_ce1;
        else 
            rxmat_M_real_77_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_77_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_77_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_77_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_77_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_77_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4D)))) then 
            rxmat_M_real_77_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_78_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real78_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_78_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_78_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_78_address0 <= grp_kernel_mmult_fu_10781_a_M_real78_address0;
        else 
            rxmat_M_real_78_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_78_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real78_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_78_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_78_ce0 <= grp_kernel_mmult_fu_10781_a_M_real78_ce0;
        else 
            rxmat_M_real_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_78_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real78_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_78_ce1 <= grp_kernel_mmult_fu_10781_a_M_real78_ce1;
        else 
            rxmat_M_real_78_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_78_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_78_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_78_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_78_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_78_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4E)))) then 
            rxmat_M_real_78_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_79_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real79_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_79_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_79_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_79_address0 <= grp_kernel_mmult_fu_10781_a_M_real79_address0;
        else 
            rxmat_M_real_79_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_79_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real79_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_79_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_79_ce0 <= grp_kernel_mmult_fu_10781_a_M_real79_ce0;
        else 
            rxmat_M_real_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_79_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real79_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_79_ce1 <= grp_kernel_mmult_fu_10781_a_M_real79_ce1;
        else 
            rxmat_M_real_79_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_79_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_79_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_79_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_79_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_79_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_4F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_4F)))) then 
            rxmat_M_real_79_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real7_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_7_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_7_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_7_address0 <= grp_kernel_mmult_fu_10781_a_M_real7_address0;
        else 
            rxmat_M_real_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_7_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_7_ce0 <= grp_kernel_mmult_fu_10781_a_M_real7_ce0;
        else 
            rxmat_M_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_7_ce1 <= grp_kernel_mmult_fu_10781_a_M_real7_ce1;
        else 
            rxmat_M_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_7_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_7_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_7_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_7_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_7)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_7)))) then 
            rxmat_M_real_7_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_80_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real80_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_80_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_80_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_80_address0 <= grp_kernel_mmult_fu_10781_a_M_real80_address0;
        else 
            rxmat_M_real_80_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_80_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real80_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_80_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_80_ce0 <= grp_kernel_mmult_fu_10781_a_M_real80_ce0;
        else 
            rxmat_M_real_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_80_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real80_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_80_ce1 <= grp_kernel_mmult_fu_10781_a_M_real80_ce1;
        else 
            rxmat_M_real_80_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_80_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_80_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_80_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_80_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_80_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_50)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_50)))) then 
            rxmat_M_real_80_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_81_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real81_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_81_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_81_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_81_address0 <= grp_kernel_mmult_fu_10781_a_M_real81_address0;
        else 
            rxmat_M_real_81_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_81_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real81_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_81_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_81_ce0 <= grp_kernel_mmult_fu_10781_a_M_real81_ce0;
        else 
            rxmat_M_real_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_81_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real81_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_81_ce1 <= grp_kernel_mmult_fu_10781_a_M_real81_ce1;
        else 
            rxmat_M_real_81_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_81_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_81_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_81_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_81_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_81_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_51)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_51)))) then 
            rxmat_M_real_81_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_82_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real82_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_82_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_82_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_82_address0 <= grp_kernel_mmult_fu_10781_a_M_real82_address0;
        else 
            rxmat_M_real_82_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_82_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real82_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_82_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_82_ce0 <= grp_kernel_mmult_fu_10781_a_M_real82_ce0;
        else 
            rxmat_M_real_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_82_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real82_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_82_ce1 <= grp_kernel_mmult_fu_10781_a_M_real82_ce1;
        else 
            rxmat_M_real_82_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_82_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_82_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_82_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_82_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_82_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_52)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_52)))) then 
            rxmat_M_real_82_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_83_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real83_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_83_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_83_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_83_address0 <= grp_kernel_mmult_fu_10781_a_M_real83_address0;
        else 
            rxmat_M_real_83_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_83_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real83_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_83_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_83_ce0 <= grp_kernel_mmult_fu_10781_a_M_real83_ce0;
        else 
            rxmat_M_real_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_83_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real83_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_83_ce1 <= grp_kernel_mmult_fu_10781_a_M_real83_ce1;
        else 
            rxmat_M_real_83_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_83_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_83_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_83_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_83_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_83_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_53)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_53)))) then 
            rxmat_M_real_83_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_84_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real84_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_84_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_84_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_84_address0 <= grp_kernel_mmult_fu_10781_a_M_real84_address0;
        else 
            rxmat_M_real_84_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_84_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real84_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_84_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_84_ce0 <= grp_kernel_mmult_fu_10781_a_M_real84_ce0;
        else 
            rxmat_M_real_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_84_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real84_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_84_ce1 <= grp_kernel_mmult_fu_10781_a_M_real84_ce1;
        else 
            rxmat_M_real_84_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_84_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_84_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_84_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_84_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_84_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_54)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_54)))) then 
            rxmat_M_real_84_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_85_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real85_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_85_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_85_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_85_address0 <= grp_kernel_mmult_fu_10781_a_M_real85_address0;
        else 
            rxmat_M_real_85_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_85_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real85_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_85_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_85_ce0 <= grp_kernel_mmult_fu_10781_a_M_real85_ce0;
        else 
            rxmat_M_real_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_85_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real85_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_85_ce1 <= grp_kernel_mmult_fu_10781_a_M_real85_ce1;
        else 
            rxmat_M_real_85_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_85_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_85_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_85_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_85_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_85_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_55)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_55)))) then 
            rxmat_M_real_85_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_86_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real86_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_86_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_86_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_86_address0 <= grp_kernel_mmult_fu_10781_a_M_real86_address0;
        else 
            rxmat_M_real_86_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_86_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real86_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_86_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_86_ce0 <= grp_kernel_mmult_fu_10781_a_M_real86_ce0;
        else 
            rxmat_M_real_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_86_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real86_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_86_ce1 <= grp_kernel_mmult_fu_10781_a_M_real86_ce1;
        else 
            rxmat_M_real_86_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_86_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_86_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_86_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_86_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_86_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_56)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_56)))) then 
            rxmat_M_real_86_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_87_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real87_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_87_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_87_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_87_address0 <= grp_kernel_mmult_fu_10781_a_M_real87_address0;
        else 
            rxmat_M_real_87_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_87_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real87_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_87_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_87_ce0 <= grp_kernel_mmult_fu_10781_a_M_real87_ce0;
        else 
            rxmat_M_real_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_87_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real87_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_87_ce1 <= grp_kernel_mmult_fu_10781_a_M_real87_ce1;
        else 
            rxmat_M_real_87_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_87_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_87_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_87_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_87_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_87_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_57)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_57)))) then 
            rxmat_M_real_87_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_88_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real88_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_88_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_88_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_88_address0 <= grp_kernel_mmult_fu_10781_a_M_real88_address0;
        else 
            rxmat_M_real_88_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_88_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real88_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_88_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_88_ce0 <= grp_kernel_mmult_fu_10781_a_M_real88_ce0;
        else 
            rxmat_M_real_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_88_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real88_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_88_ce1 <= grp_kernel_mmult_fu_10781_a_M_real88_ce1;
        else 
            rxmat_M_real_88_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_88_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_88_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_88_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_88_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_88_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_58)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_58)))) then 
            rxmat_M_real_88_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_89_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real89_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_89_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_89_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_89_address0 <= grp_kernel_mmult_fu_10781_a_M_real89_address0;
        else 
            rxmat_M_real_89_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_89_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real89_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_89_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_89_ce0 <= grp_kernel_mmult_fu_10781_a_M_real89_ce0;
        else 
            rxmat_M_real_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_89_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real89_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_89_ce1 <= grp_kernel_mmult_fu_10781_a_M_real89_ce1;
        else 
            rxmat_M_real_89_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_89_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_89_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_89_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_89_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_89_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_59)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_59)))) then 
            rxmat_M_real_89_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real8_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_8_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_8_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_8_address0 <= grp_kernel_mmult_fu_10781_a_M_real8_address0;
        else 
            rxmat_M_real_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_8_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real8_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_8_ce0 <= grp_kernel_mmult_fu_10781_a_M_real8_ce0;
        else 
            rxmat_M_real_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_8_ce1 <= grp_kernel_mmult_fu_10781_a_M_real8_ce1;
        else 
            rxmat_M_real_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_8_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_8_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_8_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_8_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_8)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_8)))) then 
            rxmat_M_real_8_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_90_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real90_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_90_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_90_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_90_address0 <= grp_kernel_mmult_fu_10781_a_M_real90_address0;
        else 
            rxmat_M_real_90_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_90_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real90_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_90_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_90_ce0 <= grp_kernel_mmult_fu_10781_a_M_real90_ce0;
        else 
            rxmat_M_real_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_90_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real90_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_90_ce1 <= grp_kernel_mmult_fu_10781_a_M_real90_ce1;
        else 
            rxmat_M_real_90_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_90_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_90_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_90_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_90_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_90_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5A)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5A)))) then 
            rxmat_M_real_90_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_91_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real91_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_91_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_91_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_91_address0 <= grp_kernel_mmult_fu_10781_a_M_real91_address0;
        else 
            rxmat_M_real_91_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_91_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real91_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_91_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_91_ce0 <= grp_kernel_mmult_fu_10781_a_M_real91_ce0;
        else 
            rxmat_M_real_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_91_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real91_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_91_ce1 <= grp_kernel_mmult_fu_10781_a_M_real91_ce1;
        else 
            rxmat_M_real_91_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_91_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_91_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_91_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_91_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_91_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5B)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5B)))) then 
            rxmat_M_real_91_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_92_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real92_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_92_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_92_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_92_address0 <= grp_kernel_mmult_fu_10781_a_M_real92_address0;
        else 
            rxmat_M_real_92_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_92_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real92_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_92_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_92_ce0 <= grp_kernel_mmult_fu_10781_a_M_real92_ce0;
        else 
            rxmat_M_real_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_92_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real92_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_92_ce1 <= grp_kernel_mmult_fu_10781_a_M_real92_ce1;
        else 
            rxmat_M_real_92_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_92_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_92_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_92_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_92_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_92_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5C)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5C)))) then 
            rxmat_M_real_92_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_93_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real93_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_93_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_93_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_93_address0 <= grp_kernel_mmult_fu_10781_a_M_real93_address0;
        else 
            rxmat_M_real_93_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_93_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real93_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_93_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_93_ce0 <= grp_kernel_mmult_fu_10781_a_M_real93_ce0;
        else 
            rxmat_M_real_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_93_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real93_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_93_ce1 <= grp_kernel_mmult_fu_10781_a_M_real93_ce1;
        else 
            rxmat_M_real_93_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_93_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_93_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_93_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_93_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_93_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5D)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5D)))) then 
            rxmat_M_real_93_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_94_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real94_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_94_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_94_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_94_address0 <= grp_kernel_mmult_fu_10781_a_M_real94_address0;
        else 
            rxmat_M_real_94_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_94_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real94_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_94_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_94_ce0 <= grp_kernel_mmult_fu_10781_a_M_real94_ce0;
        else 
            rxmat_M_real_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_94_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real94_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_94_ce1 <= grp_kernel_mmult_fu_10781_a_M_real94_ce1;
        else 
            rxmat_M_real_94_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_94_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_94_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_94_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_94_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_94_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5E)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5E)))) then 
            rxmat_M_real_94_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_95_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real95_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_95_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_95_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_95_address0 <= grp_kernel_mmult_fu_10781_a_M_real95_address0;
        else 
            rxmat_M_real_95_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_95_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real95_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_95_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_95_ce0 <= grp_kernel_mmult_fu_10781_a_M_real95_ce0;
        else 
            rxmat_M_real_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_95_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real95_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_95_ce1 <= grp_kernel_mmult_fu_10781_a_M_real95_ce1;
        else 
            rxmat_M_real_95_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_95_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_95_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_95_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_95_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_95_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_5F)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_5F)))) then 
            rxmat_M_real_95_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_96_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real96_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_96_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_96_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_96_address0 <= grp_kernel_mmult_fu_10781_a_M_real96_address0;
        else 
            rxmat_M_real_96_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_96_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real96_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_96_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_96_ce0 <= grp_kernel_mmult_fu_10781_a_M_real96_ce0;
        else 
            rxmat_M_real_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_96_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real96_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_96_ce1 <= grp_kernel_mmult_fu_10781_a_M_real96_ce1;
        else 
            rxmat_M_real_96_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_96_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_96_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_96_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_96_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_96_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_60)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_60)))) then 
            rxmat_M_real_96_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_97_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real97_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_97_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_97_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_97_address0 <= grp_kernel_mmult_fu_10781_a_M_real97_address0;
        else 
            rxmat_M_real_97_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_97_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real97_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_97_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_97_ce0 <= grp_kernel_mmult_fu_10781_a_M_real97_ce0;
        else 
            rxmat_M_real_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_97_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real97_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_97_ce1 <= grp_kernel_mmult_fu_10781_a_M_real97_ce1;
        else 
            rxmat_M_real_97_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_97_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_97_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_97_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_97_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_97_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_61)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_61)))) then 
            rxmat_M_real_97_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_98_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real98_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_98_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_98_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_98_address0 <= grp_kernel_mmult_fu_10781_a_M_real98_address0;
        else 
            rxmat_M_real_98_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_98_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real98_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_98_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_98_ce0 <= grp_kernel_mmult_fu_10781_a_M_real98_ce0;
        else 
            rxmat_M_real_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_98_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real98_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_98_ce1 <= grp_kernel_mmult_fu_10781_a_M_real98_ce1;
        else 
            rxmat_M_real_98_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_98_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_98_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_98_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_98_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_98_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_62)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_62)))) then 
            rxmat_M_real_98_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_99_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real99_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_99_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_99_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_99_address0 <= grp_kernel_mmult_fu_10781_a_M_real99_address0;
        else 
            rxmat_M_real_99_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_99_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real99_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_99_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_99_ce0 <= grp_kernel_mmult_fu_10781_a_M_real99_ce0;
        else 
            rxmat_M_real_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_99_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real99_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_99_ce1 <= grp_kernel_mmult_fu_10781_a_M_real99_ce1;
        else 
            rxmat_M_real_99_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_99_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_99_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_99_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_99_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_99_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_63)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_63)))) then 
            rxmat_M_real_99_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real9_address0, zext_ln1027_fu_11461_p1, zext_ln76_1_fu_11967_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_9_address0 <= zext_ln76_1_fu_11967_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_9_address0 <= zext_ln1027_fu_11461_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_9_address0 <= grp_kernel_mmult_fu_10781_a_M_real9_address0;
        else 
            rxmat_M_real_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_9_ce0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real9_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_M_real_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_9_ce0 <= grp_kernel_mmult_fu_10781_a_M_real9_ce0;
        else 
            rxmat_M_real_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_a_M_real9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            rxmat_M_real_9_ce1 <= grp_kernel_mmult_fu_10781_a_M_real9_ce1;
        else 
            rxmat_M_real_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_M_real_9_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state3, bitcast_ln76_fu_12099_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            rxmat_M_real_9_d0 <= bitcast_ln76_fu_12099_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rxmat_M_real_9_d0 <= ap_const_lv32_0;
        else 
            rxmat_M_real_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rxmat_M_real_9_we0_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state3, trunc_ln1027_fu_11441_p1, trunc_ln76_fu_11944_p1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln1027_fu_11441_p1 = ap_const_lv7_9)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln76_fu_11944_p1 = ap_const_lv7_9)))) then 
            rxmat_M_real_9_we0 <= ap_const_logic_1;
        else 
            rxmat_M_real_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rxmat_stream_TDATA_blk_n_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2)
    begin
        if ((((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_stream_TDATA_blk_n <= rxmat_stream_TVALID;
        else 
            rxmat_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxmat_stream_TREADY_assign_proc : process(rxmat_stream_TVALID, ap_CS_fsm_state7, icmp_ln73_fu_11932_p2, ap_CS_fsm_state10, icmp_ln83_fu_12255_p2)
    begin
        if (((not(((icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln83_fu_12255_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or (not(((icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (rxmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln73_fu_11932_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            rxmat_stream_TREADY <= ap_const_logic_1;
        else 
            rxmat_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln513_100_fu_17999_p3 <= 
        out_vector_M_real_2_112_reg_21756 when (icmp_ln513_100_fu_17994_p2(0) = '1') else 
        select_ln513_99_fu_17987_p3;
    select_ln513_101_fu_18011_p3 <= 
        out_vector_M_real_2_113_reg_21761 when (icmp_ln513_101_fu_18006_p2(0) = '1') else 
        select_ln513_100_fu_17999_p3;
    select_ln513_102_fu_18023_p3 <= 
        out_vector_M_real_2_114_reg_21766 when (icmp_ln513_102_fu_18018_p2(0) = '1') else 
        select_ln513_101_fu_18011_p3;
    select_ln513_103_fu_18035_p3 <= 
        out_vector_M_real_2_115_reg_21771 when (icmp_ln513_103_fu_18030_p2(0) = '1') else 
        select_ln513_102_fu_18023_p3;
    select_ln513_104_fu_18047_p3 <= 
        out_vector_M_real_2_116_reg_21776 when (icmp_ln513_104_fu_18042_p2(0) = '1') else 
        select_ln513_103_fu_18035_p3;
    select_ln513_105_fu_18059_p3 <= 
        out_vector_M_real_2_117_reg_21781 when (icmp_ln513_105_fu_18054_p2(0) = '1') else 
        select_ln513_104_fu_18047_p3;
    select_ln513_106_fu_18071_p3 <= 
        out_vector_M_real_2_118_reg_21786 when (icmp_ln513_106_fu_18066_p2(0) = '1') else 
        select_ln513_105_fu_18059_p3;
    select_ln513_107_fu_18083_p3 <= 
        out_vector_M_real_2_119_reg_21791 when (icmp_ln513_107_fu_18078_p2(0) = '1') else 
        select_ln513_106_fu_18071_p3;
    select_ln513_108_fu_18095_p3 <= 
        out_vector_M_real_2_120_reg_21796 when (icmp_ln513_108_fu_18090_p2(0) = '1') else 
        select_ln513_107_fu_18083_p3;
    select_ln513_109_fu_18107_p3 <= 
        out_vector_M_real_2_121_reg_21801 when (icmp_ln513_109_fu_18102_p2(0) = '1') else 
        select_ln513_108_fu_18095_p3;
    select_ln513_10_fu_16896_p3 <= 
        out_vector_M_real_2_90_reg_21306 when (icmp_ln513_10_fu_16890_p2(0) = '1') else 
        select_ln513_9_fu_16883_p3;
    select_ln513_110_fu_18134_p3 <= 
        out_vector_M_real_2_122_reg_21806 when (icmp_ln513_110_reg_22825(0) = '1') else 
        select_ln513_109_reg_22820;
    select_ln513_111_fu_18139_p3 <= 
        out_vector_M_real_2_123_reg_21811 when (icmp_ln513_111_reg_22830(0) = '1') else 
        select_ln513_110_fu_18134_p3;
    select_ln513_112_fu_18145_p3 <= 
        out_vector_M_real_2_124_reg_21816 when (icmp_ln513_112_reg_22835(0) = '1') else 
        select_ln513_111_fu_18139_p3;
    select_ln513_113_fu_18151_p3 <= 
        out_vector_M_real_2_125_reg_21821 when (icmp_ln513_113_reg_22840(0) = '1') else 
        select_ln513_112_fu_18145_p3;
    select_ln513_114_fu_18162_p3 <= 
        out_vector_M_real_2_126_reg_21826 when (icmp_ln513_114_fu_18157_p2(0) = '1') else 
        select_ln513_113_fu_18151_p3;
    select_ln513_115_fu_18174_p3 <= 
        out_vector_M_real_2_127_reg_21831 when (icmp_ln513_115_fu_18169_p2(0) = '1') else 
        select_ln513_114_fu_18162_p3;
    select_ln513_116_fu_18186_p3 <= 
        out_vector_M_real_2_128_reg_21836 when (icmp_ln513_116_fu_18181_p2(0) = '1') else 
        select_ln513_115_fu_18174_p3;
    select_ln513_117_fu_18198_p3 <= 
        out_vector_M_real_2_129_reg_21841 when (icmp_ln513_117_fu_18193_p2(0) = '1') else 
        select_ln513_116_fu_18186_p3;
    select_ln513_118_fu_18210_p3 <= 
        out_vector_M_real_2_130_reg_21846 when (icmp_ln513_118_fu_18205_p2(0) = '1') else 
        select_ln513_117_fu_18198_p3;
    select_ln513_119_fu_18222_p3 <= 
        out_vector_M_real_2_131_reg_21851 when (icmp_ln513_119_fu_18217_p2(0) = '1') else 
        select_ln513_118_fu_18210_p3;
    select_ln513_11_fu_16909_p3 <= 
        out_vector_M_real_2_91_reg_21311 when (icmp_ln513_11_fu_16903_p2(0) = '1') else 
        select_ln513_10_fu_16896_p3;
    select_ln513_120_fu_18234_p3 <= 
        out_vector_M_real_3_92_reg_21856 when (icmp_ln513_120_fu_18229_p2(0) = '1') else 
        select_ln513_119_fu_18222_p3;
    select_ln513_121_fu_18246_p3 <= 
        out_vector_M_real_3_93_reg_21861 when (icmp_ln513_121_fu_18241_p2(0) = '1') else 
        select_ln513_120_fu_18234_p3;
    select_ln513_122_fu_18258_p3 <= 
        out_vector_M_real_3_94_reg_21866 when (icmp_ln513_122_fu_18253_p2(0) = '1') else 
        select_ln513_121_fu_18246_p3;
    select_ln513_123_fu_18270_p3 <= 
        out_vector_M_real_3_95_reg_21871 when (icmp_ln513_123_fu_18265_p2(0) = '1') else 
        select_ln513_122_fu_18258_p3;
    select_ln513_124_fu_18282_p3 <= 
        out_vector_M_real_3_96_reg_21876 when (icmp_ln513_124_fu_18277_p2(0) = '1') else 
        select_ln513_123_fu_18270_p3;
    select_ln513_125_fu_18294_p3 <= 
        out_vector_M_real_3_97_reg_21881 when (icmp_ln513_125_fu_18289_p2(0) = '1') else 
        select_ln513_124_fu_18282_p3;
    select_ln513_126_fu_18306_p3 <= 
        out_vector_M_real_3_98_reg_21886 when (icmp_ln513_126_fu_18301_p2(0) = '1') else 
        select_ln513_125_fu_18294_p3;
    select_ln513_127_fu_18318_p3 <= 
        out_vector_M_real_3_99_reg_21891 when (icmp_ln513_127_fu_18313_p2(0) = '1') else 
        select_ln513_126_fu_18306_p3;
    select_ln513_128_fu_18330_p3 <= 
        out_vector_M_real_3_100_reg_21896 when (icmp_ln513_128_fu_18325_p2(0) = '1') else 
        select_ln513_127_fu_18318_p3;
    select_ln513_129_fu_18342_p3 <= 
        out_vector_M_real_3_101_reg_21901 when (icmp_ln513_129_fu_18337_p2(0) = '1') else 
        select_ln513_128_fu_18330_p3;
    select_ln513_12_fu_16922_p3 <= 
        out_vector_M_real_3_88_reg_21316 when (icmp_ln513_12_fu_16916_p2(0) = '1') else 
        select_ln513_11_fu_16909_p3;
    select_ln513_130_fu_18354_p3 <= 
        out_vector_M_real_3_102_reg_21906 when (icmp_ln513_130_fu_18349_p2(0) = '1') else 
        select_ln513_129_fu_18342_p3;
    select_ln513_131_fu_18366_p3 <= 
        out_vector_M_real_3_103_reg_21911 when (icmp_ln513_131_fu_18361_p2(0) = '1') else 
        select_ln513_130_fu_18354_p3;
    select_ln513_132_fu_18378_p3 <= 
        out_vector_M_real_3_104_reg_21916 when (icmp_ln513_132_fu_18373_p2(0) = '1') else 
        select_ln513_131_fu_18366_p3;
    select_ln513_133_fu_18390_p3 <= 
        out_vector_M_real_3_105_reg_21921 when (icmp_ln513_133_fu_18385_p2(0) = '1') else 
        select_ln513_132_fu_18378_p3;
    select_ln513_134_fu_18402_p3 <= 
        out_vector_M_real_3_106_reg_21926 when (icmp_ln513_134_fu_18397_p2(0) = '1') else 
        select_ln513_133_fu_18390_p3;
    select_ln513_135_fu_18414_p3 <= 
        out_vector_M_real_3_107_reg_21931 when (icmp_ln513_135_fu_18409_p2(0) = '1') else 
        select_ln513_134_fu_18402_p3;
    select_ln513_136_fu_18426_p3 <= 
        out_vector_M_real_3_108_reg_21936 when (icmp_ln513_136_fu_18421_p2(0) = '1') else 
        select_ln513_135_fu_18414_p3;
    select_ln513_137_fu_18438_p3 <= 
        out_vector_M_real_3_109_reg_21941 when (icmp_ln513_137_fu_18433_p2(0) = '1') else 
        select_ln513_136_fu_18426_p3;
    select_ln513_138_fu_18450_p3 <= 
        out_vector_M_real_3_110_reg_21946 when (icmp_ln513_138_fu_18445_p2(0) = '1') else 
        select_ln513_137_fu_18438_p3;
    select_ln513_139_fu_18462_p3 <= 
        out_vector_M_real_3_111_reg_21951 when (icmp_ln513_139_fu_18457_p2(0) = '1') else 
        select_ln513_138_fu_18450_p3;
    select_ln513_13_fu_16935_p3 <= 
        out_vector_M_real_3_89_reg_21321 when (icmp_ln513_13_fu_16929_p2(0) = '1') else 
        select_ln513_12_fu_16922_p3;
    select_ln513_140_fu_18474_p3 <= 
        out_vector_M_real_3_112_reg_21956 when (icmp_ln513_140_fu_18469_p2(0) = '1') else 
        select_ln513_139_fu_18462_p3;
    select_ln513_141_fu_18486_p3 <= 
        out_vector_M_real_3_113_reg_21961 when (icmp_ln513_141_fu_18481_p2(0) = '1') else 
        select_ln513_140_fu_18474_p3;
    select_ln513_142_fu_18498_p3 <= 
        out_vector_M_real_3_114_reg_21966 when (icmp_ln513_142_fu_18493_p2(0) = '1') else 
        select_ln513_141_fu_18486_p3;
    select_ln513_143_fu_18510_p3 <= 
        out_vector_M_real_3_115_reg_21971 when (icmp_ln513_143_fu_18505_p2(0) = '1') else 
        select_ln513_142_fu_18498_p3;
    select_ln513_144_fu_18522_p3 <= 
        out_vector_M_real_3_116_reg_21976 when (icmp_ln513_144_fu_18517_p2(0) = '1') else 
        select_ln513_143_fu_18510_p3;
    select_ln513_145_fu_18534_p3 <= 
        out_vector_M_real_3_117_reg_21981 when (icmp_ln513_145_fu_18529_p2(0) = '1') else 
        select_ln513_144_fu_18522_p3;
    select_ln513_146_fu_18546_p3 <= 
        out_vector_M_real_3_118_reg_21986 when (icmp_ln513_146_fu_18541_p2(0) = '1') else 
        select_ln513_145_fu_18534_p3;
    select_ln513_147_fu_18558_p3 <= 
        out_vector_M_real_3_119_reg_21991 when (icmp_ln513_147_fu_18553_p2(0) = '1') else 
        select_ln513_146_fu_18546_p3;
    select_ln513_148_fu_18585_p3 <= 
        out_vector_M_real_3_120_reg_21996 when (icmp_ln513_148_reg_22850(0) = '1') else 
        select_ln513_147_reg_22845;
    select_ln513_149_fu_18590_p3 <= 
        out_vector_M_real_3_121_reg_22001 when (icmp_ln513_149_reg_22855(0) = '1') else 
        select_ln513_148_fu_18585_p3;
    select_ln513_14_fu_16948_p3 <= 
        out_vector_M_real_3_90_reg_21326 when (icmp_ln513_14_fu_16942_p2(0) = '1') else 
        select_ln513_13_fu_16935_p3;
    select_ln513_150_fu_18596_p3 <= 
        out_vector_M_real_3_122_reg_22006 when (icmp_ln513_150_reg_22860(0) = '1') else 
        select_ln513_149_fu_18590_p3;
    select_ln513_151_fu_18602_p3 <= 
        out_vector_M_real_3_123_reg_22011 when (icmp_ln513_151_reg_22865(0) = '1') else 
        select_ln513_150_fu_18596_p3;
    select_ln513_152_fu_18613_p3 <= 
        out_vector_M_real_3_124_reg_22016 when (icmp_ln513_152_fu_18608_p2(0) = '1') else 
        select_ln513_151_fu_18602_p3;
    select_ln513_153_fu_18625_p3 <= 
        out_vector_M_real_3_125_reg_22021 when (icmp_ln513_153_fu_18620_p2(0) = '1') else 
        select_ln513_152_fu_18613_p3;
    select_ln513_154_fu_18637_p3 <= 
        out_vector_M_real_3_126_reg_22026 when (icmp_ln513_154_fu_18632_p2(0) = '1') else 
        select_ln513_153_fu_18625_p3;
    select_ln513_155_fu_18649_p3 <= 
        out_vector_M_real_3_127_reg_22031 when (icmp_ln513_155_fu_18644_p2(0) = '1') else 
        select_ln513_154_fu_18637_p3;
    select_ln513_156_fu_18661_p3 <= 
        out_vector_M_real_3_128_reg_22036 when (icmp_ln513_156_fu_18656_p2(0) = '1') else 
        select_ln513_155_fu_18649_p3;
    select_ln513_157_fu_18673_p3 <= 
        out_vector_M_real_3_129_reg_22041 when (icmp_ln513_157_fu_18668_p2(0) = '1') else 
        select_ln513_156_fu_18661_p3;
    select_ln513_158_fu_18685_p3 <= 
        out_vector_M_real_3_130_reg_22046 when (icmp_ln513_158_fu_18680_p2(0) = '1') else 
        select_ln513_157_fu_18673_p3;
    select_ln513_159_fu_18697_p3 <= 
        out_vector_M_real_3_131_reg_22051 when (icmp_ln513_159_fu_18692_p2(0) = '1') else 
        select_ln513_158_fu_18685_p3;
    select_ln513_15_fu_16961_p3 <= 
        out_vector_M_real_3_91_reg_21331 when (icmp_ln513_15_fu_16955_p2(0) = '1') else 
        select_ln513_14_fu_16948_p3;
    select_ln513_160_fu_18709_p3 <= 
        out_vector_M_real_4_92_reg_22056 when (icmp_ln513_160_fu_18704_p2(0) = '1') else 
        select_ln513_159_fu_18697_p3;
    select_ln513_161_fu_18721_p3 <= 
        out_vector_M_real_4_93_reg_22061 when (icmp_ln513_161_fu_18716_p2(0) = '1') else 
        select_ln513_160_fu_18709_p3;
    select_ln513_162_fu_18733_p3 <= 
        out_vector_M_real_4_94_reg_22066 when (icmp_ln513_162_fu_18728_p2(0) = '1') else 
        select_ln513_161_fu_18721_p3;
    select_ln513_163_fu_18745_p3 <= 
        out_vector_M_real_4_95_reg_22071 when (icmp_ln513_163_fu_18740_p2(0) = '1') else 
        select_ln513_162_fu_18733_p3;
    select_ln513_164_fu_18757_p3 <= 
        out_vector_M_real_4_96_reg_22076 when (icmp_ln513_164_fu_18752_p2(0) = '1') else 
        select_ln513_163_fu_18745_p3;
    select_ln513_165_fu_18769_p3 <= 
        out_vector_M_real_4_97_reg_22081 when (icmp_ln513_165_fu_18764_p2(0) = '1') else 
        select_ln513_164_fu_18757_p3;
    select_ln513_166_fu_18781_p3 <= 
        out_vector_M_real_4_98_reg_22086 when (icmp_ln513_166_fu_18776_p2(0) = '1') else 
        select_ln513_165_fu_18769_p3;
    select_ln513_167_fu_18793_p3 <= 
        out_vector_M_real_4_99_reg_22091 when (icmp_ln513_167_fu_18788_p2(0) = '1') else 
        select_ln513_166_fu_18781_p3;
    select_ln513_168_fu_18805_p3 <= 
        out_vector_M_real_4_100_reg_22096 when (icmp_ln513_168_fu_18800_p2(0) = '1') else 
        select_ln513_167_fu_18793_p3;
    select_ln513_169_fu_18817_p3 <= 
        out_vector_M_real_4_101_reg_22101 when (icmp_ln513_169_fu_18812_p2(0) = '1') else 
        select_ln513_168_fu_18805_p3;
    select_ln513_16_fu_16974_p3 <= 
        out_vector_M_real_4_88_reg_21336 when (icmp_ln513_16_fu_16968_p2(0) = '1') else 
        select_ln513_15_fu_16961_p3;
    select_ln513_170_fu_18829_p3 <= 
        out_vector_M_real_4_102_reg_22106 when (icmp_ln513_170_fu_18824_p2(0) = '1') else 
        select_ln513_169_fu_18817_p3;
    select_ln513_171_fu_18841_p3 <= 
        out_vector_M_real_4_103_reg_22111 when (icmp_ln513_171_fu_18836_p2(0) = '1') else 
        select_ln513_170_fu_18829_p3;
    select_ln513_172_fu_18853_p3 <= 
        out_vector_M_real_4_104_reg_22116 when (icmp_ln513_172_fu_18848_p2(0) = '1') else 
        select_ln513_171_fu_18841_p3;
    select_ln513_173_fu_18865_p3 <= 
        out_vector_M_real_4_105_reg_22121 when (icmp_ln513_173_fu_18860_p2(0) = '1') else 
        select_ln513_172_fu_18853_p3;
    select_ln513_174_fu_18877_p3 <= 
        out_vector_M_real_4_106_reg_22126 when (icmp_ln513_174_fu_18872_p2(0) = '1') else 
        select_ln513_173_fu_18865_p3;
    select_ln513_175_fu_18889_p3 <= 
        out_vector_M_real_4_107_reg_22131 when (icmp_ln513_175_fu_18884_p2(0) = '1') else 
        select_ln513_174_fu_18877_p3;
    select_ln513_176_fu_18901_p3 <= 
        out_vector_M_real_4_108_reg_22136 when (icmp_ln513_176_fu_18896_p2(0) = '1') else 
        select_ln513_175_fu_18889_p3;
    select_ln513_177_fu_18913_p3 <= 
        out_vector_M_real_4_109_reg_22141 when (icmp_ln513_177_fu_18908_p2(0) = '1') else 
        select_ln513_176_fu_18901_p3;
    select_ln513_178_fu_18925_p3 <= 
        out_vector_M_real_4_110_reg_22146 when (icmp_ln513_178_fu_18920_p2(0) = '1') else 
        select_ln513_177_fu_18913_p3;
    select_ln513_179_fu_18937_p3 <= 
        out_vector_M_real_4_111_reg_22151 when (icmp_ln513_179_fu_18932_p2(0) = '1') else 
        select_ln513_178_fu_18925_p3;
    select_ln513_17_fu_16987_p3 <= 
        out_vector_M_real_4_89_reg_21341 when (icmp_ln513_17_fu_16981_p2(0) = '1') else 
        select_ln513_16_fu_16974_p3;
    select_ln513_180_fu_18949_p3 <= 
        out_vector_M_real_4_112_reg_22156 when (icmp_ln513_180_fu_18944_p2(0) = '1') else 
        select_ln513_179_fu_18937_p3;
    select_ln513_181_fu_18961_p3 <= 
        out_vector_M_real_4_113_reg_22161 when (icmp_ln513_181_fu_18956_p2(0) = '1') else 
        select_ln513_180_fu_18949_p3;
    select_ln513_182_fu_18973_p3 <= 
        out_vector_M_real_4_114_reg_22166 when (icmp_ln513_182_fu_18968_p2(0) = '1') else 
        select_ln513_181_fu_18961_p3;
    select_ln513_183_fu_18985_p3 <= 
        out_vector_M_real_4_115_reg_22171 when (icmp_ln513_183_fu_18980_p2(0) = '1') else 
        select_ln513_182_fu_18973_p3;
    select_ln513_184_fu_18997_p3 <= 
        out_vector_M_real_4_116_reg_22176 when (icmp_ln513_184_fu_18992_p2(0) = '1') else 
        select_ln513_183_fu_18985_p3;
    select_ln513_185_fu_19009_p3 <= 
        out_vector_M_real_4_117_reg_22181 when (icmp_ln513_185_fu_19004_p2(0) = '1') else 
        select_ln513_184_fu_18997_p3;
    select_ln513_186_fu_19036_p3 <= 
        out_vector_M_real_4_118_reg_22186 when (icmp_ln513_186_reg_22875(0) = '1') else 
        select_ln513_185_reg_22870;
    select_ln513_187_fu_19041_p3 <= 
        out_vector_M_real_4_119_reg_22191 when (icmp_ln513_187_reg_22880(0) = '1') else 
        select_ln513_186_fu_19036_p3;
    select_ln513_188_fu_19047_p3 <= 
        out_vector_M_real_4_120_reg_22196 when (icmp_ln513_188_reg_22885(0) = '1') else 
        select_ln513_187_fu_19041_p3;
    select_ln513_189_fu_19053_p3 <= 
        out_vector_M_real_4_121_reg_22201 when (icmp_ln513_189_reg_22890(0) = '1') else 
        select_ln513_188_fu_19047_p3;
    select_ln513_18_fu_17000_p3 <= 
        out_vector_M_real_4_90_reg_21346 when (icmp_ln513_18_fu_16994_p2(0) = '1') else 
        select_ln513_17_fu_16987_p3;
    select_ln513_190_fu_19064_p3 <= 
        out_vector_M_real_4_122_reg_22206 when (icmp_ln513_190_fu_19059_p2(0) = '1') else 
        select_ln513_189_fu_19053_p3;
    select_ln513_191_fu_19076_p3 <= 
        out_vector_M_real_4_123_reg_22211 when (icmp_ln513_191_fu_19071_p2(0) = '1') else 
        select_ln513_190_fu_19064_p3;
    select_ln513_192_fu_19088_p3 <= 
        out_vector_M_real_4_124_reg_22216 when (icmp_ln513_192_fu_19083_p2(0) = '1') else 
        select_ln513_191_fu_19076_p3;
    select_ln513_193_fu_19100_p3 <= 
        out_vector_M_real_4_125_reg_22221 when (icmp_ln513_193_fu_19095_p2(0) = '1') else 
        select_ln513_192_fu_19088_p3;
    select_ln513_194_fu_19112_p3 <= 
        out_vector_M_real_4_126_reg_22226 when (icmp_ln513_194_fu_19107_p2(0) = '1') else 
        select_ln513_193_fu_19100_p3;
    select_ln513_195_fu_19124_p3 <= 
        out_vector_M_real_4_127_reg_22231 when (icmp_ln513_195_fu_19119_p2(0) = '1') else 
        select_ln513_194_fu_19112_p3;
    select_ln513_196_fu_19136_p3 <= 
        out_vector_M_real_4_128_reg_22236 when (icmp_ln513_196_fu_19131_p2(0) = '1') else 
        select_ln513_195_fu_19124_p3;
    select_ln513_197_fu_19148_p3 <= 
        out_vector_M_real_4_129_reg_22241 when (icmp_ln513_197_fu_19143_p2(0) = '1') else 
        select_ln513_196_fu_19136_p3;
    select_ln513_198_fu_19160_p3 <= 
        out_vector_M_real_4_130_reg_22246 when (icmp_ln513_198_fu_19155_p2(0) = '1') else 
        select_ln513_197_fu_19148_p3;
    select_ln513_199_fu_19172_p3 <= 
        out_vector_M_real_4_131_reg_22251 when (icmp_ln513_199_fu_19167_p2(0) = '1') else 
        select_ln513_198_fu_19160_p3;
    select_ln513_19_fu_17013_p3 <= 
        out_vector_M_real_4_91_reg_21351 when (icmp_ln513_19_fu_17007_p2(0) = '1') else 
        select_ln513_18_fu_17000_p3;
    select_ln513_1_fu_16779_p3 <= 
        out_vector_M_real_0_9_reg_21261 when (icmp_ln513_1_fu_16773_p2(0) = '1') else 
        select_ln513_fu_16767_p3;
    select_ln513_200_fu_19184_p3 <= 
        out_vector_M_real_5_92_reg_22256 when (icmp_ln513_200_fu_19179_p2(0) = '1') else 
        select_ln513_199_fu_19172_p3;
    select_ln513_201_fu_19196_p3 <= 
        out_vector_M_real_5_93_reg_22261 when (icmp_ln513_201_fu_19191_p2(0) = '1') else 
        select_ln513_200_fu_19184_p3;
    select_ln513_202_fu_19208_p3 <= 
        out_vector_M_real_5_94_reg_22266 when (icmp_ln513_202_fu_19203_p2(0) = '1') else 
        select_ln513_201_fu_19196_p3;
    select_ln513_203_fu_19220_p3 <= 
        out_vector_M_real_5_95_reg_22271 when (icmp_ln513_203_fu_19215_p2(0) = '1') else 
        select_ln513_202_fu_19208_p3;
    select_ln513_204_fu_19232_p3 <= 
        out_vector_M_real_5_96_reg_22276 when (icmp_ln513_204_fu_19227_p2(0) = '1') else 
        select_ln513_203_fu_19220_p3;
    select_ln513_205_fu_19244_p3 <= 
        out_vector_M_real_5_97_reg_22281 when (icmp_ln513_205_fu_19239_p2(0) = '1') else 
        select_ln513_204_fu_19232_p3;
    select_ln513_206_fu_19256_p3 <= 
        out_vector_M_real_5_98_reg_22286 when (icmp_ln513_206_fu_19251_p2(0) = '1') else 
        select_ln513_205_fu_19244_p3;
    select_ln513_207_fu_19268_p3 <= 
        out_vector_M_real_5_99_reg_22291 when (icmp_ln513_207_fu_19263_p2(0) = '1') else 
        select_ln513_206_fu_19256_p3;
    select_ln513_208_fu_19280_p3 <= 
        out_vector_M_real_5_100_reg_22296 when (icmp_ln513_208_fu_19275_p2(0) = '1') else 
        select_ln513_207_fu_19268_p3;
    select_ln513_209_fu_19292_p3 <= 
        out_vector_M_real_5_101_reg_22301 when (icmp_ln513_209_fu_19287_p2(0) = '1') else 
        select_ln513_208_fu_19280_p3;
    select_ln513_20_fu_17026_p3 <= 
        out_vector_M_real_5_88_reg_21356 when (icmp_ln513_20_fu_17020_p2(0) = '1') else 
        select_ln513_19_fu_17013_p3;
    select_ln513_210_fu_19304_p3 <= 
        out_vector_M_real_5_102_reg_22306 when (icmp_ln513_210_fu_19299_p2(0) = '1') else 
        select_ln513_209_fu_19292_p3;
    select_ln513_211_fu_19316_p3 <= 
        out_vector_M_real_5_103_reg_22311 when (icmp_ln513_211_fu_19311_p2(0) = '1') else 
        select_ln513_210_fu_19304_p3;
    select_ln513_212_fu_19328_p3 <= 
        out_vector_M_real_5_104_reg_22316 when (icmp_ln513_212_fu_19323_p2(0) = '1') else 
        select_ln513_211_fu_19316_p3;
    select_ln513_213_fu_19340_p3 <= 
        out_vector_M_real_5_105_reg_22321 when (icmp_ln513_213_fu_19335_p2(0) = '1') else 
        select_ln513_212_fu_19328_p3;
    select_ln513_214_fu_19352_p3 <= 
        out_vector_M_real_5_106_reg_22326 when (icmp_ln513_214_fu_19347_p2(0) = '1') else 
        select_ln513_213_fu_19340_p3;
    select_ln513_215_fu_19364_p3 <= 
        out_vector_M_real_5_107_reg_22331 when (icmp_ln513_215_fu_19359_p2(0) = '1') else 
        select_ln513_214_fu_19352_p3;
    select_ln513_216_fu_19376_p3 <= 
        out_vector_M_real_5_108_reg_22336 when (icmp_ln513_216_fu_19371_p2(0) = '1') else 
        select_ln513_215_fu_19364_p3;
    select_ln513_217_fu_19388_p3 <= 
        out_vector_M_real_5_109_reg_22341 when (icmp_ln513_217_fu_19383_p2(0) = '1') else 
        select_ln513_216_fu_19376_p3;
    select_ln513_218_fu_19400_p3 <= 
        out_vector_M_real_5_110_reg_22346 when (icmp_ln513_218_fu_19395_p2(0) = '1') else 
        select_ln513_217_fu_19388_p3;
    select_ln513_219_fu_19412_p3 <= 
        out_vector_M_real_5_111_reg_22351 when (icmp_ln513_219_fu_19407_p2(0) = '1') else 
        select_ln513_218_fu_19400_p3;
    select_ln513_21_fu_17039_p3 <= 
        out_vector_M_real_5_89_reg_21361 when (icmp_ln513_21_fu_17033_p2(0) = '1') else 
        select_ln513_20_fu_17026_p3;
    select_ln513_220_fu_19424_p3 <= 
        out_vector_M_real_5_112_reg_22356 when (icmp_ln513_220_fu_19419_p2(0) = '1') else 
        select_ln513_219_fu_19412_p3;
    select_ln513_221_fu_19436_p3 <= 
        out_vector_M_real_5_113_reg_22361 when (icmp_ln513_221_fu_19431_p2(0) = '1') else 
        select_ln513_220_fu_19424_p3;
    select_ln513_222_fu_19448_p3 <= 
        out_vector_M_real_5_114_reg_22366 when (icmp_ln513_222_fu_19443_p2(0) = '1') else 
        select_ln513_221_fu_19436_p3;
    select_ln513_223_fu_19460_p3 <= 
        out_vector_M_real_5_115_reg_22371 when (icmp_ln513_223_fu_19455_p2(0) = '1') else 
        select_ln513_222_fu_19448_p3;
    select_ln513_224_fu_19472_p3 <= 
        out_vector_M_real_5_116_reg_22376 when (icmp_ln513_224_fu_19467_p2(0) = '1') else 
        select_ln513_223_reg_22895;
    select_ln513_225_fu_19483_p3 <= 
        out_vector_M_real_5_117_reg_22381 when (icmp_ln513_225_fu_19478_p2(0) = '1') else 
        select_ln513_224_fu_19472_p3;
    select_ln513_226_fu_19495_p3 <= 
        out_vector_M_real_5_118_reg_22386 when (icmp_ln513_226_fu_19490_p2(0) = '1') else 
        select_ln513_225_fu_19483_p3;
    select_ln513_227_fu_19507_p3 <= 
        out_vector_M_real_5_119_reg_22391 when (icmp_ln513_227_fu_19502_p2(0) = '1') else 
        select_ln513_226_fu_19495_p3;
    select_ln513_228_fu_19519_p3 <= 
        out_vector_M_real_5_120_reg_22396 when (icmp_ln513_228_fu_19514_p2(0) = '1') else 
        select_ln513_227_fu_19507_p3;
    select_ln513_229_fu_19531_p3 <= 
        out_vector_M_real_5_121_reg_22401 when (icmp_ln513_229_fu_19526_p2(0) = '1') else 
        select_ln513_228_fu_19519_p3;
    select_ln513_22_fu_17052_p3 <= 
        out_vector_M_real_5_90_reg_21366 when (icmp_ln513_22_fu_17046_p2(0) = '1') else 
        select_ln513_21_fu_17039_p3;
    select_ln513_230_fu_19543_p3 <= 
        out_vector_M_real_5_122_reg_22406 when (icmp_ln513_230_fu_19538_p2(0) = '1') else 
        select_ln513_229_fu_19531_p3;
    select_ln513_231_fu_19555_p3 <= 
        out_vector_M_real_5_123_reg_22411 when (icmp_ln513_231_fu_19550_p2(0) = '1') else 
        select_ln513_230_fu_19543_p3;
    select_ln513_232_fu_19567_p3 <= 
        out_vector_M_real_5_124_reg_22416 when (icmp_ln513_232_fu_19562_p2(0) = '1') else 
        select_ln513_231_fu_19555_p3;
    select_ln513_233_fu_19579_p3 <= 
        out_vector_M_real_5_125_reg_22421 when (icmp_ln513_233_fu_19574_p2(0) = '1') else 
        select_ln513_232_fu_19567_p3;
    select_ln513_234_fu_19591_p3 <= 
        out_vector_M_real_5_126_reg_22426 when (icmp_ln513_234_fu_19586_p2(0) = '1') else 
        select_ln513_233_fu_19579_p3;
    select_ln513_235_fu_19603_p3 <= 
        out_vector_M_real_5_127_reg_22431 when (icmp_ln513_235_fu_19598_p2(0) = '1') else 
        select_ln513_234_fu_19591_p3;
    select_ln513_236_fu_19615_p3 <= 
        out_vector_M_real_5_128_reg_22436 when (icmp_ln513_236_fu_19610_p2(0) = '1') else 
        select_ln513_235_fu_19603_p3;
    select_ln513_237_fu_19627_p3 <= 
        out_vector_M_real_5_129_reg_22441 when (icmp_ln513_237_fu_19622_p2(0) = '1') else 
        select_ln513_236_fu_19615_p3;
    select_ln513_238_fu_19639_p3 <= 
        out_vector_M_real_5_130_reg_22446 when (icmp_ln513_238_fu_19634_p2(0) = '1') else 
        select_ln513_237_fu_19627_p3;
    select_ln513_239_fu_19651_p3 <= 
        out_vector_M_real_5_131_reg_22451 when (icmp_ln513_239_fu_19646_p2(0) = '1') else 
        select_ln513_238_fu_19639_p3;
    select_ln513_23_fu_17065_p3 <= 
        out_vector_M_real_5_91_reg_21371 when (icmp_ln513_23_fu_17059_p2(0) = '1') else 
        select_ln513_22_fu_17052_p3;
    select_ln513_240_fu_19663_p3 <= 
        out_vector_M_real_6_44_reg_22456 when (icmp_ln513_240_fu_19658_p2(0) = '1') else 
        select_ln513_239_fu_19651_p3;
    select_ln513_241_fu_19675_p3 <= 
        out_vector_M_real_6_45_reg_22461 when (icmp_ln513_241_fu_19670_p2(0) = '1') else 
        select_ln513_240_fu_19663_p3;
    select_ln513_242_fu_19687_p3 <= 
        out_vector_M_real_6_46_reg_22466 when (icmp_ln513_242_fu_19682_p2(0) = '1') else 
        select_ln513_241_fu_19675_p3;
    select_ln513_243_fu_19699_p3 <= 
        out_vector_M_real_6_47_reg_22471 when (icmp_ln513_243_fu_19694_p2(0) = '1') else 
        select_ln513_242_fu_19687_p3;
    select_ln513_244_fu_19711_p3 <= 
        out_vector_M_real_6_48_reg_22476 when (icmp_ln513_244_fu_19706_p2(0) = '1') else 
        select_ln513_243_fu_19699_p3;
    select_ln513_245_fu_19723_p3 <= 
        out_vector_M_real_6_49_reg_22481 when (icmp_ln513_245_fu_19718_p2(0) = '1') else 
        select_ln513_244_fu_19711_p3;
    select_ln513_246_fu_19735_p3 <= 
        out_vector_M_real_6_50_reg_22486 when (icmp_ln513_246_fu_19730_p2(0) = '1') else 
        select_ln513_245_fu_19723_p3;
    select_ln513_247_fu_19747_p3 <= 
        out_vector_M_real_6_51_reg_22491 when (icmp_ln513_247_fu_19742_p2(0) = '1') else 
        select_ln513_246_fu_19735_p3;
    select_ln513_248_fu_19759_p3 <= 
        out_vector_M_real_6_52_reg_22496 when (icmp_ln513_248_fu_19754_p2(0) = '1') else 
        select_ln513_247_fu_19747_p3;
    select_ln513_249_fu_19771_p3 <= 
        out_vector_M_real_6_53_reg_22501 when (icmp_ln513_249_fu_19766_p2(0) = '1') else 
        select_ln513_248_fu_19759_p3;
    select_ln513_24_fu_17078_p3 <= 
        out_vector_M_real_6_40_reg_21376 when (icmp_ln513_24_fu_17072_p2(0) = '1') else 
        select_ln513_23_fu_17065_p3;
    select_ln513_250_fu_19783_p3 <= 
        out_vector_M_real_6_54_reg_22506 when (icmp_ln513_250_fu_19778_p2(0) = '1') else 
        select_ln513_249_fu_19771_p3;
    select_ln513_251_fu_19795_p3 <= 
        out_vector_M_real_6_55_reg_22511 when (icmp_ln513_251_fu_19790_p2(0) = '1') else 
        select_ln513_250_fu_19783_p3;
    select_ln513_252_fu_19807_p3 <= 
        out_vector_M_real_6_56_reg_22516 when (icmp_ln513_252_fu_19802_p2(0) = '1') else 
        select_ln513_251_fu_19795_p3;
    select_ln513_253_fu_19819_p3 <= 
        out_vector_M_real_6_57_reg_22521 when (icmp_ln513_253_fu_19814_p2(0) = '1') else 
        select_ln513_252_fu_19807_p3;
    select_ln513_25_fu_17091_p3 <= 
        out_vector_M_real_6_41_reg_21381 when (icmp_ln513_25_fu_17085_p2(0) = '1') else 
        select_ln513_24_fu_17078_p3;
    select_ln513_26_fu_17104_p3 <= 
        out_vector_M_real_6_42_reg_21386 when (icmp_ln513_26_fu_17098_p2(0) = '1') else 
        select_ln513_25_fu_17091_p3;
    select_ln513_27_fu_17117_p3 <= 
        out_vector_M_real_6_43_reg_21391 when (icmp_ln513_27_fu_17111_p2(0) = '1') else 
        select_ln513_26_fu_17104_p3;
    select_ln513_28_fu_17130_p3 <= 
        out_vector_M_real_7_8_reg_21396 when (icmp_ln513_28_fu_17124_p2(0) = '1') else 
        select_ln513_27_fu_17117_p3;
    select_ln513_29_fu_17143_p3 <= 
        out_vector_M_real_7_9_reg_21401 when (icmp_ln513_29_fu_17137_p2(0) = '1') else 
        select_ln513_28_fu_17130_p3;
    select_ln513_2_fu_16792_p3 <= 
        out_vector_M_real_0_10_reg_21266 when (icmp_ln513_2_fu_16786_p2(0) = '1') else 
        select_ln513_1_fu_16779_p3;
    select_ln513_30_fu_17156_p3 <= 
        out_vector_M_real_7_10_reg_21406 when (icmp_ln513_30_fu_17150_p2(0) = '1') else 
        select_ln513_29_fu_17143_p3;
    select_ln513_31_fu_17169_p3 <= 
        out_vector_M_real_7_11_reg_21411 when (icmp_ln513_31_fu_17163_p2(0) = '1') else 
        select_ln513_30_fu_17156_p3;
    select_ln513_32_fu_17182_p3 <= 
        out_vector_M_real_8_8_reg_21416 when (icmp_ln513_32_fu_17176_p2(0) = '1') else 
        select_ln513_31_fu_17169_p3;
    select_ln513_33_fu_17195_p3 <= 
        out_vector_M_real_8_9_reg_21421 when (icmp_ln513_33_fu_17189_p2(0) = '1') else 
        select_ln513_32_fu_17182_p3;
    select_ln513_34_fu_17232_p3 <= 
        out_vector_M_real_8_10_reg_21426 when (icmp_ln513_34_reg_22770(0) = '1') else 
        select_ln513_33_reg_22765;
    select_ln513_35_fu_17237_p3 <= 
        out_vector_M_real_8_11_reg_21431 when (icmp_ln513_35_reg_22775(0) = '1') else 
        select_ln513_34_fu_17232_p3;
    select_ln513_36_fu_17243_p3 <= 
        out_vector_M_real_9_8_reg_21436 when (icmp_ln513_36_reg_22780(0) = '1') else 
        select_ln513_35_fu_17237_p3;
    select_ln513_37_fu_17249_p3 <= 
        out_vector_M_real_9_9_reg_21441 when (icmp_ln513_37_reg_22785(0) = '1') else 
        select_ln513_36_fu_17243_p3;
    select_ln513_38_fu_17260_p3 <= 
        out_vector_M_real_9_10_reg_21446 when (icmp_ln513_38_fu_17255_p2(0) = '1') else 
        select_ln513_37_fu_17249_p3;
    select_ln513_39_fu_17272_p3 <= 
        out_vector_M_real_9_11_reg_21451 when (icmp_ln513_39_fu_17267_p2(0) = '1') else 
        select_ln513_38_fu_17260_p3;
    select_ln513_3_fu_16805_p3 <= 
        out_vector_M_real_0_11_reg_21271 when (icmp_ln513_3_fu_16799_p2(0) = '1') else 
        select_ln513_2_fu_16792_p3;
    select_ln513_40_fu_17284_p3 <= 
        out_vector_M_real_1_92_reg_21456 when (icmp_ln513_40_fu_17279_p2(0) = '1') else 
        select_ln513_39_fu_17272_p3;
    select_ln513_41_fu_17296_p3 <= 
        out_vector_M_real_1_93_reg_21461 when (icmp_ln513_41_fu_17291_p2(0) = '1') else 
        select_ln513_40_fu_17284_p3;
    select_ln513_42_fu_17308_p3 <= 
        out_vector_M_real_1_94_reg_21466 when (icmp_ln513_42_fu_17303_p2(0) = '1') else 
        select_ln513_41_fu_17296_p3;
    select_ln513_43_fu_17320_p3 <= 
        out_vector_M_real_1_95_reg_21471 when (icmp_ln513_43_fu_17315_p2(0) = '1') else 
        select_ln513_42_fu_17308_p3;
    select_ln513_44_fu_17332_p3 <= 
        out_vector_M_real_1_96_reg_21476 when (icmp_ln513_44_fu_17327_p2(0) = '1') else 
        select_ln513_43_fu_17320_p3;
    select_ln513_45_fu_17344_p3 <= 
        out_vector_M_real_1_97_reg_21481 when (icmp_ln513_45_fu_17339_p2(0) = '1') else 
        select_ln513_44_fu_17332_p3;
    select_ln513_46_fu_17356_p3 <= 
        out_vector_M_real_1_98_reg_21486 when (icmp_ln513_46_fu_17351_p2(0) = '1') else 
        select_ln513_45_fu_17344_p3;
    select_ln513_47_fu_17368_p3 <= 
        out_vector_M_real_1_99_reg_21491 when (icmp_ln513_47_fu_17363_p2(0) = '1') else 
        select_ln513_46_fu_17356_p3;
    select_ln513_48_fu_17380_p3 <= 
        out_vector_M_real_1_100_reg_21496 when (icmp_ln513_48_fu_17375_p2(0) = '1') else 
        select_ln513_47_fu_17368_p3;
    select_ln513_49_fu_17392_p3 <= 
        out_vector_M_real_1_101_reg_21501 when (icmp_ln513_49_fu_17387_p2(0) = '1') else 
        select_ln513_48_fu_17380_p3;
    select_ln513_4_fu_16818_p3 <= 
        out_vector_M_real_1_88_reg_21276 when (icmp_ln513_4_fu_16812_p2(0) = '1') else 
        select_ln513_3_fu_16805_p3;
    select_ln513_50_fu_17404_p3 <= 
        out_vector_M_real_1_102_reg_21506 when (icmp_ln513_50_fu_17399_p2(0) = '1') else 
        select_ln513_49_fu_17392_p3;
    select_ln513_51_fu_17416_p3 <= 
        out_vector_M_real_1_103_reg_21511 when (icmp_ln513_51_fu_17411_p2(0) = '1') else 
        select_ln513_50_fu_17404_p3;
    select_ln513_52_fu_17428_p3 <= 
        out_vector_M_real_1_104_reg_21516 when (icmp_ln513_52_fu_17423_p2(0) = '1') else 
        select_ln513_51_fu_17416_p3;
    select_ln513_53_fu_17440_p3 <= 
        out_vector_M_real_1_105_reg_21521 when (icmp_ln513_53_fu_17435_p2(0) = '1') else 
        select_ln513_52_fu_17428_p3;
    select_ln513_54_fu_17452_p3 <= 
        out_vector_M_real_1_106_reg_21526 when (icmp_ln513_54_fu_17447_p2(0) = '1') else 
        select_ln513_53_fu_17440_p3;
    select_ln513_55_fu_17464_p3 <= 
        out_vector_M_real_1_107_reg_21531 when (icmp_ln513_55_fu_17459_p2(0) = '1') else 
        select_ln513_54_fu_17452_p3;
    select_ln513_56_fu_17476_p3 <= 
        out_vector_M_real_1_108_reg_21536 when (icmp_ln513_56_fu_17471_p2(0) = '1') else 
        select_ln513_55_fu_17464_p3;
    select_ln513_57_fu_17488_p3 <= 
        out_vector_M_real_1_109_reg_21541 when (icmp_ln513_57_fu_17483_p2(0) = '1') else 
        select_ln513_56_fu_17476_p3;
    select_ln513_58_fu_17500_p3 <= 
        out_vector_M_real_1_110_reg_21546 when (icmp_ln513_58_fu_17495_p2(0) = '1') else 
        select_ln513_57_fu_17488_p3;
    select_ln513_59_fu_17512_p3 <= 
        out_vector_M_real_1_111_reg_21551 when (icmp_ln513_59_fu_17507_p2(0) = '1') else 
        select_ln513_58_fu_17500_p3;
    select_ln513_5_fu_16831_p3 <= 
        out_vector_M_real_1_89_reg_21281 when (icmp_ln513_5_fu_16825_p2(0) = '1') else 
        select_ln513_4_fu_16818_p3;
    select_ln513_60_fu_17524_p3 <= 
        out_vector_M_real_1_112_reg_21556 when (icmp_ln513_60_fu_17519_p2(0) = '1') else 
        select_ln513_59_fu_17512_p3;
    select_ln513_61_fu_17536_p3 <= 
        out_vector_M_real_1_113_reg_21561 when (icmp_ln513_61_fu_17531_p2(0) = '1') else 
        select_ln513_60_fu_17524_p3;
    select_ln513_62_fu_17548_p3 <= 
        out_vector_M_real_1_114_reg_21566 when (icmp_ln513_62_fu_17543_p2(0) = '1') else 
        select_ln513_61_fu_17536_p3;
    select_ln513_63_fu_17560_p3 <= 
        out_vector_M_real_1_115_reg_21571 when (icmp_ln513_63_fu_17555_p2(0) = '1') else 
        select_ln513_62_fu_17548_p3;
    select_ln513_64_fu_17572_p3 <= 
        out_vector_M_real_1_116_reg_21576 when (icmp_ln513_64_fu_17567_p2(0) = '1') else 
        select_ln513_63_fu_17560_p3;
    select_ln513_65_fu_17584_p3 <= 
        out_vector_M_real_1_117_reg_21581 when (icmp_ln513_65_fu_17579_p2(0) = '1') else 
        select_ln513_64_fu_17572_p3;
    select_ln513_66_fu_17596_p3 <= 
        out_vector_M_real_1_118_reg_21586 when (icmp_ln513_66_fu_17591_p2(0) = '1') else 
        select_ln513_65_fu_17584_p3;
    select_ln513_67_fu_17608_p3 <= 
        out_vector_M_real_1_119_reg_21591 when (icmp_ln513_67_fu_17603_p2(0) = '1') else 
        select_ln513_66_fu_17596_p3;
    select_ln513_68_fu_17620_p3 <= 
        out_vector_M_real_1_120_reg_21596 when (icmp_ln513_68_fu_17615_p2(0) = '1') else 
        select_ln513_67_fu_17608_p3;
    select_ln513_69_fu_17632_p3 <= 
        out_vector_M_real_1_121_reg_21601 when (icmp_ln513_69_fu_17627_p2(0) = '1') else 
        select_ln513_68_fu_17620_p3;
    select_ln513_6_fu_16844_p3 <= 
        out_vector_M_real_1_90_reg_21286 when (icmp_ln513_6_fu_16838_p2(0) = '1') else 
        select_ln513_5_fu_16831_p3;
    select_ln513_70_fu_17644_p3 <= 
        out_vector_M_real_1_122_reg_21606 when (icmp_ln513_70_fu_17639_p2(0) = '1') else 
        select_ln513_69_fu_17632_p3;
    select_ln513_71_fu_17656_p3 <= 
        out_vector_M_real_1_123_reg_21611 when (icmp_ln513_71_fu_17651_p2(0) = '1') else 
        select_ln513_70_fu_17644_p3;
    select_ln513_72_fu_17683_p3 <= 
        out_vector_M_real_1_124_reg_21616 when (icmp_ln513_72_reg_22800(0) = '1') else 
        select_ln513_71_reg_22795;
    select_ln513_73_fu_17688_p3 <= 
        out_vector_M_real_1_125_reg_21621 when (icmp_ln513_73_reg_22805(0) = '1') else 
        select_ln513_72_fu_17683_p3;
    select_ln513_74_fu_17694_p3 <= 
        out_vector_M_real_1_126_reg_21626 when (icmp_ln513_74_reg_22810(0) = '1') else 
        select_ln513_73_fu_17688_p3;
    select_ln513_75_fu_17700_p3 <= 
        out_vector_M_real_1_127_reg_21631 when (icmp_ln513_75_reg_22815(0) = '1') else 
        select_ln513_74_fu_17694_p3;
    select_ln513_76_fu_17711_p3 <= 
        out_vector_M_real_1_128_reg_21636 when (icmp_ln513_76_fu_17706_p2(0) = '1') else 
        select_ln513_75_fu_17700_p3;
    select_ln513_77_fu_17723_p3 <= 
        out_vector_M_real_1_129_reg_21641 when (icmp_ln513_77_fu_17718_p2(0) = '1') else 
        select_ln513_76_fu_17711_p3;
    select_ln513_78_fu_17735_p3 <= 
        out_vector_M_real_1_130_reg_21646 when (icmp_ln513_78_fu_17730_p2(0) = '1') else 
        select_ln513_77_fu_17723_p3;
    select_ln513_79_fu_17747_p3 <= 
        out_vector_M_real_1_131_reg_21651 when (icmp_ln513_79_fu_17742_p2(0) = '1') else 
        select_ln513_78_fu_17735_p3;
    select_ln513_7_fu_16857_p3 <= 
        out_vector_M_real_1_91_reg_21291 when (icmp_ln513_7_fu_16851_p2(0) = '1') else 
        select_ln513_6_fu_16844_p3;
    select_ln513_80_fu_17759_p3 <= 
        out_vector_M_real_2_92_reg_21656 when (icmp_ln513_80_fu_17754_p2(0) = '1') else 
        select_ln513_79_fu_17747_p3;
    select_ln513_81_fu_17771_p3 <= 
        out_vector_M_real_2_93_reg_21661 when (icmp_ln513_81_fu_17766_p2(0) = '1') else 
        select_ln513_80_fu_17759_p3;
    select_ln513_82_fu_17783_p3 <= 
        out_vector_M_real_2_94_reg_21666 when (icmp_ln513_82_fu_17778_p2(0) = '1') else 
        select_ln513_81_fu_17771_p3;
    select_ln513_83_fu_17795_p3 <= 
        out_vector_M_real_2_95_reg_21671 when (icmp_ln513_83_fu_17790_p2(0) = '1') else 
        select_ln513_82_fu_17783_p3;
    select_ln513_84_fu_17807_p3 <= 
        out_vector_M_real_2_96_reg_21676 when (icmp_ln513_84_fu_17802_p2(0) = '1') else 
        select_ln513_83_fu_17795_p3;
    select_ln513_85_fu_17819_p3 <= 
        out_vector_M_real_2_97_reg_21681 when (icmp_ln513_85_fu_17814_p2(0) = '1') else 
        select_ln513_84_fu_17807_p3;
    select_ln513_86_fu_17831_p3 <= 
        out_vector_M_real_2_98_reg_21686 when (icmp_ln513_86_fu_17826_p2(0) = '1') else 
        select_ln513_85_fu_17819_p3;
    select_ln513_87_fu_17843_p3 <= 
        out_vector_M_real_2_99_reg_21691 when (icmp_ln513_87_fu_17838_p2(0) = '1') else 
        select_ln513_86_fu_17831_p3;
    select_ln513_88_fu_17855_p3 <= 
        out_vector_M_real_2_100_reg_21696 when (icmp_ln513_88_fu_17850_p2(0) = '1') else 
        select_ln513_87_fu_17843_p3;
    select_ln513_89_fu_17867_p3 <= 
        out_vector_M_real_2_101_reg_21701 when (icmp_ln513_89_fu_17862_p2(0) = '1') else 
        select_ln513_88_fu_17855_p3;
    select_ln513_8_fu_16870_p3 <= 
        out_vector_M_real_2_88_reg_21296 when (icmp_ln513_8_fu_16864_p2(0) = '1') else 
        select_ln513_7_fu_16857_p3;
    select_ln513_90_fu_17879_p3 <= 
        out_vector_M_real_2_102_reg_21706 when (icmp_ln513_90_fu_17874_p2(0) = '1') else 
        select_ln513_89_fu_17867_p3;
    select_ln513_91_fu_17891_p3 <= 
        out_vector_M_real_2_103_reg_21711 when (icmp_ln513_91_fu_17886_p2(0) = '1') else 
        select_ln513_90_fu_17879_p3;
    select_ln513_92_fu_17903_p3 <= 
        out_vector_M_real_2_104_reg_21716 when (icmp_ln513_92_fu_17898_p2(0) = '1') else 
        select_ln513_91_fu_17891_p3;
    select_ln513_93_fu_17915_p3 <= 
        out_vector_M_real_2_105_reg_21721 when (icmp_ln513_93_fu_17910_p2(0) = '1') else 
        select_ln513_92_fu_17903_p3;
    select_ln513_94_fu_17927_p3 <= 
        out_vector_M_real_2_106_reg_21726 when (icmp_ln513_94_fu_17922_p2(0) = '1') else 
        select_ln513_93_fu_17915_p3;
    select_ln513_95_fu_17939_p3 <= 
        out_vector_M_real_2_107_reg_21731 when (icmp_ln513_95_fu_17934_p2(0) = '1') else 
        select_ln513_94_fu_17927_p3;
    select_ln513_96_fu_17951_p3 <= 
        out_vector_M_real_2_108_reg_21736 when (icmp_ln513_96_fu_17946_p2(0) = '1') else 
        select_ln513_95_fu_17939_p3;
    select_ln513_97_fu_17963_p3 <= 
        out_vector_M_real_2_109_reg_21741 when (icmp_ln513_97_fu_17958_p2(0) = '1') else 
        select_ln513_96_fu_17951_p3;
    select_ln513_98_fu_17975_p3 <= 
        out_vector_M_real_2_110_reg_21746 when (icmp_ln513_98_fu_17970_p2(0) = '1') else 
        select_ln513_97_fu_17963_p3;
    select_ln513_99_fu_17987_p3 <= 
        out_vector_M_real_2_111_reg_21751 when (icmp_ln513_99_fu_17982_p2(0) = '1') else 
        select_ln513_98_fu_17975_p3;
    select_ln513_9_fu_16883_p3 <= 
        out_vector_M_real_2_89_reg_21301 when (icmp_ln513_9_fu_16877_p2(0) = '1') else 
        select_ln513_8_fu_16870_p3;
    select_ln513_fu_16767_p3 <= 
        out_vector_M_real_0_8_reg_21256 when (icmp_ln513_fu_16761_p2(0) = '1') else 
        out_vector_M_real_6_59_reg_22531;
    temp_last_V_fu_17226_p2 <= "1" when (i18_0_reg_10770 = ap_const_lv9_FF) else "0";
    tmp_10_fu_12271_p4 <= j10_0_reg_10715(8 downto 7);
    tmp_11_fu_12604_p3 <= (lshr_ln3_fu_12594_p4 & ap_const_lv8_0);
    tmp_1_fu_11445_p3 <= phi_ln60_1_reg_10648(7 downto 7);
    tmp_6_fu_11757_p3 <= (tmp_5_reg_19871 & phi_ln63_1_reg_10671);
    tmp_7_fu_11453_p3 <= (phi_ln60_reg_10636 & tmp_1_fu_11445_p3);
    tmp_8_fu_11948_p4 <= j_0_reg_10693(8 downto 7);
    tmp_9_fu_11920_p3 <= (i_0_reg_10682 & ap_const_lv1_0);
    tmp_s_fu_12243_p3 <= (i9_0_reg_10704 & ap_const_lv1_0);
    trunc_ln1027_1_fu_11739_p1 <= phi_ln63_reg_10659(7 - 1 downto 0);
    trunc_ln1027_fu_11441_p1 <= phi_ln60_1_reg_10648(7 - 1 downto 0);
    trunc_ln106_fu_12590_p1 <= i15_0_reg_10748(7 - 1 downto 0);
    trunc_ln118_fu_16757_p1 <= i18_0_reg_10770(8 - 1 downto 0);
    trunc_ln76_fu_11944_p1 <= j_0_reg_10693(7 - 1 downto 0);
    trunc_ln86_fu_12267_p1 <= j10_0_reg_10715(7 - 1 downto 0);

    xmat_M_imag_0_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_0_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_0_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_0_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_0_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_0_address0;
        else 
            xmat_M_imag_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_0_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_0_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_0_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_0_ce0;
        else 
            xmat_M_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_0_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_0_ce1;
        else 
            xmat_M_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_0_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_0_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_0_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_0_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_0) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_0_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_100_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_100_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_100_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_100_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_100_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_100_address0;
        else 
            xmat_M_imag_100_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_100_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_100_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_100_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_100_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_100_ce0;
        else 
            xmat_M_imag_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_100_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_100_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_100_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_100_ce1;
        else 
            xmat_M_imag_100_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_100_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_100_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_100_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_100_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_100_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_64) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_64) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_100_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_101_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_101_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_101_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_101_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_101_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_101_address0;
        else 
            xmat_M_imag_101_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_101_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_101_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_101_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_101_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_101_ce0;
        else 
            xmat_M_imag_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_101_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_101_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_101_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_101_ce1;
        else 
            xmat_M_imag_101_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_101_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_101_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_101_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_101_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_101_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_65) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_65) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_101_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_102_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_102_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_102_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_102_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_102_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_102_address0;
        else 
            xmat_M_imag_102_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_102_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_102_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_102_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_102_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_102_ce0;
        else 
            xmat_M_imag_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_102_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_102_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_102_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_102_ce1;
        else 
            xmat_M_imag_102_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_102_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_102_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_102_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_102_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_102_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_66) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_66) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_102_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_103_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_103_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_103_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_103_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_103_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_103_address0;
        else 
            xmat_M_imag_103_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_103_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_103_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_103_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_103_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_103_ce0;
        else 
            xmat_M_imag_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_103_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_103_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_103_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_103_ce1;
        else 
            xmat_M_imag_103_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_103_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_103_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_103_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_103_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_103_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_67) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_67) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_103_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_104_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_104_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_104_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_104_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_104_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_104_address0;
        else 
            xmat_M_imag_104_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_104_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_104_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_104_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_104_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_104_ce0;
        else 
            xmat_M_imag_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_104_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_104_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_104_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_104_ce1;
        else 
            xmat_M_imag_104_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_104_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_104_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_104_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_104_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_104_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_68) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_68) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_104_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_105_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_105_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_105_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_105_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_105_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_105_address0;
        else 
            xmat_M_imag_105_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_105_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_105_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_105_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_105_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_105_ce0;
        else 
            xmat_M_imag_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_105_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_105_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_105_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_105_ce1;
        else 
            xmat_M_imag_105_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_105_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_105_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_105_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_105_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_105_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_69) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_69) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_105_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_106_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_106_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_106_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_106_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_106_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_106_address0;
        else 
            xmat_M_imag_106_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_106_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_106_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_106_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_106_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_106_ce0;
        else 
            xmat_M_imag_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_106_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_106_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_106_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_106_ce1;
        else 
            xmat_M_imag_106_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_106_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_106_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_106_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_106_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_106_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_106_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_107_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_107_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_107_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_107_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_107_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_107_address0;
        else 
            xmat_M_imag_107_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_107_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_107_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_107_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_107_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_107_ce0;
        else 
            xmat_M_imag_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_107_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_107_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_107_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_107_ce1;
        else 
            xmat_M_imag_107_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_107_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_107_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_107_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_107_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_107_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_107_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_108_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_108_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_108_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_108_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_108_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_108_address0;
        else 
            xmat_M_imag_108_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_108_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_108_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_108_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_108_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_108_ce0;
        else 
            xmat_M_imag_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_108_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_108_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_108_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_108_ce1;
        else 
            xmat_M_imag_108_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_108_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_108_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_108_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_108_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_108_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_108_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_109_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_109_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_109_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_109_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_109_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_109_address0;
        else 
            xmat_M_imag_109_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_109_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_109_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_109_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_109_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_109_ce0;
        else 
            xmat_M_imag_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_109_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_109_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_109_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_109_ce1;
        else 
            xmat_M_imag_109_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_109_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_109_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_109_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_109_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_109_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_109_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_10_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_10_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_10_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_10_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_10_address0;
        else 
            xmat_M_imag_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_10_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_10_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_10_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_10_ce0;
        else 
            xmat_M_imag_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_10_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_10_ce1;
        else 
            xmat_M_imag_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_10_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_10_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_10_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_10_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_10_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_110_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_110_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_110_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_110_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_110_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_110_address0;
        else 
            xmat_M_imag_110_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_110_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_110_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_110_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_110_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_110_ce0;
        else 
            xmat_M_imag_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_110_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_110_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_110_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_110_ce1;
        else 
            xmat_M_imag_110_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_110_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_110_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_110_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_110_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_110_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_110_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_111_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_111_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_111_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_111_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_111_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_111_address0;
        else 
            xmat_M_imag_111_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_111_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_111_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_111_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_111_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_111_ce0;
        else 
            xmat_M_imag_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_111_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_111_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_111_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_111_ce1;
        else 
            xmat_M_imag_111_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_111_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_111_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_111_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_111_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_111_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_111_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_112_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_112_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_112_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_112_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_112_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_112_address0;
        else 
            xmat_M_imag_112_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_112_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_112_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_112_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_112_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_112_ce0;
        else 
            xmat_M_imag_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_112_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_112_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_112_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_112_ce1;
        else 
            xmat_M_imag_112_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_112_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_112_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_112_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_112_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_112_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_70) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_70) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_112_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_113_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_113_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_113_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_113_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_113_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_113_address0;
        else 
            xmat_M_imag_113_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_113_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_113_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_113_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_113_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_113_ce0;
        else 
            xmat_M_imag_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_113_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_113_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_113_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_113_ce1;
        else 
            xmat_M_imag_113_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_113_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_113_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_113_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_113_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_113_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_71) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_71) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_113_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_114_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_114_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_114_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_114_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_114_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_114_address0;
        else 
            xmat_M_imag_114_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_114_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_114_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_114_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_114_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_114_ce0;
        else 
            xmat_M_imag_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_114_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_114_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_114_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_114_ce1;
        else 
            xmat_M_imag_114_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_114_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_114_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_114_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_114_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_114_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_72) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_72) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_114_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_115_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_115_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_115_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_115_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_115_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_115_address0;
        else 
            xmat_M_imag_115_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_115_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_115_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_115_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_115_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_115_ce0;
        else 
            xmat_M_imag_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_115_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_115_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_115_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_115_ce1;
        else 
            xmat_M_imag_115_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_115_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_115_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_115_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_115_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_115_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_73) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_73) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_115_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_116_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_116_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_116_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_116_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_116_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_116_address0;
        else 
            xmat_M_imag_116_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_116_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_116_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_116_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_116_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_116_ce0;
        else 
            xmat_M_imag_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_116_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_116_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_116_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_116_ce1;
        else 
            xmat_M_imag_116_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_116_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_116_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_116_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_116_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_116_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_74) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_74) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_116_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_117_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_117_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_117_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_117_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_117_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_117_address0;
        else 
            xmat_M_imag_117_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_117_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_117_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_117_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_117_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_117_ce0;
        else 
            xmat_M_imag_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_117_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_117_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_117_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_117_ce1;
        else 
            xmat_M_imag_117_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_117_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_117_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_117_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_117_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_117_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_75) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_75) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_117_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_118_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_118_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_118_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_118_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_118_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_118_address0;
        else 
            xmat_M_imag_118_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_118_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_118_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_118_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_118_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_118_ce0;
        else 
            xmat_M_imag_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_118_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_118_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_118_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_118_ce1;
        else 
            xmat_M_imag_118_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_118_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_118_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_118_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_118_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_118_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_76) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_76) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_118_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_119_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_119_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_119_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_119_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_119_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_119_address0;
        else 
            xmat_M_imag_119_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_119_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_119_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_119_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_119_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_119_ce0;
        else 
            xmat_M_imag_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_119_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_119_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_119_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_119_ce1;
        else 
            xmat_M_imag_119_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_119_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_119_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_119_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_119_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_119_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_77) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_77) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_119_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_11_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_11_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_11_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_11_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_11_address0;
        else 
            xmat_M_imag_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_11_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_11_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_11_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_11_ce0;
        else 
            xmat_M_imag_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_11_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_11_ce1;
        else 
            xmat_M_imag_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_11_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_11_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_11_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_11_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_11_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_120_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_120_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_120_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_120_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_120_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_120_address0;
        else 
            xmat_M_imag_120_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_120_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_120_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_120_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_120_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_120_ce0;
        else 
            xmat_M_imag_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_120_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_120_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_120_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_120_ce1;
        else 
            xmat_M_imag_120_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_120_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_120_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_120_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_120_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_120_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_78) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_78) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_120_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_121_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_121_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_121_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_121_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_121_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_121_address0;
        else 
            xmat_M_imag_121_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_121_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_121_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_121_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_121_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_121_ce0;
        else 
            xmat_M_imag_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_121_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_121_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_121_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_121_ce1;
        else 
            xmat_M_imag_121_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_121_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_121_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_121_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_121_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_121_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_79) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_79) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_121_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_122_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_122_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_122_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_122_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_122_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_122_address0;
        else 
            xmat_M_imag_122_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_122_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_122_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_122_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_122_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_122_ce0;
        else 
            xmat_M_imag_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_122_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_122_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_122_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_122_ce1;
        else 
            xmat_M_imag_122_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_122_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_122_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_122_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_122_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_122_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_122_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_123_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_123_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_123_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_123_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_123_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_123_address0;
        else 
            xmat_M_imag_123_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_123_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_123_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_123_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_123_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_123_ce0;
        else 
            xmat_M_imag_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_123_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_123_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_123_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_123_ce1;
        else 
            xmat_M_imag_123_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_123_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_123_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_123_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_123_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_123_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_123_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_124_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_124_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_124_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_124_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_124_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_124_address0;
        else 
            xmat_M_imag_124_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_124_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_124_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_124_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_124_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_124_ce0;
        else 
            xmat_M_imag_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_124_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_124_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_124_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_124_ce1;
        else 
            xmat_M_imag_124_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_124_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_124_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_124_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_124_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_124_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_124_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_125_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_125_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_125_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_125_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_125_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_125_address0;
        else 
            xmat_M_imag_125_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_125_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_125_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_125_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_125_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_125_ce0;
        else 
            xmat_M_imag_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_125_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_125_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_125_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_125_ce1;
        else 
            xmat_M_imag_125_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_125_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_125_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_125_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_125_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_125_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_125_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_126_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_126_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_126_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_126_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_126_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_126_address0;
        else 
            xmat_M_imag_126_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_126_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_126_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_126_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_126_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_126_ce0;
        else 
            xmat_M_imag_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_126_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_126_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_126_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_126_ce1;
        else 
            xmat_M_imag_126_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_126_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_126_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_126_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_126_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_126_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_126_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_127_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_127_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_127_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_127_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_127_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_127_address0;
        else 
            xmat_M_imag_127_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_127_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_127_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_127_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_127_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_127_ce0;
        else 
            xmat_M_imag_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_127_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_127_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_127_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_127_ce1;
        else 
            xmat_M_imag_127_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_127_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_127_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_127_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_127_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_127_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_127_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_127_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_12_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_12_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_12_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_12_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_12_address0;
        else 
            xmat_M_imag_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_12_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_12_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_12_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_12_ce0;
        else 
            xmat_M_imag_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_12_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_12_ce1;
        else 
            xmat_M_imag_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_12_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_12_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_12_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_12_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_12_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_13_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_13_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_13_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_13_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_13_address0;
        else 
            xmat_M_imag_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_13_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_13_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_13_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_13_ce0;
        else 
            xmat_M_imag_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_13_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_13_ce1;
        else 
            xmat_M_imag_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_13_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_13_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_13_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_13_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_13_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_14_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_14_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_14_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_14_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_14_address0;
        else 
            xmat_M_imag_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_14_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_14_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_14_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_14_ce0;
        else 
            xmat_M_imag_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_14_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_14_ce1;
        else 
            xmat_M_imag_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_14_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_14_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_14_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_14_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_14_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_15_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_15_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_15_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_15_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_15_address0;
        else 
            xmat_M_imag_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_15_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_15_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_15_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_15_ce0;
        else 
            xmat_M_imag_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_15_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_15_ce1;
        else 
            xmat_M_imag_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_15_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_15_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_15_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_15_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_15_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_16_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_16_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_16_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_16_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_16_address0;
        else 
            xmat_M_imag_16_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_16_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_16_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_16_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_16_ce0;
        else 
            xmat_M_imag_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_16_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_16_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_16_ce1;
        else 
            xmat_M_imag_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_16_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_16_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_16_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_16_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_16_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_10) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_10) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_16_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_17_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_17_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_17_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_17_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_17_address0;
        else 
            xmat_M_imag_17_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_17_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_17_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_17_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_17_ce0;
        else 
            xmat_M_imag_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_17_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_17_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_17_ce1;
        else 
            xmat_M_imag_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_17_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_17_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_17_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_17_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_17_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_11) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_11) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_17_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_18_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_18_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_18_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_18_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_18_address0;
        else 
            xmat_M_imag_18_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_18_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_18_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_18_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_18_ce0;
        else 
            xmat_M_imag_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_18_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_18_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_18_ce1;
        else 
            xmat_M_imag_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_18_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_18_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_18_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_18_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_18_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_12) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_12) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_18_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_19_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_19_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_19_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_19_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_19_address0;
        else 
            xmat_M_imag_19_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_19_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_19_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_19_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_19_ce0;
        else 
            xmat_M_imag_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_19_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_19_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_19_ce1;
        else 
            xmat_M_imag_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_19_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_19_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_19_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_19_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_19_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_13) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_13) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_19_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_1_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_1_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_1_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_1_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_1_address0;
        else 
            xmat_M_imag_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_1_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_1_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_1_ce0;
        else 
            xmat_M_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_1_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_1_ce1;
        else 
            xmat_M_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_1_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_1_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_1_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_1_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_1_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_20_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_20_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_20_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_20_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_20_address0;
        else 
            xmat_M_imag_20_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_20_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_20_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_20_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_20_ce0;
        else 
            xmat_M_imag_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_20_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_20_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_20_ce1;
        else 
            xmat_M_imag_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_20_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_20_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_20_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_20_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_20_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_14) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_14) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_20_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_21_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_21_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_21_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_21_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_21_address0;
        else 
            xmat_M_imag_21_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_21_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_21_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_21_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_21_ce0;
        else 
            xmat_M_imag_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_21_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_21_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_21_ce1;
        else 
            xmat_M_imag_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_21_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_21_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_21_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_21_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_21_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_15) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_15) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_21_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_22_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_22_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_22_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_22_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_22_address0;
        else 
            xmat_M_imag_22_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_22_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_22_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_22_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_22_ce0;
        else 
            xmat_M_imag_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_22_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_22_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_22_ce1;
        else 
            xmat_M_imag_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_22_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_22_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_22_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_22_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_22_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_16) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_16) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_22_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_23_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_23_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_23_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_23_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_23_address0;
        else 
            xmat_M_imag_23_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_23_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_23_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_23_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_23_ce0;
        else 
            xmat_M_imag_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_23_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_23_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_23_ce1;
        else 
            xmat_M_imag_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_23_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_23_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_23_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_23_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_23_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_17) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_17) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_23_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_24_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_24_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_24_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_24_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_24_address0;
        else 
            xmat_M_imag_24_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_24_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_24_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_24_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_24_ce0;
        else 
            xmat_M_imag_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_24_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_24_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_24_ce1;
        else 
            xmat_M_imag_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_24_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_24_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_24_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_24_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_24_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_18) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_18) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_24_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_25_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_25_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_25_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_25_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_25_address0;
        else 
            xmat_M_imag_25_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_25_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_25_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_25_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_25_ce0;
        else 
            xmat_M_imag_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_25_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_25_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_25_ce1;
        else 
            xmat_M_imag_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_25_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_25_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_25_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_25_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_19) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_19) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_25_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_26_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_26_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_26_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_26_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_26_address0;
        else 
            xmat_M_imag_26_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_26_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_26_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_26_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_26_ce0;
        else 
            xmat_M_imag_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_26_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_26_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_26_ce1;
        else 
            xmat_M_imag_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_26_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_26_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_26_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_26_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_26_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_26_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_27_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_27_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_27_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_27_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_27_address0;
        else 
            xmat_M_imag_27_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_27_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_27_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_27_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_27_ce0;
        else 
            xmat_M_imag_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_27_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_27_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_27_ce1;
        else 
            xmat_M_imag_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_27_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_27_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_27_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_27_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_27_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_27_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_28_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_28_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_28_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_28_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_28_address0;
        else 
            xmat_M_imag_28_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_28_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_28_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_28_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_28_ce0;
        else 
            xmat_M_imag_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_28_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_28_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_28_ce1;
        else 
            xmat_M_imag_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_28_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_28_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_28_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_28_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_28_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_28_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_29_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_29_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_29_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_29_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_29_address0;
        else 
            xmat_M_imag_29_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_29_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_29_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_29_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_29_ce0;
        else 
            xmat_M_imag_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_29_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_29_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_29_ce1;
        else 
            xmat_M_imag_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_29_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_29_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_29_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_29_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_29_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_29_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_2_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_2_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_2_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_2_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_2_address0;
        else 
            xmat_M_imag_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_2_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_2_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_2_ce0;
        else 
            xmat_M_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_2_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_2_ce1;
        else 
            xmat_M_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_2_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_2_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_2_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_2_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_2_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_30_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_30_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_30_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_30_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_30_address0;
        else 
            xmat_M_imag_30_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_30_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_30_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_30_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_30_ce0;
        else 
            xmat_M_imag_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_30_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_30_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_30_ce1;
        else 
            xmat_M_imag_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_30_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_30_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_30_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_30_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_30_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_30_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_31_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_31_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_31_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_31_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_31_address0;
        else 
            xmat_M_imag_31_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_31_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_31_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_31_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_31_ce0;
        else 
            xmat_M_imag_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_31_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_31_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_31_ce1;
        else 
            xmat_M_imag_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_31_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_31_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_31_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_31_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_31_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_1F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_1F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_31_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_32_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_32_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_32_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_32_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_32_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_32_address0;
        else 
            xmat_M_imag_32_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_32_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_32_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_32_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_32_ce0;
        else 
            xmat_M_imag_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_32_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_32_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_32_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_32_ce1;
        else 
            xmat_M_imag_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_32_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_32_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_32_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_32_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_32_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_20) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_20) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_32_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_33_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_33_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_33_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_33_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_33_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_33_address0;
        else 
            xmat_M_imag_33_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_33_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_33_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_33_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_33_ce0;
        else 
            xmat_M_imag_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_33_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_33_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_33_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_33_ce1;
        else 
            xmat_M_imag_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_33_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_33_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_33_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_33_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_33_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_21) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_21) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_33_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_34_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_34_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_34_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_34_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_34_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_34_address0;
        else 
            xmat_M_imag_34_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_34_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_34_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_34_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_34_ce0;
        else 
            xmat_M_imag_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_34_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_34_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_34_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_34_ce1;
        else 
            xmat_M_imag_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_34_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_34_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_34_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_34_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_34_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_22) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_22) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_34_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_35_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_35_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_35_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_35_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_35_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_35_address0;
        else 
            xmat_M_imag_35_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_35_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_35_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_35_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_35_ce0;
        else 
            xmat_M_imag_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_35_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_35_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_35_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_35_ce1;
        else 
            xmat_M_imag_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_35_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_35_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_35_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_35_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_35_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_23) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_35_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_36_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_36_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_36_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_36_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_36_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_36_address0;
        else 
            xmat_M_imag_36_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_36_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_36_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_36_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_36_ce0;
        else 
            xmat_M_imag_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_36_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_36_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_36_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_36_ce1;
        else 
            xmat_M_imag_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_36_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_36_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_36_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_36_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_36_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_24) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_24) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_36_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_37_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_37_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_37_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_37_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_37_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_37_address0;
        else 
            xmat_M_imag_37_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_37_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_37_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_37_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_37_ce0;
        else 
            xmat_M_imag_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_37_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_37_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_37_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_37_ce1;
        else 
            xmat_M_imag_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_37_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_37_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_37_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_37_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_37_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_25) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_25) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_37_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_38_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_38_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_38_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_38_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_38_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_38_address0;
        else 
            xmat_M_imag_38_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_38_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_38_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_38_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_38_ce0;
        else 
            xmat_M_imag_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_38_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_38_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_38_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_38_ce1;
        else 
            xmat_M_imag_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_38_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_38_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_38_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_38_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_38_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_26) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_26) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_38_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_39_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_39_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_39_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_39_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_39_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_39_address0;
        else 
            xmat_M_imag_39_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_39_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_39_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_39_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_39_ce0;
        else 
            xmat_M_imag_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_39_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_39_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_39_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_39_ce1;
        else 
            xmat_M_imag_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_39_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_39_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_39_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_39_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_39_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_27) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_27) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_39_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_3_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_3_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_3_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_3_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_3_address0;
        else 
            xmat_M_imag_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_3_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_3_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_3_ce0;
        else 
            xmat_M_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_3_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_3_ce1;
        else 
            xmat_M_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_3_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_3_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_3_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_3_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_3_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_40_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_40_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_40_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_40_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_40_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_40_address0;
        else 
            xmat_M_imag_40_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_40_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_40_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_40_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_40_ce0;
        else 
            xmat_M_imag_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_40_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_40_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_40_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_40_ce1;
        else 
            xmat_M_imag_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_40_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_40_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_40_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_40_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_40_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_28) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_28) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_40_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_41_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_41_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_41_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_41_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_41_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_41_address0;
        else 
            xmat_M_imag_41_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_41_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_41_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_41_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_41_ce0;
        else 
            xmat_M_imag_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_41_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_41_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_41_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_41_ce1;
        else 
            xmat_M_imag_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_41_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_41_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_41_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_41_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_41_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_29) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_29) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_41_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_42_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_42_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_42_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_42_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_42_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_42_address0;
        else 
            xmat_M_imag_42_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_42_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_42_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_42_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_42_ce0;
        else 
            xmat_M_imag_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_42_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_42_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_42_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_42_ce1;
        else 
            xmat_M_imag_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_42_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_42_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_42_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_42_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_42_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_42_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_43_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_43_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_43_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_43_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_43_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_43_address0;
        else 
            xmat_M_imag_43_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_43_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_43_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_43_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_43_ce0;
        else 
            xmat_M_imag_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_43_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_43_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_43_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_43_ce1;
        else 
            xmat_M_imag_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_43_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_43_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_43_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_43_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_43_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_43_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_44_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_44_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_44_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_44_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_44_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_44_address0;
        else 
            xmat_M_imag_44_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_44_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_44_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_44_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_44_ce0;
        else 
            xmat_M_imag_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_44_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_44_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_44_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_44_ce1;
        else 
            xmat_M_imag_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_44_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_44_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_44_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_44_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_44_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_44_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_45_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_45_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_45_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_45_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_45_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_45_address0;
        else 
            xmat_M_imag_45_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_45_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_45_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_45_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_45_ce0;
        else 
            xmat_M_imag_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_45_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_45_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_45_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_45_ce1;
        else 
            xmat_M_imag_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_45_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_45_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_45_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_45_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_45_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_45_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_46_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_46_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_46_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_46_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_46_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_46_address0;
        else 
            xmat_M_imag_46_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_46_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_46_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_46_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_46_ce0;
        else 
            xmat_M_imag_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_46_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_46_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_46_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_46_ce1;
        else 
            xmat_M_imag_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_46_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_46_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_46_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_46_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_46_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_46_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_47_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_47_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_47_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_47_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_47_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_47_address0;
        else 
            xmat_M_imag_47_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_47_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_47_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_47_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_47_ce0;
        else 
            xmat_M_imag_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_47_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_47_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_47_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_47_ce1;
        else 
            xmat_M_imag_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_47_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_47_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_47_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_47_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_47_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_2F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_2F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_47_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_48_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_48_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_48_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_48_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_48_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_48_address0;
        else 
            xmat_M_imag_48_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_48_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_48_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_48_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_48_ce0;
        else 
            xmat_M_imag_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_48_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_48_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_48_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_48_ce1;
        else 
            xmat_M_imag_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_48_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_48_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_48_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_48_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_48_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_30) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_30) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_48_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_49_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_49_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_49_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_49_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_49_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_49_address0;
        else 
            xmat_M_imag_49_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_49_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_49_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_49_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_49_ce0;
        else 
            xmat_M_imag_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_49_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_49_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_49_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_49_ce1;
        else 
            xmat_M_imag_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_49_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_49_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_49_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_49_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_49_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_31) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_31) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_49_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_4_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_4_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_4_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_4_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_4_address0;
        else 
            xmat_M_imag_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_4_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_4_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_4_ce0;
        else 
            xmat_M_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_4_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_4_ce1;
        else 
            xmat_M_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_4_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_4_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_4_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_4_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_4_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_50_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_50_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_50_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_50_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_50_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_50_address0;
        else 
            xmat_M_imag_50_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_50_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_50_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_50_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_50_ce0;
        else 
            xmat_M_imag_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_50_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_50_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_50_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_50_ce1;
        else 
            xmat_M_imag_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_50_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_50_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_50_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_50_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_50_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_32) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_32) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_50_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_51_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_51_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_51_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_51_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_51_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_51_address0;
        else 
            xmat_M_imag_51_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_51_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_51_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_51_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_51_ce0;
        else 
            xmat_M_imag_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_51_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_51_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_51_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_51_ce1;
        else 
            xmat_M_imag_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_51_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_51_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_51_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_51_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_51_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_33) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_33) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_51_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_52_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_52_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_52_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_52_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_52_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_52_address0;
        else 
            xmat_M_imag_52_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_52_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_52_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_52_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_52_ce0;
        else 
            xmat_M_imag_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_52_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_52_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_52_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_52_ce1;
        else 
            xmat_M_imag_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_52_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_52_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_52_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_52_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_52_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_34) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_34) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_52_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_53_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_53_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_53_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_53_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_53_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_53_address0;
        else 
            xmat_M_imag_53_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_53_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_53_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_53_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_53_ce0;
        else 
            xmat_M_imag_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_53_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_53_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_53_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_53_ce1;
        else 
            xmat_M_imag_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_53_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_53_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_53_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_53_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_53_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_35) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_35) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_53_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_54_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_54_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_54_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_54_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_54_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_54_address0;
        else 
            xmat_M_imag_54_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_54_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_54_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_54_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_54_ce0;
        else 
            xmat_M_imag_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_54_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_54_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_54_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_54_ce1;
        else 
            xmat_M_imag_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_54_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_54_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_54_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_54_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_54_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_36) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_36) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_54_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_55_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_55_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_55_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_55_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_55_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_55_address0;
        else 
            xmat_M_imag_55_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_55_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_55_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_55_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_55_ce0;
        else 
            xmat_M_imag_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_55_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_55_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_55_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_55_ce1;
        else 
            xmat_M_imag_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_55_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_55_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_55_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_55_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_55_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_37) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_37) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_55_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_56_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_56_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_56_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_56_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_56_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_56_address0;
        else 
            xmat_M_imag_56_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_56_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_56_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_56_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_56_ce0;
        else 
            xmat_M_imag_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_56_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_56_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_56_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_56_ce1;
        else 
            xmat_M_imag_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_56_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_56_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_56_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_56_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_56_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_38) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_38) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_56_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_57_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_57_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_57_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_57_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_57_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_57_address0;
        else 
            xmat_M_imag_57_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_57_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_57_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_57_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_57_ce0;
        else 
            xmat_M_imag_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_57_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_57_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_57_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_57_ce1;
        else 
            xmat_M_imag_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_57_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_57_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_57_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_57_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_57_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_39) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_39) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_57_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_58_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_58_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_58_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_58_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_58_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_58_address0;
        else 
            xmat_M_imag_58_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_58_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_58_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_58_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_58_ce0;
        else 
            xmat_M_imag_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_58_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_58_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_58_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_58_ce1;
        else 
            xmat_M_imag_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_58_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_58_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_58_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_58_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_58_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_58_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_59_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_59_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_59_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_59_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_59_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_59_address0;
        else 
            xmat_M_imag_59_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_59_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_59_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_59_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_59_ce0;
        else 
            xmat_M_imag_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_59_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_59_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_59_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_59_ce1;
        else 
            xmat_M_imag_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_59_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_59_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_59_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_59_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_59_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_59_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_5_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_5_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_5_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_5_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_5_address0;
        else 
            xmat_M_imag_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_5_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_5_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_5_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_5_ce0;
        else 
            xmat_M_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_5_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_5_ce1;
        else 
            xmat_M_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_5_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_5_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_5_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_5_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_5_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_60_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_60_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_60_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_60_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_60_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_60_address0;
        else 
            xmat_M_imag_60_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_60_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_60_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_60_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_60_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_60_ce0;
        else 
            xmat_M_imag_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_60_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_60_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_60_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_60_ce1;
        else 
            xmat_M_imag_60_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_60_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_60_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_60_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_60_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_60_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_60_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_61_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_61_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_61_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_61_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_61_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_61_address0;
        else 
            xmat_M_imag_61_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_61_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_61_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_61_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_61_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_61_ce0;
        else 
            xmat_M_imag_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_61_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_61_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_61_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_61_ce1;
        else 
            xmat_M_imag_61_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_61_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_61_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_61_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_61_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_61_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_61_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_62_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_62_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_62_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_62_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_62_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_62_address0;
        else 
            xmat_M_imag_62_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_62_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_62_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_62_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_62_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_62_ce0;
        else 
            xmat_M_imag_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_62_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_62_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_62_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_62_ce1;
        else 
            xmat_M_imag_62_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_62_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_62_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_62_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_62_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_62_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_62_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_63_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_63_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_63_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_63_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_63_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_63_address0;
        else 
            xmat_M_imag_63_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_63_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_63_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_63_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_63_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_63_ce0;
        else 
            xmat_M_imag_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_63_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_63_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_63_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_63_ce1;
        else 
            xmat_M_imag_63_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_63_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_63_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_63_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_63_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_63_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_3F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_3F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_63_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_64_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_64_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_64_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_64_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_64_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_64_address0;
        else 
            xmat_M_imag_64_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_64_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_64_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_64_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_64_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_64_ce0;
        else 
            xmat_M_imag_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_64_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_64_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_64_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_64_ce1;
        else 
            xmat_M_imag_64_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_64_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_64_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_64_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_64_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_64_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_40) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_40) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_64_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_65_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_65_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_65_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_65_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_65_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_65_address0;
        else 
            xmat_M_imag_65_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_65_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_65_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_65_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_65_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_65_ce0;
        else 
            xmat_M_imag_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_65_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_65_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_65_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_65_ce1;
        else 
            xmat_M_imag_65_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_65_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_65_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_65_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_65_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_65_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_41) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_41) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_65_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_66_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_66_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_66_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_66_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_66_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_66_address0;
        else 
            xmat_M_imag_66_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_66_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_66_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_66_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_66_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_66_ce0;
        else 
            xmat_M_imag_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_66_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_66_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_66_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_66_ce1;
        else 
            xmat_M_imag_66_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_66_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_66_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_66_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_66_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_66_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_42) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_42) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_66_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_67_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_67_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_67_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_67_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_67_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_67_address0;
        else 
            xmat_M_imag_67_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_67_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_67_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_67_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_67_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_67_ce0;
        else 
            xmat_M_imag_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_67_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_67_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_67_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_67_ce1;
        else 
            xmat_M_imag_67_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_67_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_67_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_67_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_67_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_67_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_43) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_43) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_67_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_68_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_68_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_68_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_68_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_68_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_68_address0;
        else 
            xmat_M_imag_68_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_68_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_68_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_68_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_68_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_68_ce0;
        else 
            xmat_M_imag_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_68_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_68_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_68_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_68_ce1;
        else 
            xmat_M_imag_68_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_68_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_68_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_68_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_68_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_68_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_44) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_44) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_68_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_69_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_69_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_69_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_69_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_69_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_69_address0;
        else 
            xmat_M_imag_69_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_69_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_69_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_69_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_69_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_69_ce0;
        else 
            xmat_M_imag_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_69_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_69_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_69_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_69_ce1;
        else 
            xmat_M_imag_69_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_69_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_69_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_69_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_69_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_69_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_45) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_45) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_69_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_6_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_6_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_6_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_6_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_6_address0;
        else 
            xmat_M_imag_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_6_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_6_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_6_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_6_ce0;
        else 
            xmat_M_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_6_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_6_ce1;
        else 
            xmat_M_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_6_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_6_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_6_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_6_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_6) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_6) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_6_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_70_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_70_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_70_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_70_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_70_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_70_address0;
        else 
            xmat_M_imag_70_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_70_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_70_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_70_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_70_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_70_ce0;
        else 
            xmat_M_imag_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_70_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_70_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_70_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_70_ce1;
        else 
            xmat_M_imag_70_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_70_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_70_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_70_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_70_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_70_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_46) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_46) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_70_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_71_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_71_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_71_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_71_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_71_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_71_address0;
        else 
            xmat_M_imag_71_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_71_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_71_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_71_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_71_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_71_ce0;
        else 
            xmat_M_imag_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_71_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_71_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_71_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_71_ce1;
        else 
            xmat_M_imag_71_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_71_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_71_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_71_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_71_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_71_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_47) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_47) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_71_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_72_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_72_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_72_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_72_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_72_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_72_address0;
        else 
            xmat_M_imag_72_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_72_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_72_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_72_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_72_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_72_ce0;
        else 
            xmat_M_imag_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_72_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_72_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_72_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_72_ce1;
        else 
            xmat_M_imag_72_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_72_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_72_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_72_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_72_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_72_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_48) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_48) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_72_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_73_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_73_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_73_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_73_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_73_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_73_address0;
        else 
            xmat_M_imag_73_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_73_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_73_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_73_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_73_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_73_ce0;
        else 
            xmat_M_imag_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_73_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_73_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_73_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_73_ce1;
        else 
            xmat_M_imag_73_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_73_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_73_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_73_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_73_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_73_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_49) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_49) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_73_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_74_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_74_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_74_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_74_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_74_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_74_address0;
        else 
            xmat_M_imag_74_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_74_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_74_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_74_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_74_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_74_ce0;
        else 
            xmat_M_imag_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_74_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_74_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_74_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_74_ce1;
        else 
            xmat_M_imag_74_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_74_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_74_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_74_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_74_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_74_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_74_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_75_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_75_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_75_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_75_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_75_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_75_address0;
        else 
            xmat_M_imag_75_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_75_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_75_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_75_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_75_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_75_ce0;
        else 
            xmat_M_imag_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_75_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_75_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_75_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_75_ce1;
        else 
            xmat_M_imag_75_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_75_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_75_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_75_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_75_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_75_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_75_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_76_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_76_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_76_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_76_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_76_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_76_address0;
        else 
            xmat_M_imag_76_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_76_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_76_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_76_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_76_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_76_ce0;
        else 
            xmat_M_imag_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_76_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_76_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_76_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_76_ce1;
        else 
            xmat_M_imag_76_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_76_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_76_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_76_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_76_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_76_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_76_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_77_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_77_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_77_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_77_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_77_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_77_address0;
        else 
            xmat_M_imag_77_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_77_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_77_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_77_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_77_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_77_ce0;
        else 
            xmat_M_imag_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_77_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_77_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_77_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_77_ce1;
        else 
            xmat_M_imag_77_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_77_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_77_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_77_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_77_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_77_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_77_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_78_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_78_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_78_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_78_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_78_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_78_address0;
        else 
            xmat_M_imag_78_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_78_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_78_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_78_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_78_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_78_ce0;
        else 
            xmat_M_imag_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_78_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_78_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_78_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_78_ce1;
        else 
            xmat_M_imag_78_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_78_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_78_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_78_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_78_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_78_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_78_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_79_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_79_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_79_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_79_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_79_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_79_address0;
        else 
            xmat_M_imag_79_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_79_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_79_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_79_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_79_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_79_ce0;
        else 
            xmat_M_imag_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_79_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_79_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_79_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_79_ce1;
        else 
            xmat_M_imag_79_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_79_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_79_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_79_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_79_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_79_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_4F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_4F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_79_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_7_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_7_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_7_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_7_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_7_address0;
        else 
            xmat_M_imag_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_7_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_7_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_7_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_7_ce0;
        else 
            xmat_M_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_7_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_7_ce1;
        else 
            xmat_M_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_7_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_7_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_7_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_7_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_7) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_7) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_7_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_80_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_80_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_80_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_80_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_80_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_80_address0;
        else 
            xmat_M_imag_80_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_80_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_80_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_80_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_80_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_80_ce0;
        else 
            xmat_M_imag_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_80_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_80_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_80_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_80_ce1;
        else 
            xmat_M_imag_80_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_80_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_80_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_80_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_80_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_80_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_50) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_50) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_80_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_81_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_81_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_81_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_81_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_81_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_81_address0;
        else 
            xmat_M_imag_81_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_81_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_81_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_81_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_81_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_81_ce0;
        else 
            xmat_M_imag_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_81_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_81_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_81_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_81_ce1;
        else 
            xmat_M_imag_81_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_81_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_81_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_81_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_81_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_81_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_51) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_51) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_81_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_82_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_82_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_82_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_82_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_82_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_82_address0;
        else 
            xmat_M_imag_82_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_82_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_82_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_82_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_82_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_82_ce0;
        else 
            xmat_M_imag_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_82_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_82_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_82_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_82_ce1;
        else 
            xmat_M_imag_82_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_82_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_82_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_82_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_82_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_82_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_52) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_52) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_82_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_83_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_83_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_83_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_83_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_83_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_83_address0;
        else 
            xmat_M_imag_83_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_83_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_83_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_83_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_83_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_83_ce0;
        else 
            xmat_M_imag_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_83_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_83_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_83_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_83_ce1;
        else 
            xmat_M_imag_83_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_83_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_83_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_83_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_83_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_83_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_53) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_53) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_83_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_84_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_84_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_84_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_84_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_84_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_84_address0;
        else 
            xmat_M_imag_84_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_84_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_84_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_84_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_84_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_84_ce0;
        else 
            xmat_M_imag_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_84_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_84_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_84_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_84_ce1;
        else 
            xmat_M_imag_84_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_84_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_84_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_84_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_84_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_84_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_54) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_54) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_84_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_85_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_85_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_85_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_85_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_85_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_85_address0;
        else 
            xmat_M_imag_85_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_85_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_85_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_85_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_85_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_85_ce0;
        else 
            xmat_M_imag_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_85_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_85_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_85_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_85_ce1;
        else 
            xmat_M_imag_85_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_85_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_85_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_85_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_85_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_85_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_55) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_55) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_85_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_86_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_86_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_86_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_86_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_86_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_86_address0;
        else 
            xmat_M_imag_86_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_86_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_86_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_86_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_86_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_86_ce0;
        else 
            xmat_M_imag_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_86_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_86_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_86_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_86_ce1;
        else 
            xmat_M_imag_86_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_86_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_86_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_86_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_86_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_86_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_56) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_56) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_86_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_87_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_87_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_87_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_87_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_87_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_87_address0;
        else 
            xmat_M_imag_87_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_87_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_87_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_87_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_87_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_87_ce0;
        else 
            xmat_M_imag_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_87_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_87_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_87_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_87_ce1;
        else 
            xmat_M_imag_87_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_87_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_87_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_87_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_87_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_87_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_57) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_57) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_87_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_88_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_88_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_88_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_88_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_88_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_88_address0;
        else 
            xmat_M_imag_88_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_88_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_88_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_88_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_88_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_88_ce0;
        else 
            xmat_M_imag_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_88_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_88_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_88_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_88_ce1;
        else 
            xmat_M_imag_88_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_88_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_88_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_88_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_88_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_88_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_58) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_58) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_88_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_89_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_89_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_89_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_89_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_89_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_89_address0;
        else 
            xmat_M_imag_89_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_89_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_89_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_89_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_89_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_89_ce0;
        else 
            xmat_M_imag_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_89_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_89_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_89_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_89_ce1;
        else 
            xmat_M_imag_89_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_89_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_89_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_89_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_89_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_89_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_59) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_59) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_89_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_8_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_8_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_8_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_8_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_8_address0;
        else 
            xmat_M_imag_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_8_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_8_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_8_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_8_ce0;
        else 
            xmat_M_imag_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_8_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_8_ce1;
        else 
            xmat_M_imag_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_8_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_8_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_8_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_8_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_8) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_8) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_8_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_90_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_90_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_90_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_90_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_90_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_90_address0;
        else 
            xmat_M_imag_90_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_90_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_90_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_90_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_90_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_90_ce0;
        else 
            xmat_M_imag_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_90_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_90_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_90_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_90_ce1;
        else 
            xmat_M_imag_90_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_90_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_90_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_90_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_90_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_90_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5A) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5A) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_90_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_91_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_91_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_91_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_91_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_91_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_91_address0;
        else 
            xmat_M_imag_91_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_91_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_91_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_91_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_91_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_91_ce0;
        else 
            xmat_M_imag_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_91_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_91_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_91_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_91_ce1;
        else 
            xmat_M_imag_91_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_91_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_91_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_91_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_91_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_91_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5B) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5B) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_91_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_92_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_92_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_92_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_92_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_92_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_92_address0;
        else 
            xmat_M_imag_92_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_92_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_92_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_92_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_92_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_92_ce0;
        else 
            xmat_M_imag_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_92_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_92_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_92_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_92_ce1;
        else 
            xmat_M_imag_92_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_92_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_92_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_92_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_92_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_92_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5C) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5C) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_92_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_93_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_93_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_93_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_93_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_93_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_93_address0;
        else 
            xmat_M_imag_93_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_93_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_93_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_93_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_93_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_93_ce0;
        else 
            xmat_M_imag_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_93_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_93_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_93_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_93_ce1;
        else 
            xmat_M_imag_93_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_93_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_93_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_93_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_93_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_93_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5D) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5D) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_93_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_94_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_94_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_94_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_94_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_94_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_94_address0;
        else 
            xmat_M_imag_94_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_94_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_94_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_94_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_94_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_94_ce0;
        else 
            xmat_M_imag_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_94_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_94_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_94_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_94_ce1;
        else 
            xmat_M_imag_94_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_94_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_94_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_94_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_94_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_94_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5E) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5E) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_94_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_95_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_95_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_95_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_95_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_95_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_95_address0;
        else 
            xmat_M_imag_95_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_95_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_95_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_95_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_95_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_95_ce0;
        else 
            xmat_M_imag_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_95_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_95_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_95_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_95_ce1;
        else 
            xmat_M_imag_95_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_95_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_95_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_95_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_95_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_95_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_5F) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_5F) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_95_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_96_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_96_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_96_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_96_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_96_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_96_address0;
        else 
            xmat_M_imag_96_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_96_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_96_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_96_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_96_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_96_ce0;
        else 
            xmat_M_imag_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_96_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_96_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_96_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_96_ce1;
        else 
            xmat_M_imag_96_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_96_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_96_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_96_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_96_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_96_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_60) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_60) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_96_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_97_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_97_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_97_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_97_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_97_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_97_address0;
        else 
            xmat_M_imag_97_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_97_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_97_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_97_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_97_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_97_ce0;
        else 
            xmat_M_imag_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_97_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_97_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_97_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_97_ce1;
        else 
            xmat_M_imag_97_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_97_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_97_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_97_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_97_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_97_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_61) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_61) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_97_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_98_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_98_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_98_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_98_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_98_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_98_address0;
        else 
            xmat_M_imag_98_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_98_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_98_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_98_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_98_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_98_ce0;
        else 
            xmat_M_imag_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_98_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_98_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_98_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_98_ce1;
        else 
            xmat_M_imag_98_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_98_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_98_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_98_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_98_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_98_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_62) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_62) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_98_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_99_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_99_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_99_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_99_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_99_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_99_address0;
        else 
            xmat_M_imag_99_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_99_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_99_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_99_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_99_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_99_ce0;
        else 
            xmat_M_imag_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_99_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_99_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_99_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_99_ce1;
        else 
            xmat_M_imag_99_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_99_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_99_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_99_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_99_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_99_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_63) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_99_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_address0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_9_address0, zext_ln1028_fu_11764_p1, zext_ln106_1_fu_13921_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_9_address0 <= zext_ln106_1_fu_13921_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_9_address0 <= zext_ln1028_fu_11764_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_9_address0 <= grp_kernel_mmult_fu_10781_b_M_imag_9_address0;
        else 
            xmat_M_imag_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_9_ce0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, ap_CS_fsm_state5, ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_9_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_9_ce0 <= grp_kernel_mmult_fu_10781_b_M_imag_9_ce0;
        else 
            xmat_M_imag_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_ce1_assign_proc : process(ap_CS_fsm_state17, grp_kernel_mmult_fu_10781_b_M_imag_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            xmat_M_imag_9_ce1 <= grp_kernel_mmult_fu_10781_b_M_imag_9_ce1;
        else 
            xmat_M_imag_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_M_imag_9_d0_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state5, bitcast_ln106_fu_14053_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            xmat_M_imag_9_d0 <= bitcast_ln106_fu_14053_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            xmat_M_imag_9_d0 <= ap_const_lv32_0;
        else 
            xmat_M_imag_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    xmat_M_imag_9_we0_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2, trunc_ln1027_1_reg_19867, ap_CS_fsm_state5, trunc_ln106_reg_19959)
    begin
        if ((((trunc_ln1027_1_reg_19867 = ap_const_lv7_9) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (trunc_ln106_reg_19959 = ap_const_lv7_9) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)))) then 
            xmat_M_imag_9_we0 <= ap_const_logic_1;
        else 
            xmat_M_imag_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    xmat_stream_TDATA_blk_n_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state13, icmp_ln94_fu_12566_p2, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2)
    begin
        if ((((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or ((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            xmat_stream_TDATA_blk_n <= xmat_stream_TVALID;
        else 
            xmat_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xmat_stream_TREADY_assign_proc : process(xmat_stream_TVALID, ap_CS_fsm_state13, icmp_ln94_fu_12566_p2, ap_CS_fsm_state15, icmp_ln103_fu_13896_p2)
    begin
        if (((not(((icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln103_fu_13896_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (xmat_stream_TVALID = ap_const_logic_0))) and (icmp_ln94_fu_12566_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            xmat_stream_TREADY <= ap_const_logic_1;
        else 
            xmat_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1027_fu_11461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_11453_p3),64));
    zext_ln1028_fu_11764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_11757_p3),64));
    zext_ln103_fu_12612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_12604_p3),11));
    zext_ln106_1_fu_13921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln106_fu_13916_p2),64));
    zext_ln106_fu_13912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j16_0_reg_10759),11));
    zext_ln73_fu_11928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_11920_p3),11));
    zext_ln76_1_fu_11967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln76_fu_11962_p2),64));
    zext_ln76_fu_11958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_11948_p4),11));
    zext_ln83_fu_12251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_12243_p3),11));
    zext_ln86_1_fu_12290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_fu_12285_p2),64));
    zext_ln86_fu_12281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_12271_p4),11));
end behav;
