
PWM_TRIAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000234  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d35c  08000238  08000238  00010238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  0800d598  0800d598  0001d598  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d8c0  0800d8c0  0001d8c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d8c8  0800d8c8  0001d8c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d8cc  0800d8cc  0001d8cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  0800d8d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000970  20000070  0800d940  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200009e0  0800d940  000209e0  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002779d  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004115  00000000  00000000  00047843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001f50  00000000  00000000  0004b958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001db8  00000000  00000000  0004d8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a953  00000000  00000000  0004f660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00028306  00000000  00000000  00089fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016ddce  00000000  00000000  000b22b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00220087  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009674  00000000  00000000  002200d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	; (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	; (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	; (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	e000      	b.n	800024a <__do_global_dtors_aux+0x12>
 8000248:	bf00      	nop
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000070 	.word	0x20000070
 8000254:	00000000 	.word	0x00000000
 8000258:	0800d57c 	.word	0x0800d57c

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	; (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	; (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <frame_dummy+0x18>)
 8000266:	e000      	b.n	800026a <frame_dummy+0xe>
 8000268:	bf00      	nop
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000074 	.word	0x20000074
 8000274:	0800d57c 	.word	0x0800d57c

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	; 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2f>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b68:	bf24      	itt	cs
 8000b6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b72:	d90d      	bls.n	8000b90 <__aeabi_d2f+0x30>
 8000b74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b88:	bf08      	it	eq
 8000b8a:	f020 0001 	biceq.w	r0, r0, #1
 8000b8e:	4770      	bx	lr
 8000b90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b94:	d121      	bne.n	8000bda <__aeabi_d2f+0x7a>
 8000b96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b9a:	bfbc      	itt	lt
 8000b9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	4770      	bxlt	lr
 8000ba2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000baa:	f1c2 0218 	rsb	r2, r2, #24
 8000bae:	f1c2 0c20 	rsb	ip, r2, #32
 8000bb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bba:	bf18      	it	ne
 8000bbc:	f040 0001 	orrne.w	r0, r0, #1
 8000bc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bcc:	ea40 000c 	orr.w	r0, r0, ip
 8000bd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd8:	e7cc      	b.n	8000b74 <__aeabi_d2f+0x14>
 8000bda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bde:	d107      	bne.n	8000bf0 <__aeabi_d2f+0x90>
 8000be0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be4:	bf1e      	ittt	ne
 8000be6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bee:	4770      	bxne	lr
 8000bf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_uldivmod>:
 8000c00:	b953      	cbnz	r3, 8000c18 <__aeabi_uldivmod+0x18>
 8000c02:	b94a      	cbnz	r2, 8000c18 <__aeabi_uldivmod+0x18>
 8000c04:	2900      	cmp	r1, #0
 8000c06:	bf08      	it	eq
 8000c08:	2800      	cmpeq	r0, #0
 8000c0a:	bf1c      	itt	ne
 8000c0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c10:	f04f 30ff 	movne.w	r0, #4294967295
 8000c14:	f000 b982 	b.w	8000f1c <__aeabi_idiv0>
 8000c18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c20:	f000 f806 	bl	8000c30 <__udivmoddi4>
 8000c24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c2c:	b004      	add	sp, #16
 8000c2e:	4770      	bx	lr

08000c30 <__udivmoddi4>:
 8000c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c34:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8000c36:	4604      	mov	r4, r0
 8000c38:	460f      	mov	r7, r1
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d148      	bne.n	8000cd0 <__udivmoddi4+0xa0>
 8000c3e:	428a      	cmp	r2, r1
 8000c40:	4694      	mov	ip, r2
 8000c42:	d961      	bls.n	8000d08 <__udivmoddi4+0xd8>
 8000c44:	fab2 f382 	clz	r3, r2
 8000c48:	b143      	cbz	r3, 8000c5c <__udivmoddi4+0x2c>
 8000c4a:	f1c3 0120 	rsb	r1, r3, #32
 8000c4e:	409f      	lsls	r7, r3
 8000c50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c54:	409c      	lsls	r4, r3
 8000c56:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5a:	430f      	orrs	r7, r1
 8000c5c:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000c60:	fa1f fe8c 	uxth.w	lr, ip
 8000c64:	0c22      	lsrs	r2, r4, #16
 8000c66:	fbb7 f6f1 	udiv	r6, r7, r1
 8000c6a:	fb01 7716 	mls	r7, r1, r6, r7
 8000c6e:	fb06 f00e 	mul.w	r0, r6, lr
 8000c72:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c76:	4290      	cmp	r0, r2
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x5c>
 8000c7a:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7e:	f106 37ff 	add.w	r7, r6, #4294967295
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x5a>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f200 8137 	bhi.w	8000ef8 <__udivmoddi4+0x2c8>
 8000c8a:	463e      	mov	r6, r7
 8000c8c:	1a12      	subs	r2, r2, r0
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb2 f0f1 	udiv	r0, r2, r1
 8000c94:	fb01 2210 	mls	r2, r1, r0, r2
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x86>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cac:	d202      	bcs.n	8000cb4 <__udivmoddi4+0x84>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	f200 811c 	bhi.w	8000eec <__udivmoddi4+0x2bc>
 8000cb4:	4610      	mov	r0, r2
 8000cb6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cba:	eba4 040e 	sub.w	r4, r4, lr
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0x9a>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c5 4300 	strd	r4, r3, [r5]
 8000cca:	4631      	mov	r1, r6
 8000ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cd0:	428b      	cmp	r3, r1
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0xb8>
 8000cd4:	2d00      	cmp	r5, #0
 8000cd6:	f000 80fd 	beq.w	8000ed4 <__udivmoddi4+0x2a4>
 8000cda:	2600      	movs	r6, #0
 8000cdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce0:	4630      	mov	r0, r6
 8000ce2:	4631      	mov	r1, r6
 8000ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ce8:	fab3 f683 	clz	r6, r3
 8000cec:	2e00      	cmp	r6, #0
 8000cee:	d14b      	bne.n	8000d88 <__udivmoddi4+0x158>
 8000cf0:	428b      	cmp	r3, r1
 8000cf2:	f0c0 80f2 	bcc.w	8000eda <__udivmoddi4+0x2aa>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f240 80ef 	bls.w	8000eda <__udivmoddi4+0x2aa>
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	2d00      	cmp	r5, #0
 8000d00:	d0e3      	beq.n	8000cca <__udivmoddi4+0x9a>
 8000d02:	e9c5 4700 	strd	r4, r7, [r5]
 8000d06:	e7e0      	b.n	8000cca <__udivmoddi4+0x9a>
 8000d08:	b902      	cbnz	r2, 8000d0c <__udivmoddi4+0xdc>
 8000d0a:	deff      	udf	#255	; 0xff
 8000d0c:	fab2 f382 	clz	r3, r2
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	f040 809d 	bne.w	8000e50 <__udivmoddi4+0x220>
 8000d16:	1a89      	subs	r1, r1, r2
 8000d18:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d1c:	b297      	uxth	r7, r2
 8000d1e:	2601      	movs	r6, #1
 8000d20:	0c20      	lsrs	r0, r4, #16
 8000d22:	fbb1 f2fe 	udiv	r2, r1, lr
 8000d26:	fb0e 1112 	mls	r1, lr, r2, r1
 8000d2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2e:	fb07 f002 	mul.w	r0, r7, r2
 8000d32:	4288      	cmp	r0, r1
 8000d34:	d90f      	bls.n	8000d56 <__udivmoddi4+0x126>
 8000d36:	eb1c 0101 	adds.w	r1, ip, r1
 8000d3a:	f102 38ff 	add.w	r8, r2, #4294967295
 8000d3e:	bf2c      	ite	cs
 8000d40:	f04f 0901 	movcs.w	r9, #1
 8000d44:	f04f 0900 	movcc.w	r9, #0
 8000d48:	4288      	cmp	r0, r1
 8000d4a:	d903      	bls.n	8000d54 <__udivmoddi4+0x124>
 8000d4c:	f1b9 0f00 	cmp.w	r9, #0
 8000d50:	f000 80cf 	beq.w	8000ef2 <__udivmoddi4+0x2c2>
 8000d54:	4642      	mov	r2, r8
 8000d56:	1a09      	subs	r1, r1, r0
 8000d58:	b2a4      	uxth	r4, r4
 8000d5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d62:	fb00 f707 	mul.w	r7, r0, r7
 8000d66:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d6a:	42a7      	cmp	r7, r4
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x150>
 8000d6e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d72:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x14e>
 8000d78:	42a7      	cmp	r7, r4
 8000d7a:	f200 80b4 	bhi.w	8000ee6 <__udivmoddi4+0x2b6>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	1be4      	subs	r4, r4, r7
 8000d82:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d86:	e79b      	b.n	8000cc0 <__udivmoddi4+0x90>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa01 f406 	lsl.w	r4, r1, r6
 8000d92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d96:	40f9      	lsrs	r1, r7
 8000d98:	40b2      	lsls	r2, r6
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	431c      	orrs	r4, r3
 8000da8:	fa1f fe8c 	uxth.w	lr, ip
 8000dac:	fa00 f306 	lsl.w	r3, r0, r6
 8000db0:	0c20      	lsrs	r0, r4, #16
 8000db2:	fbb1 f8f9 	udiv	r8, r1, r9
 8000db6:	fb09 1118 	mls	r1, r9, r8, r1
 8000dba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbe:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc2:	4288      	cmp	r0, r1
 8000dc4:	d90f      	bls.n	8000de6 <__udivmoddi4+0x1b6>
 8000dc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dca:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dce:	bf2c      	ite	cs
 8000dd0:	f04f 0b01 	movcs.w	fp, #1
 8000dd4:	f04f 0b00 	movcc.w	fp, #0
 8000dd8:	4288      	cmp	r0, r1
 8000dda:	d903      	bls.n	8000de4 <__udivmoddi4+0x1b4>
 8000ddc:	f1bb 0f00 	cmp.w	fp, #0
 8000de0:	f000 808d 	beq.w	8000efe <__udivmoddi4+0x2ce>
 8000de4:	46d0      	mov	r8, sl
 8000de6:	1a09      	subs	r1, r1, r0
 8000de8:	b2a4      	uxth	r4, r4
 8000dea:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dee:	fb09 1110 	mls	r1, r9, r0, r1
 8000df2:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df6:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dfa:	458e      	cmp	lr, r1
 8000dfc:	d907      	bls.n	8000e0e <__udivmoddi4+0x1de>
 8000dfe:	eb1c 0101 	adds.w	r1, ip, r1
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d201      	bcs.n	8000e0c <__udivmoddi4+0x1dc>
 8000e08:	458e      	cmp	lr, r1
 8000e0a:	d87f      	bhi.n	8000f0c <__udivmoddi4+0x2dc>
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	fba0 9802 	umull	r9, r8, r0, r2
 8000e1a:	4541      	cmp	r1, r8
 8000e1c:	464c      	mov	r4, r9
 8000e1e:	46c6      	mov	lr, r8
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0x1f8>
 8000e22:	d106      	bne.n	8000e32 <__udivmoddi4+0x202>
 8000e24:	454b      	cmp	r3, r9
 8000e26:	d204      	bcs.n	8000e32 <__udivmoddi4+0x202>
 8000e28:	3801      	subs	r0, #1
 8000e2a:	ebb9 0402 	subs.w	r4, r9, r2
 8000e2e:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d070      	beq.n	8000f18 <__udivmoddi4+0x2e8>
 8000e36:	1b1a      	subs	r2, r3, r4
 8000e38:	eb61 010e 	sbc.w	r1, r1, lr
 8000e3c:	fa22 f306 	lsr.w	r3, r2, r6
 8000e40:	fa01 f707 	lsl.w	r7, r1, r7
 8000e44:	40f1      	lsrs	r1, r6
 8000e46:	2600      	movs	r6, #0
 8000e48:	431f      	orrs	r7, r3
 8000e4a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e4e:	e73c      	b.n	8000cca <__udivmoddi4+0x9a>
 8000e50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e54:	f1c3 0020 	rsb	r0, r3, #32
 8000e58:	fa01 f203 	lsl.w	r2, r1, r3
 8000e5c:	fa21 f600 	lsr.w	r6, r1, r0
 8000e60:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e64:	fa24 f100 	lsr.w	r1, r4, r0
 8000e68:	fa1f f78c 	uxth.w	r7, ip
 8000e6c:	409c      	lsls	r4, r3
 8000e6e:	4311      	orrs	r1, r2
 8000e70:	fbb6 f0fe 	udiv	r0, r6, lr
 8000e74:	0c0a      	lsrs	r2, r1, #16
 8000e76:	fb0e 6610 	mls	r6, lr, r0, r6
 8000e7a:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8000e7e:	fb00 f607 	mul.w	r6, r0, r7
 8000e82:	4296      	cmp	r6, r2
 8000e84:	d90e      	bls.n	8000ea4 <__udivmoddi4+0x274>
 8000e86:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e8e:	bf2c      	ite	cs
 8000e90:	f04f 0901 	movcs.w	r9, #1
 8000e94:	f04f 0900 	movcc.w	r9, #0
 8000e98:	4296      	cmp	r6, r2
 8000e9a:	d902      	bls.n	8000ea2 <__udivmoddi4+0x272>
 8000e9c:	f1b9 0f00 	cmp.w	r9, #0
 8000ea0:	d031      	beq.n	8000f06 <__udivmoddi4+0x2d6>
 8000ea2:	4640      	mov	r0, r8
 8000ea4:	1b92      	subs	r2, r2, r6
 8000ea6:	b289      	uxth	r1, r1
 8000ea8:	fbb2 f6fe 	udiv	r6, r2, lr
 8000eac:	fb0e 2216 	mls	r2, lr, r6, r2
 8000eb0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000eb4:	fb06 f207 	mul.w	r2, r6, r7
 8000eb8:	428a      	cmp	r2, r1
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x29c>
 8000ebc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ec4:	d201      	bcs.n	8000eca <__udivmoddi4+0x29a>
 8000ec6:	428a      	cmp	r2, r1
 8000ec8:	d823      	bhi.n	8000f12 <__udivmoddi4+0x2e2>
 8000eca:	4646      	mov	r6, r8
 8000ecc:	1a89      	subs	r1, r1, r2
 8000ece:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed2:	e725      	b.n	8000d20 <__udivmoddi4+0xf0>
 8000ed4:	462e      	mov	r6, r5
 8000ed6:	4628      	mov	r0, r5
 8000ed8:	e6f7      	b.n	8000cca <__udivmoddi4+0x9a>
 8000eda:	1a84      	subs	r4, r0, r2
 8000edc:	eb61 0303 	sbc.w	r3, r1, r3
 8000ee0:	2001      	movs	r0, #1
 8000ee2:	461f      	mov	r7, r3
 8000ee4:	e70b      	b.n	8000cfe <__udivmoddi4+0xce>
 8000ee6:	4464      	add	r4, ip
 8000ee8:	3802      	subs	r0, #2
 8000eea:	e749      	b.n	8000d80 <__udivmoddi4+0x150>
 8000eec:	4464      	add	r4, ip
 8000eee:	3802      	subs	r0, #2
 8000ef0:	e6e1      	b.n	8000cb6 <__udivmoddi4+0x86>
 8000ef2:	3a02      	subs	r2, #2
 8000ef4:	4461      	add	r1, ip
 8000ef6:	e72e      	b.n	8000d56 <__udivmoddi4+0x126>
 8000ef8:	3e02      	subs	r6, #2
 8000efa:	4462      	add	r2, ip
 8000efc:	e6c6      	b.n	8000c8c <__udivmoddi4+0x5c>
 8000efe:	f1a8 0802 	sub.w	r8, r8, #2
 8000f02:	4461      	add	r1, ip
 8000f04:	e76f      	b.n	8000de6 <__udivmoddi4+0x1b6>
 8000f06:	3802      	subs	r0, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	e7cb      	b.n	8000ea4 <__udivmoddi4+0x274>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	e77d      	b.n	8000e0e <__udivmoddi4+0x1de>
 8000f12:	3e02      	subs	r6, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	e7d9      	b.n	8000ecc <__udivmoddi4+0x29c>
 8000f18:	462e      	mov	r6, r5
 8000f1a:	e6d6      	b.n	8000cca <__udivmoddi4+0x9a>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8000f28:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000f2a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8000f2e:	4909      	ldr	r1, [pc, #36]	; (8000f54 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000f3a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4013      	ands	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f44:	68fb      	ldr	r3, [r7, #12]
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	46020c00 	.word	0x46020c00

08000f58 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000f60:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <LL_APB1_GRP2_EnableClock+0x34>)
 8000f62:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8000f66:	4909      	ldr	r1, [pc, #36]	; (8000f8c <LL_APB1_GRP2_EnableClock+0x34>)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <LL_APB1_GRP2_EnableClock+0x34>)
 8000f72:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
}
 8000f7e:	bf00      	nop
 8000f80:	3714      	adds	r7, #20
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	46020c00 	.word	0x46020c00

08000f90 <get_freq_from_note>:
int A4_arr = 2273;
int F4_arr = 2863;
int E4_arr = 3034;
int D4_arr = 3405;

static float get_freq_from_note(char note[]) {
 8000f90:	b5b0      	push	{r4, r5, r7, lr}
 8000f92:	b08e      	sub	sp, #56	; 0x38
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    char NOTES[12][2] = {"A", "A#", "B", "C", "C#", "D", "D#", "E", "F", "F#", "G", "G#"};
 8000f98:	4b4b      	ldr	r3, [pc, #300]	; (80010c8 <get_freq_from_note+0x138>)
 8000f9a:	f107 0410 	add.w	r4, r7, #16
 8000f9e:	461d      	mov	r5, r3
 8000fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fa8:	e884 0003 	stmia.w	r4, {r0, r1}
    int octave;
    char curr_note[2];
    int note_len = strlen(note);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff f963 	bl	8000278 <strlen>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
    if (note_len == 3) {
 8000fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb8:	2b03      	cmp	r3, #3
 8000fba:	d10c      	bne.n	8000fd6 <get_freq_from_note+0x46>
        octave = (int) note[2] - '0';
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	3b30      	subs	r3, #48	; 0x30
 8000fc4:	637b      	str	r3, [r7, #52]	; 0x34
        strncpy(curr_note, note, 2);
 8000fc6:	f107 030c 	add.w	r3, r7, #12
 8000fca:	2202      	movs	r2, #2
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f00a fbf0 	bl	800b7b4 <strncpy>
 8000fd4:	e012      	b.n	8000ffc <get_freq_from_note+0x6c>
    } else if (note_len == 2) {
 8000fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d10c      	bne.n	8000ff6 <get_freq_from_note+0x66>
        octave = (int) note[1] - '0';
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	3b30      	subs	r3, #48	; 0x30
 8000fe4:	637b      	str	r3, [r7, #52]	; 0x34
        strncpy(curr_note, note, 1);
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2201      	movs	r2, #1
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f00a fbe0 	bl	800b7b4 <strncpy>
 8000ff4:	e002      	b.n	8000ffc <get_freq_from_note+0x6c>
    } else {
        return 0;
 8000ff6:	f04f 0300 	mov.w	r3, #0
 8000ffa:	e05a      	b.n	80010b2 <get_freq_from_note+0x122>
    }
    int keyIndex = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	633b      	str	r3, [r7, #48]	; 0x30
    for (int i = 0; i < NUM_NOTES; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001004:	e013      	b.n	800102e <get_freq_from_note+0x9e>
        if (strncmp(curr_note, NOTES[i], 2) == 0) {
 8001006:	f107 0210 	add.w	r2, r7, #16
 800100a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	18d1      	adds	r1, r2, r3
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	2202      	movs	r2, #2
 8001016:	4618      	mov	r0, r3
 8001018:	f00a fbb8 	bl	800b78c <strncmp>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <get_freq_from_note+0x98>
            keyIndex = i;
 8001022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001024:	633b      	str	r3, [r7, #48]	; 0x30
            break;
 8001026:	e005      	b.n	8001034 <get_freq_from_note+0xa4>
    for (int i = 0; i < NUM_NOTES; i++) {
 8001028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800102a:	3301      	adds	r3, #1
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800102e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001030:	2b0b      	cmp	r3, #11
 8001032:	dde8      	ble.n	8001006 <get_freq_from_note+0x76>
        }
    }
    //@source: https://gist.github.com/stuartmemo/3766449#file-note-to-frequency
    if (keyIndex < 3) {
 8001034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001036:	2b02      	cmp	r3, #2
 8001038:	dc0c      	bgt.n	8001054 <get_freq_from_note+0xc4>
        keyIndex = keyIndex + 12 + ((octave - 1) * 12) + 1;
 800103a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800103c:	f103 010c 	add.w	r1, r3, #12
 8001040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001042:	1e5a      	subs	r2, r3, #1
 8001044:	4613      	mov	r3, r2
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	4413      	add	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	440b      	add	r3, r1
 800104e:	3301      	adds	r3, #1
 8001050:	633b      	str	r3, [r7, #48]	; 0x30
 8001052:	e00a      	b.n	800106a <get_freq_from_note+0xda>
    } else {
        keyIndex = keyIndex + ((octave - 1) * 12) + 1;
 8001054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001056:	1e5a      	subs	r2, r3, #1
 8001058:	4613      	mov	r3, r2
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	4413      	add	r3, r2
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	461a      	mov	r2, r3
 8001062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001064:	4413      	add	r3, r2
 8001066:	3301      	adds	r3, #1
 8001068:	633b      	str	r3, [r7, #48]	; 0x30
    }
    // Return frequency of note
    return 440 * pow(2, ((float) (keyIndex - 49)) / 12);
 800106a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800106c:	3b31      	subs	r3, #49	; 0x31
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001076:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 800107a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800107e:	ee16 0a90 	vmov	r0, s13
 8001082:	f7ff fa65 	bl	8000550 <__aeabi_f2d>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	ec43 2b11 	vmov	d1, r2, r3
 800108e:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 80010c0 <get_freq_from_note+0x130>
 8001092:	f00b fb51 	bl	800c738 <pow>
 8001096:	ec51 0b10 	vmov	r0, r1, d0
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <get_freq_from_note+0x13c>)
 80010a0:	f7ff faae 	bl	8000600 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4610      	mov	r0, r2
 80010aa:	4619      	mov	r1, r3
 80010ac:	f7ff fd58 	bl	8000b60 <__aeabi_d2f>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ba:	3738      	adds	r7, #56	; 0x38
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdb0      	pop	{r4, r5, r7, pc}
 80010c0:	00000000 	.word	0x00000000
 80010c4:	40000000 	.word	0x40000000
 80010c8:	0800d598 	.word	0x0800d598
 80010cc:	407b8000 	.word	0x407b8000

080010d0 <pause_pwm>:

static void pause_pwm(int duration_in_ms) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <pause_pwm+0x20>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_Delay(duration_in_ms);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f001 fe38 	bl	8002d58 <HAL_Delay>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	2000032c 	.word	0x2000032c

080010f4 <play_frequency>:

static void play_frequency(int num_beats, float freq, float beats_per_sec) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8001100:	edc7 0a01 	vstr	s1, [r7, #4]
    int duration_ms = (num_beats/beats_per_sec)*1000;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800110e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001116:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800119c <play_frequency+0xa8>
 800111a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001122:	ee17 3a90 	vmov	r3, s15
 8001126:	617b      	str	r3, [r7, #20]
    if (freq == 0) {
 8001128:	edd7 7a02 	vldr	s15, [r7, #8]
 800112c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001134:	d103      	bne.n	800113e <play_frequency+0x4a>
        pause_pwm(duration_ms);
 8001136:	6978      	ldr	r0, [r7, #20]
 8001138:	f7ff ffca 	bl	80010d0 <pause_pwm>
        //delaying so the note holds
        HAL_Delay(duration_ms);
        //small pause after note
        pause_pwm((int) (50/(beats_per_sec)));
    }
}
 800113c:	e029      	b.n	8001192 <play_frequency+0x9e>
        int arr_val = (int) (CLOCKFREQ/freq);
 800113e:	eddf 6a18 	vldr	s13, [pc, #96]	; 80011a0 <play_frequency+0xac>
 8001142:	ed97 7a02 	vldr	s14, [r7, #8]
 8001146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800114a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114e:	ee17 3a90 	vmov	r3, s15
 8001152:	613b      	str	r3, [r7, #16]
        __HAL_TIM_SET_AUTORELOAD(&htim3, arr_val);
 8001154:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <play_frequency+0xb0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	62da      	str	r2, [r3, #44]	; 0x2c
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4a11      	ldr	r2, [pc, #68]	; (80011a4 <play_frequency+0xb0>)
 8001160:	60d3      	str	r3, [r2, #12]
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, arr_val / 2);
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	0fda      	lsrs	r2, r3, #31
 8001166:	4413      	add	r3, r2
 8001168:	105b      	asrs	r3, r3, #1
 800116a:	461a      	mov	r2, r3
 800116c:	4b0d      	ldr	r3, [pc, #52]	; (80011a4 <play_frequency+0xb0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	63da      	str	r2, [r3, #60]	; 0x3c
        HAL_Delay(duration_ms);
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fdef 	bl	8002d58 <HAL_Delay>
        pause_pwm((int) (50/(beats_per_sec)));
 800117a:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80011a8 <play_frequency+0xb4>
 800117e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001186:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800118a:	ee17 0a90 	vmov	r0, s15
 800118e:	f7ff ff9f 	bl	80010d0 <pause_pwm>
}
 8001192:	bf00      	nop
 8001194:	3718      	adds	r7, #24
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	447a0000 	.word	0x447a0000
 80011a0:	49742400 	.word	0x49742400
 80011a4:	2000032c 	.word	0x2000032c
 80011a8:	42480000 	.word	0x42480000

080011ac <play_frequencies>:
    for (int i = 0; i < num_repeats; i++) {
        play_frequency(duration, freq, bps);
    }
}

static void play_frequencies(int beats[], float frequencies[], int tempo, int song_len) {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	603b      	str	r3, [r7, #0]
    //calls play_frequency on each individual duration and frequency from the arrays passed in.
    float beats_per_sec = tempo/60;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a16      	ldr	r2, [pc, #88]	; (8001218 <play_frequencies+0x6c>)
 80011be:	fb82 1203 	smull	r1, r2, r2, r3
 80011c2:	441a      	add	r2, r3
 80011c4:	1152      	asrs	r2, r2, #5
 80011c6:	17db      	asrs	r3, r3, #31
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	ee07 3a90 	vmov	s15, r3
 80011ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011d2:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < song_len; i++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	e014      	b.n	8001206 <play_frequencies+0x5a>
        play_frequency(beats[i], frequencies[i], beats_per_sec);
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	68fa      	ldr	r2, [r7, #12]
 80011e2:	4413      	add	r3, r2
 80011e4:	6819      	ldr	r1, [r3, #0]
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	4413      	add	r3, r2
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	edd7 0a04 	vldr	s1, [r7, #16]
 80011f6:	eeb0 0a67 	vmov.f32	s0, s15
 80011fa:	4608      	mov	r0, r1
 80011fc:	f7ff ff7a 	bl	80010f4 <play_frequency>
    for (int i = 0; i < song_len; i++) {
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3301      	adds	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	697a      	ldr	r2, [r7, #20]
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	dbe6      	blt.n	80011dc <play_frequencies+0x30>
    }
}
 800120e:	bf00      	nop
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	88888889 	.word	0x88888889

0800121c <play_tune>:

static void play_tune(int beats[], char *song_notes, int tempo) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b0ec      	sub	sp, #432	; 0x1b0
 8001220:	af00      	add	r7, sp, #0
 8001222:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001226:	f5a3 73d2 	sub.w	r3, r3, #420	; 0x1a4
 800122a:	6018      	str	r0, [r3, #0]
 800122c:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001230:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001234:	6019      	str	r1, [r3, #0]
 8001236:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800123a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800123e:	601a      	str	r2, [r3, #0]
    //converts notes into frequencies, then calls play frequencies
    int note_num = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
    float freq_arr[100];
    char *context = NULL;
 8001246:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800124a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
    char *space_split = strtok_r(song_notes, " ", &context);
 8001252:	f107 0214 	add.w	r2, r7, #20
 8001256:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 800125a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800125e:	4921      	ldr	r1, [pc, #132]	; (80012e4 <play_tune+0xc8>)
 8001260:	6818      	ldr	r0, [r3, #0]
 8001262:	f00a fae2 	bl	800b82a <strtok_r>
 8001266:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8
    while (space_split != NULL) {
 800126a:	e022      	b.n	80012b2 <play_tune+0x96>
    	printf("%s", space_split);
 800126c:	f8d7 11a8 	ldr.w	r1, [r7, #424]	; 0x1a8
 8001270:	481d      	ldr	r0, [pc, #116]	; (80012e8 <play_tune+0xcc>)
 8001272:	f00a fa73 	bl	800b75c <iprintf>
        freq_arr[note_num] = get_freq_from_note(space_split);
 8001276:	f8d7 01a8 	ldr.w	r0, [r7, #424]	; 0x1a8
 800127a:	f7ff fe89 	bl	8000f90 <get_freq_from_note>
 800127e:	eef0 7a40 	vmov.f32	s15, s0
 8001282:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8001286:	f5a3 72cc 	sub.w	r2, r3, #408	; 0x198
 800128a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	4413      	add	r3, r2
 8001292:	edc3 7a00 	vstr	s15, [r3]
        note_num += 1;
 8001296:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800129a:	3301      	adds	r3, #1
 800129c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
        space_split = strtok_r(NULL, " ", &context);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	461a      	mov	r2, r3
 80012a6:	490f      	ldr	r1, [pc, #60]	; (80012e4 <play_tune+0xc8>)
 80012a8:	2000      	movs	r0, #0
 80012aa:	f00a fabe 	bl	800b82a <strtok_r>
 80012ae:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8
    while (space_split != NULL) {
 80012b2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1d8      	bne.n	800126c <play_tune+0x50>
    }
    play_frequencies(beats, freq_arr, tempo, note_num);
 80012ba:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80012be:	f5a3 72d6 	sub.w	r2, r3, #428	; 0x1ac
 80012c2:	f107 0118 	add.w	r1, r7, #24
 80012c6:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 80012ca:	f5a3 70d2 	sub.w	r0, r3, #420	; 0x1a4
 80012ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	6800      	ldr	r0, [r0, #0]
 80012d6:	f7ff ff69 	bl	80011ac <play_frequencies>
}
 80012da:	bf00      	nop
 80012dc:	f507 77d8 	add.w	r7, r7, #432	; 0x1b0
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	0800d5b0 	.word	0x0800d5b0
 80012e8:	0800d5b4 	.word	0x0800d5b4

080012ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ec:	b5b0      	push	{r4, r5, r7, lr}
 80012ee:	b0d0      	sub	sp, #320	; 0x140
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f2:	f001 fcad 	bl	8002c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f6:	f000 f85b 	bl	80013b0 <SystemClock_Config>

  /* Configure the System Power */
  SystemPower_Config();
 80012fa:	f000 f8b8 	bl	800146e <SystemPower_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012fe:	f000 fc4b 	bl	8001b98 <MX_GPIO_Init>
  MX_ADF1_Init();
 8001302:	f000 f8c3 	bl	800148c <MX_ADF1_Init>
  MX_I2C1_Init();
 8001306:	f000 f90d 	bl	8001524 <MX_I2C1_Init>
  MX_I2C2_Init();
 800130a:	f000 f94b 	bl	80015a4 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800130e:	f000 f989 	bl	8001624 <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 8001312:	f000 fa01 	bl	8001718 <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 8001316:	f000 fa7b 	bl	8001810 <MX_SPI2_Init>
  MX_UART4_Init();
 800131a:	f000 fb43 	bl	80019a4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800131e:	f000 fb8d 	bl	8001a3c <MX_USART1_UART_Init>
  MX_UCPD1_Init();
 8001322:	f000 fbd7 	bl	8001ad4 <MX_UCPD1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001326:	f000 fc0b 	bl	8001b40 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 800132a:	f000 fadf 	bl	80018ec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 800132e:	481b      	ldr	r0, [pc, #108]	; (800139c <main+0xb0>)
 8001330:	f007 fd7c 	bl	8008e2c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001334:	2108      	movs	r1, #8
 8001336:	4819      	ldr	r0, [pc, #100]	; (800139c <main+0xb0>)
 8001338:	f007 fe68 	bl	800900c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_SET);
 800133c:	2201      	movs	r2, #1
 800133e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001342:	4817      	ldr	r0, [pc, #92]	; (80013a0 <main+0xb4>)
 8001344:	f002 f890 	bl	8003468 <HAL_GPIO_WritePin>

  int beat_dur[] = {1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 1, 2};
 8001348:	4a16      	ldr	r2, [pc, #88]	; (80013a4 <main+0xb8>)
 800134a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800134e:	4611      	mov	r1, r2
 8001350:	22a8      	movs	r2, #168	; 0xa8
 8001352:	4618      	mov	r0, r3
 8001354:	f00a f9ec 	bl	800b730 <memcpy>
  float freqs[5] = {440, 500, 400, 500, 450};
 8001358:	4b13      	ldr	r3, [pc, #76]	; (80013a8 <main+0xbc>)
 800135a:	f107 0484 	add.w	r4, r7, #132	; 0x84
 800135e:	461d      	mov	r5, r3
 8001360:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001362:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	6023      	str	r3, [r4, #0]
  //int beat_dur[] = {1, 1, 1, 1, 1};
  //char notes[] = "G4 G4 D4 D4 E4";
  char notess[] = "C4 C4 G4 G4 A4 A4 G4 F4 F4 E4 E4 D4 D4 C4 G4 G4 F4 F4 E4 E4 D4 G4 G4 F4 F4 E4 E4 D4 C4 C4 G4 G4 A4 A4 G4 F4 F4 E4 E4 D4 D4 C4 ";
 8001368:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800136c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001370:	4a0e      	ldr	r2, [pc, #56]	; (80013ac <main+0xc0>)
 8001372:	4618      	mov	r0, r3
 8001374:	4611      	mov	r1, r2
 8001376:	237f      	movs	r3, #127	; 0x7f
 8001378:	461a      	mov	r2, r3
 800137a:	f00a f9d9 	bl	800b730 <memcpy>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	play_tune(beat_dur, notess, 120);
 800137e:	1d39      	adds	r1, r7, #4
 8001380:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001384:	2278      	movs	r2, #120	; 0x78
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ff48 	bl	800121c <play_tune>
	break;
 800138c:	bf00      	nop
 800138e:	2300      	movs	r3, #0
	*/
    /* USER CODE END WHILE */
  }
    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001390:	4618      	mov	r0, r3
 8001392:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8001396:	46bd      	mov	sp, r7
 8001398:	bdb0      	pop	{r4, r5, r7, pc}
 800139a:	bf00      	nop
 800139c:	2000032c 	.word	0x2000032c
 80013a0:	42020000 	.word	0x42020000
 80013a4:	0800d5b8 	.word	0x0800d5b8
 80013a8:	0800d660 	.word	0x0800d660
 80013ac:	0800d674 	.word	0x0800d674

080013b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b09e      	sub	sp, #120	; 0x78
 80013b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b6:	f107 0318 	add.w	r3, r7, #24
 80013ba:	2260      	movs	r2, #96	; 0x60
 80013bc:	2100      	movs	r1, #0
 80013be:	4618      	mov	r0, r3
 80013c0:	f00a f9c3 	bl	800b74a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c4:	463b      	mov	r3, r7
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
 80013d0:	611a      	str	r2, [r3, #16]
 80013d2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80013d4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80013d8:	f003 fbec 	bl	8004bb4 <HAL_PWREx_ControlVoltageScaling>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80013e2:	f000 fd5b 	bl	8001e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 80013e6:	2330      	movs	r3, #48	; 0x30
 80013e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80013ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013f0:	2301      	movs	r3, #1
 80013f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80013f4:	2310      	movs	r3, #16
 80013f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013fc:	2302      	movs	r3, #2
 80013fe:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001400:	2301      	movs	r3, #1
 8001402:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001404:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001408:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800140a:	2303      	movs	r3, #3
 800140c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 8;
 800140e:	2308      	movs	r3, #8
 8001410:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001412:	2302      	movs	r3, #2
 8001414:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001416:	2302      	movs	r3, #2
 8001418:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800141a:	2302      	movs	r3, #2
 800141c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 800141e:	230c      	movs	r3, #12
 8001420:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001426:	f107 0318 	add.w	r3, r7, #24
 800142a:	4618      	mov	r0, r3
 800142c:	f003 fcb4 	bl	8004d98 <HAL_RCC_OscConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001436:	f000 fd31 	bl	8001e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800143a:	231f      	movs	r3, #31
 800143c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800143e:	2303      	movs	r3, #3
 8001440:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001452:	463b      	mov	r3, r7
 8001454:	2102      	movs	r1, #2
 8001456:	4618      	mov	r0, r3
 8001458:	f004 fb74 	bl	8005b44 <HAL_RCC_ClockConfig>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001462:	f000 fd1b 	bl	8001e9c <Error_Handler>
  }
}
 8001466:	bf00      	nop
 8001468:	3778      	adds	r7, #120	; 0x78
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001472:	f003 fc81 	bl	8004d78 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001476:	2002      	movs	r0, #2
 8001478:	f003 fc1e 	bl	8004cb8 <HAL_PWREx_ConfigSupply>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8001482:	f000 fd0b 	bl	8001e9c <Error_Handler>
  }
}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8001490:	4b21      	ldr	r3, [pc, #132]	; (8001518 <MX_ADF1_Init+0x8c>)
 8001492:	4a22      	ldr	r2, [pc, #136]	; (800151c <MX_ADF1_Init+0x90>)
 8001494:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 8001496:	4b20      	ldr	r3, [pc, #128]	; (8001518 <MX_ADF1_Init+0x8c>)
 8001498:	2201      	movs	r2, #1
 800149a:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 800149c:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <MX_ADF1_Init+0x8c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 80014a2:	4b1d      	ldr	r3, [pc, #116]	; (8001518 <MX_ADF1_Init+0x8c>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <MX_ADF1_Init+0x8c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	62da      	str	r2, [r3, #44]	; 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 80014b0:	4b19      	ldr	r3, [pc, #100]	; (8001518 <MX_ADF1_Init+0x8c>)
 80014b2:	2204      	movs	r2, #4
 80014b4:	631a      	str	r2, [r3, #48]	; 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 80014b6:	4b18      	ldr	r3, [pc, #96]	; (8001518 <MX_ADF1_Init+0x8c>)
 80014b8:	2201      	movs	r2, #1
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 80014bc:	4816      	ldr	r0, [pc, #88]	; (8001518 <MX_ADF1_Init+0x8c>)
 80014be:	f002 f911 	bl	80036e4 <HAL_MDF_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_ADF1_Init+0x40>
  {
    Error_Handler();
 80014c8:	f000 fce8 	bl	8001e9c <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <MX_ADF1_Init+0x94>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 80014d2:	4b13      	ldr	r3, [pc, #76]	; (8001520 <MX_ADF1_Init+0x94>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 80014d8:	4b11      	ldr	r3, [pc, #68]	; (8001520 <MX_ADF1_Init+0x94>)
 80014da:	2240      	movs	r2, #64	; 0x40
 80014dc:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <MX_ADF1_Init+0x94>)
 80014e0:	2202      	movs	r2, #2
 80014e2:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 80014e4:	4b0e      	ldr	r3, [pc, #56]	; (8001520 <MX_ADF1_Init+0x94>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <MX_ADF1_Init+0x94>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 80014f0:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <MX_ADF1_Init+0x94>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <MX_ADF1_Init+0x94>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <MX_ADF1_Init+0x94>)
 8001502:	2200      	movs	r2, #0
 8001504:	665a      	str	r2, [r3, #100]	; 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 8001506:	4b06      	ldr	r3, [pc, #24]	; (8001520 <MX_ADF1_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	669a      	str	r2, [r3, #104]	; 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 800150c:	4b04      	ldr	r3, [pc, #16]	; (8001520 <MX_ADF1_Init+0x94>)
 800150e:	2200      	movs	r2, #0
 8001510:	66da      	str	r2, [r3, #108]	; 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	2000008c 	.word	0x2000008c
 800151c:	46024080 	.word	0x46024080
 8001520:	200000d0 	.word	0x200000d0

08001524 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001528:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <MX_I2C1_Init+0x74>)
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <MX_I2C1_Init+0x78>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <MX_I2C1_Init+0x74>)
 8001530:	4a1b      	ldr	r2, [pc, #108]	; (80015a0 <MX_I2C1_Init+0x7c>)
 8001532:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001534:	4b18      	ldr	r3, [pc, #96]	; (8001598 <MX_I2C1_Init+0x74>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <MX_I2C1_Init+0x74>)
 800153c:	2201      	movs	r2, #1
 800153e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <MX_I2C1_Init+0x74>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <MX_I2C1_Init+0x74>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_I2C1_Init+0x74>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_I2C1_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_I2C1_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800155e:	480e      	ldr	r0, [pc, #56]	; (8001598 <MX_I2C1_Init+0x74>)
 8001560:	f001 ff9a 	bl	8003498 <HAL_I2C_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800156a:	f000 fc97 	bl	8001e9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800156e:	2100      	movs	r1, #0
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <MX_I2C1_Init+0x74>)
 8001572:	f002 f820 	bl	80035b6 <HAL_I2CEx_ConfigAnalogFilter>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800157c:	f000 fc8e 	bl	8001e9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001580:	2100      	movs	r1, #0
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <MX_I2C1_Init+0x74>)
 8001584:	f002 f862 	bl	800364c <HAL_I2CEx_ConfigDigitalFilter>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800158e:	f000 fc85 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	2000014c 	.word	0x2000014c
 800159c:	40005400 	.word	0x40005400
 80015a0:	10707dbc 	.word	0x10707dbc

080015a4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	; (8001618 <MX_I2C2_Init+0x74>)
 80015aa:	4a1c      	ldr	r2, [pc, #112]	; (800161c <MX_I2C2_Init+0x78>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <MX_I2C2_Init+0x74>)
 80015b0:	4a1b      	ldr	r2, [pc, #108]	; (8001620 <MX_I2C2_Init+0x7c>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80015b4:	4b18      	ldr	r3, [pc, #96]	; (8001618 <MX_I2C2_Init+0x74>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <MX_I2C2_Init+0x74>)
 80015bc:	2201      	movs	r2, #1
 80015be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <MX_I2C2_Init+0x74>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80015c6:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_I2C2_Init+0x74>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <MX_I2C2_Init+0x74>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_I2C2_Init+0x74>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_I2C2_Init+0x74>)
 80015da:	2200      	movs	r2, #0
 80015dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015de:	480e      	ldr	r0, [pc, #56]	; (8001618 <MX_I2C2_Init+0x74>)
 80015e0:	f001 ff5a 	bl	8003498 <HAL_I2C_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80015ea:	f000 fc57 	bl	8001e9c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ee:	2100      	movs	r1, #0
 80015f0:	4809      	ldr	r0, [pc, #36]	; (8001618 <MX_I2C2_Init+0x74>)
 80015f2:	f001 ffe0 	bl	80035b6 <HAL_I2CEx_ConfigAnalogFilter>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80015fc:	f000 fc4e 	bl	8001e9c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001600:	2100      	movs	r1, #0
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_I2C2_Init+0x74>)
 8001604:	f002 f822 	bl	800364c <HAL_I2CEx_ConfigDigitalFilter>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800160e:	f000 fc45 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	20000198 	.word	0x20000198
 800161c:	40005800 	.word	0x40005800
 8001620:	10707dbc 	.word	0x10707dbc

08001624 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 800162a:	f107 0308 	add.w	r3, r7, #8
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	609a      	str	r2, [r3, #8]
 8001636:	60da      	str	r2, [r3, #12]
 8001638:	611a      	str	r2, [r3, #16]
 800163a:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 800163c:	463b      	mov	r3, r7
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8001644:	4b31      	ldr	r3, [pc, #196]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001646:	4a32      	ldr	r2, [pc, #200]	; (8001710 <MX_OCTOSPI1_Init+0xec>)
 8001648:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800164a:	4b30      	ldr	r3, [pc, #192]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 800164c:	2201      	movs	r2, #1
 800164e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001650:	4b2e      	ldr	r3, [pc, #184]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8001656:	4b2d      	ldr	r3, [pc, #180]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001658:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800165c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 24;
 800165e:	4b2b      	ldr	r3, [pc, #172]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001660:	2218      	movs	r2, #24
 8001662:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8001664:	4b29      	ldr	r3, [pc, #164]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001666:	2201      	movs	r2, #1
 8001668:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001670:	4b26      	ldr	r3, [pc, #152]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001672:	2200      	movs	r2, #0
 8001674:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8001676:	4b25      	ldr	r3, [pc, #148]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001678:	2200      	movs	r2, #0
 800167a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 800167c:	4b23      	ldr	r3, [pc, #140]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 800167e:	2202      	movs	r2, #2
 8001680:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001682:	4b22      	ldr	r3, [pc, #136]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001684:	2200      	movs	r2, #0
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 800168a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8001690:	4b1e      	ldr	r3, [pc, #120]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001692:	220a      	movs	r2, #10
 8001694:	631a      	str	r2, [r3, #48]	; 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8001696:	4b1d      	ldr	r3, [pc, #116]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 8001698:	2200      	movs	r2, #0
 800169a:	635a      	str	r2, [r3, #52]	; 0x34
  hospi1.Init.MaxTran = 0;
 800169c:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	639a      	str	r2, [r3, #56]	; 0x38
  hospi1.Init.Refresh = 100;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 80016a4:	2264      	movs	r2, #100	; 0x64
 80016a6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80016a8:	4818      	ldr	r0, [pc, #96]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 80016aa:	f002 f9c7 	bl	8003a3c <HAL_OSPI_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 80016b4:	f000 fbf2 	bl	8001e9c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 80016b8:	2301      	movs	r3, #1
 80016ba:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 80016bc:	2301      	movs	r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80016c4:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80016c8:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <MX_OCTOSPI1_Init+0xf0>)
 80016cc:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016ce:	f107 0308 	add.w	r3, r7, #8
 80016d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d6:	4619      	mov	r1, r3
 80016d8:	480c      	ldr	r0, [pc, #48]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 80016da:	f002 faef 	bl	8003cbc <HAL_OSPIM_Config>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 80016e4:	f000 fbda 	bl	8001e9c <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 80016f0:	463b      	mov	r3, r7
 80016f2:	4619      	mov	r1, r3
 80016f4:	4805      	ldr	r0, [pc, #20]	; (800170c <MX_OCTOSPI1_Init+0xe8>)
 80016f6:	f003 f8cd 	bl	8004894 <HAL_OSPI_DLYB_SetConfig>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 8001700:	f000 fbcc 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001704:	bf00      	nop
 8001706:	3720      	adds	r7, #32
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	200001e4 	.word	0x200001e4
 8001710:	420d1400 	.word	0x420d1400
 8001714:	01000001 	.word	0x01000001

08001718 <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 800171e:	f107 0308 	add.w	r3, r7, #8
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	609a      	str	r2, [r3, #8]
 800172a:	60da      	str	r2, [r3, #12]
 800172c:	611a      	str	r2, [r3, #16]
 800172e:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8001730:	463b      	mov	r3, r7
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 8001738:	4b31      	ldr	r3, [pc, #196]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800173a:	4a32      	ldr	r2, [pc, #200]	; (8001804 <MX_OCTOSPI2_Init+0xec>)
 800173c:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 800173e:	4b30      	ldr	r3, [pc, #192]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001740:	2204      	movs	r2, #4
 8001742:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001744:	4b2e      	ldr	r3, [pc, #184]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800174a:	4b2d      	ldr	r3, [pc, #180]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800174c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001750:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8001752:	4b2b      	ldr	r3, [pc, #172]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001754:	221a      	movs	r2, #26
 8001756:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 8001758:	4b29      	ldr	r3, [pc, #164]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800175a:	2202      	movs	r2, #2
 800175c:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800175e:	4b28      	ldr	r3, [pc, #160]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001764:	4b26      	ldr	r3, [pc, #152]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 800176a:	4b25      	ldr	r3, [pc, #148]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 8001770:	4b23      	ldr	r3, [pc, #140]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001772:	2204      	movs	r2, #4
 8001774:	625a      	str	r2, [r3, #36]	; 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001776:	4b22      	ldr	r3, [pc, #136]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001778:	2200      	movs	r2, #0
 800177a:	629a      	str	r2, [r3, #40]	; 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800177c:	4b20      	ldr	r3, [pc, #128]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800177e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001782:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 8001784:	4b1e      	ldr	r3, [pc, #120]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001786:	2200      	movs	r2, #0
 8001788:	631a      	str	r2, [r3, #48]	; 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 800178a:	4b1d      	ldr	r3, [pc, #116]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800178c:	2200      	movs	r2, #0
 800178e:	635a      	str	r2, [r3, #52]	; 0x34
  hospi2.Init.MaxTran = 0;
 8001790:	4b1b      	ldr	r3, [pc, #108]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001792:	2200      	movs	r2, #0
 8001794:	639a      	str	r2, [r3, #56]	; 0x38
  hospi2.Init.Refresh = 0;
 8001796:	4b1a      	ldr	r3, [pc, #104]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 8001798:	2200      	movs	r2, #0
 800179a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 800179c:	4818      	ldr	r0, [pc, #96]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 800179e:	f002 f94d 	bl	8003a3c <HAL_OSPI_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 80017a8:	f000 fb78 	bl	8001e9c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 80017ac:	2302      	movs	r3, #2
 80017ae:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 80017b0:	2302      	movs	r3, #2
 80017b2:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 80017b4:	2302      	movs	r3, #2
 80017b6:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 80017b8:	4b13      	ldr	r3, [pc, #76]	; (8001808 <MX_OCTOSPI2_Init+0xf0>)
 80017ba:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 80017bc:	4b13      	ldr	r3, [pc, #76]	; (800180c <MX_OCTOSPI2_Init+0xf4>)
 80017be:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017c0:	f107 0308 	add.w	r3, r7, #8
 80017c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c8:	4619      	mov	r1, r3
 80017ca:	480d      	ldr	r0, [pc, #52]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 80017cc:	f002 fa76 	bl	8003cbc <HAL_OSPIM_Config>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 80017d6:	f000 fb61 	bl	8001e9c <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 80017e2:	463b      	mov	r3, r7
 80017e4:	4619      	mov	r1, r3
 80017e6:	4806      	ldr	r0, [pc, #24]	; (8001800 <MX_OCTOSPI2_Init+0xe8>)
 80017e8:	f003 f854 	bl	8004894 <HAL_OSPI_DLYB_SetConfig>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 80017f2:	f000 fb53 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	3720      	adds	r7, #32
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000240 	.word	0x20000240
 8001804:	420d2400 	.word	0x420d2400
 8001808:	00010002 	.word	0x00010002
 800180c:	01000002 	.word	0x01000002

08001810 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001820:	4b30      	ldr	r3, [pc, #192]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001822:	4a31      	ldr	r2, [pc, #196]	; (80018e8 <MX_SPI2_Init+0xd8>)
 8001824:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001826:	4b2f      	ldr	r3, [pc, #188]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001828:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800182c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800182e:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001834:	4b2b      	ldr	r3, [pc, #172]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001836:	2203      	movs	r2, #3
 8001838:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800183a:	4b2a      	ldr	r3, [pc, #168]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800183c:	2200      	movs	r2, #0
 800183e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001840:	4b28      	ldr	r3, [pc, #160]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001842:	2200      	movs	r2, #0
 8001844:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001846:	4b27      	ldr	r3, [pc, #156]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001848:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800184c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800184e:	4b25      	ldr	r3, [pc, #148]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001850:	2200      	movs	r2, #0
 8001852:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001854:	4b23      	ldr	r3, [pc, #140]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800185a:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800185c:	2200      	movs	r2, #0
 800185e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001860:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001862:	2200      	movs	r2, #0
 8001864:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001866:	4b1f      	ldr	r3, [pc, #124]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001868:	2207      	movs	r2, #7
 800186a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800186c:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800186e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001872:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001874:	4b1b      	ldr	r3, [pc, #108]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001876:	2200      	movs	r2, #0
 8001878:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800187a:	4b1a      	ldr	r3, [pc, #104]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800187c:	2200      	movs	r2, #0
 800187e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001880:	4b18      	ldr	r3, [pc, #96]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001882:	2200      	movs	r2, #0
 8001884:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001886:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001888:	2200      	movs	r2, #0
 800188a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800188c:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800188e:	2200      	movs	r2, #0
 8001890:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001892:	4b14      	ldr	r3, [pc, #80]	; (80018e4 <MX_SPI2_Init+0xd4>)
 8001894:	2200      	movs	r2, #0
 8001896:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001898:	4b12      	ldr	r3, [pc, #72]	; (80018e4 <MX_SPI2_Init+0xd4>)
 800189a:	2200      	movs	r2, #0
 800189c:	659a      	str	r2, [r3, #88]	; 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800189e:	4b11      	ldr	r3, [pc, #68]	; (80018e4 <MX_SPI2_Init+0xd4>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <MX_SPI2_Init+0xd4>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80018aa:	480e      	ldr	r0, [pc, #56]	; (80018e4 <MX_SPI2_Init+0xd4>)
 80018ac:	f007 f96a 	bl	8008b84 <HAL_SPI_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 80018b6:	f000 faf1 	bl	8001e9c <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80018be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018c2:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	4619      	mov	r1, r3
 80018cc:	4805      	ldr	r0, [pc, #20]	; (80018e4 <MX_SPI2_Init+0xd4>)
 80018ce:	f007 fa6c 	bl	8008daa <HAL_SPIEx_SetConfigAutonomousMode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 80018d8:	f000 fae0 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	2000029c 	.word	0x2000029c
 80018e8:	40003800 	.word	0x40003800

080018ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	; 0x28
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f2:	f107 031c 	add.w	r3, r7, #28
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018fe:	463b      	mov	r3, r7
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
 800190c:	615a      	str	r2, [r3, #20]
 800190e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001910:	4b22      	ldr	r3, [pc, #136]	; (800199c <MX_TIM3_Init+0xb0>)
 8001912:	4a23      	ldr	r2, [pc, #140]	; (80019a0 <MX_TIM3_Init+0xb4>)
 8001914:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64;
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <MX_TIM3_Init+0xb0>)
 8001918:	2240      	movs	r2, #64	; 0x40
 800191a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b1f      	ldr	r3, [pc, #124]	; (800199c <MX_TIM3_Init+0xb0>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001922:	4b1e      	ldr	r3, [pc, #120]	; (800199c <MX_TIM3_Init+0xb0>)
 8001924:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001928:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <MX_TIM3_Init+0xb0>)
 800192c:	2200      	movs	r2, #0
 800192e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001930:	4b1a      	ldr	r3, [pc, #104]	; (800199c <MX_TIM3_Init+0xb0>)
 8001932:	2280      	movs	r2, #128	; 0x80
 8001934:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001936:	4819      	ldr	r0, [pc, #100]	; (800199c <MX_TIM3_Init+0xb0>)
 8001938:	f007 fb10 	bl	8008f5c <HAL_TIM_PWM_Init>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001942:	f000 faab 	bl	8001e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800194e:	f107 031c 	add.w	r3, r7, #28
 8001952:	4619      	mov	r1, r3
 8001954:	4811      	ldr	r0, [pc, #68]	; (800199c <MX_TIM3_Init+0xb0>)
 8001956:	f008 fc67 	bl	800a228 <HAL_TIMEx_MasterConfigSynchronization>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001960:	f000 fa9c 	bl	8001e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001964:	2360      	movs	r3, #96	; 0x60
 8001966:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001968:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800196c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196e:	2300      	movs	r3, #0
 8001970:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001976:	463b      	mov	r3, r7
 8001978:	2208      	movs	r2, #8
 800197a:	4619      	mov	r1, r3
 800197c:	4807      	ldr	r0, [pc, #28]	; (800199c <MX_TIM3_Init+0xb0>)
 800197e:	f007 fe17 	bl	80095b0 <HAL_TIM_PWM_ConfigChannel>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001988:	f000 fa88 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800198c:	4803      	ldr	r0, [pc, #12]	; (800199c <MX_TIM3_Init+0xb0>)
 800198e:	f000 fea7 	bl	80026e0 <HAL_TIM_MspPostInit>

}
 8001992:	bf00      	nop
 8001994:	3728      	adds	r7, #40	; 0x28
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000032c 	.word	0x2000032c
 80019a0:	40000400 	.word	0x40000400

080019a4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80019a8:	4b22      	ldr	r3, [pc, #136]	; (8001a34 <MX_UART4_Init+0x90>)
 80019aa:	4a23      	ldr	r2, [pc, #140]	; (8001a38 <MX_UART4_Init+0x94>)
 80019ac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80019ae:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <MX_UART4_Init+0x90>)
 80019b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019b4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80019b6:	4b1f      	ldr	r3, [pc, #124]	; (8001a34 <MX_UART4_Init+0x90>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80019bc:	4b1d      	ldr	r3, [pc, #116]	; (8001a34 <MX_UART4_Init+0x90>)
 80019be:	2200      	movs	r2, #0
 80019c0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80019c2:	4b1c      	ldr	r3, [pc, #112]	; (8001a34 <MX_UART4_Init+0x90>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80019c8:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <MX_UART4_Init+0x90>)
 80019ca:	220c      	movs	r2, #12
 80019cc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <MX_UART4_Init+0x90>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80019d4:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <MX_UART4_Init+0x90>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019da:	4b16      	ldr	r3, [pc, #88]	; (8001a34 <MX_UART4_Init+0x90>)
 80019dc:	2200      	movs	r2, #0
 80019de:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019e0:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <MX_UART4_Init+0x90>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019e6:	4b13      	ldr	r3, [pc, #76]	; (8001a34 <MX_UART4_Init+0x90>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80019ec:	4811      	ldr	r0, [pc, #68]	; (8001a34 <MX_UART4_Init+0x90>)
 80019ee:	f008 fd23 	bl	800a438 <HAL_UART_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80019f8:	f000 fa50 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019fc:	2100      	movs	r1, #0
 80019fe:	480d      	ldr	r0, [pc, #52]	; (8001a34 <MX_UART4_Init+0x90>)
 8001a00:	f009 f8fa 	bl	800abf8 <HAL_UARTEx_SetTxFifoThreshold>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001a0a:	f000 fa47 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4808      	ldr	r0, [pc, #32]	; (8001a34 <MX_UART4_Init+0x90>)
 8001a12:	f009 f92f 	bl	800ac74 <HAL_UARTEx_SetRxFifoThreshold>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001a1c:	f000 fa3e 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001a20:	4804      	ldr	r0, [pc, #16]	; (8001a34 <MX_UART4_Init+0x90>)
 8001a22:	f009 f8b0 	bl	800ab86 <HAL_UARTEx_DisableFifoMode>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001a2c:	f000 fa36 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000378 	.word	0x20000378
 8001a38:	40004c00 	.word	0x40004c00

08001a3c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a40:	4b22      	ldr	r3, [pc, #136]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a42:	4a23      	ldr	r2, [pc, #140]	; (8001ad0 <MX_USART1_UART_Init+0x94>)
 8001a44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a46:	4b21      	ldr	r3, [pc, #132]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4e:	4b1f      	ldr	r3, [pc, #124]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a54:	4b1d      	ldr	r3, [pc, #116]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a5a:	4b1c      	ldr	r3, [pc, #112]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a62:	220c      	movs	r2, #12
 8001a64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a66:	4b19      	ldr	r3, [pc, #100]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a6c:	4b17      	ldr	r3, [pc, #92]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a72:	4b16      	ldr	r3, [pc, #88]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a7e:	4b13      	ldr	r3, [pc, #76]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a84:	4811      	ldr	r0, [pc, #68]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a86:	f008 fcd7 	bl	800a438 <HAL_UART_Init>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001a90:	f000 fa04 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a94:	2100      	movs	r1, #0
 8001a96:	480d      	ldr	r0, [pc, #52]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001a98:	f009 f8ae 	bl	800abf8 <HAL_UARTEx_SetTxFifoThreshold>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001aa2:	f000 f9fb 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4808      	ldr	r0, [pc, #32]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001aaa:	f009 f8e3 	bl	800ac74 <HAL_UARTEx_SetRxFifoThreshold>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001ab4:	f000 f9f2 	bl	8001e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001ab8:	4804      	ldr	r0, [pc, #16]	; (8001acc <MX_USART1_UART_Init+0x90>)
 8001aba:	f009 f864 	bl	800ab86 <HAL_UARTEx_DisableFifoMode>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001ac4:	f000 f9ea 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000408 	.word	0x20000408
 8001ad0:	40013800 	.word	0x40013800

08001ad4 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ada:	463b      	mov	r3, r7
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
 8001ae8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8001aea:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001aee:	f7ff fa33 	bl	8000f58 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001af2:	2001      	movs	r0, #1
 8001af4:	f7ff fa14 	bl	8000f20 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001af8:	2002      	movs	r0, #2
 8001afa:	f7ff fa11 	bl	8000f20 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PA15 (JTDI)   ------> UCPD1_CC1
  PB15   ------> UCPD1_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001afe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001b04:	2303      	movs	r3, #3
 8001b06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4809      	ldr	r0, [pc, #36]	; (8001b38 <MX_UCPD1_Init+0x64>)
 8001b12:	f009 faa5 	bl	800b060 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b20:	2300      	movs	r3, #0
 8001b22:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b24:	463b      	mov	r3, r7
 8001b26:	4619      	mov	r1, r3
 8001b28:	4804      	ldr	r0, [pc, #16]	; (8001b3c <MX_UCPD1_Init+0x68>)
 8001b2a:	f009 fa99 	bl	800b060 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	42020000 	.word	0x42020000
 8001b3c:	42020400 	.word	0x42020400

08001b40 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001b44:	4b12      	ldr	r3, [pc, #72]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b46:	4a13      	ldr	r2, [pc, #76]	; (8001b94 <MX_USB_OTG_FS_PCD_Init+0x54>)
 8001b48:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b4c:	2206      	movs	r2, #6
 8001b4e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b52:	2202      	movs	r2, #2
 8001b54:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001b56:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001b5c:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001b68:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001b6e:	4b08      	ldr	r3, [pc, #32]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001b74:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001b7a:	4805      	ldr	r0, [pc, #20]	; (8001b90 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8001b7c:	f002 fed2 	bl	8004924 <HAL_PCD_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_USB_OTG_FS_PCD_Init+0x4a>
  {
    Error_Handler();
 8001b86:	f000 f989 	bl	8001e9c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000498 	.word	0x20000498
 8001b94:	42040000 	.word	0x42040000

08001b98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08e      	sub	sp, #56	; 0x38
 8001b9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
 8001bac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bae:	4bb2      	ldr	r3, [pc, #712]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bb4:	4ab0      	ldr	r2, [pc, #704]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001bbe:	4bae      	ldr	r3, [pc, #696]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bc8:	623b      	str	r3, [r7, #32]
 8001bca:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bcc:	4baa      	ldr	r3, [pc, #680]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bd2:	4aa9      	ldr	r2, [pc, #676]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001bdc:	4ba6      	ldr	r3, [pc, #664]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	61fb      	str	r3, [r7, #28]
 8001be8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bea:	4ba3      	ldr	r3, [pc, #652]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001bf0:	4aa1      	ldr	r2, [pc, #644]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bf2:	f043 0301 	orr.w	r3, r3, #1
 8001bf6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001bfa:	4b9f      	ldr	r3, [pc, #636]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c00:	f003 0301 	and.w	r3, r3, #1
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001c08:	4b9b      	ldr	r3, [pc, #620]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c0e:	4a9a      	ldr	r2, [pc, #616]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c14:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001c18:	4b97      	ldr	r3, [pc, #604]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c26:	4b94      	ldr	r3, [pc, #592]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c2c:	4a92      	ldr	r2, [pc, #584]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c32:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001c36:	4b90      	ldr	r3, [pc, #576]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c44:	4b8c      	ldr	r3, [pc, #560]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c4a:	4a8b      	ldr	r2, [pc, #556]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c4c:	f043 0302 	orr.w	r3, r3, #2
 8001c50:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001c54:	4b88      	ldr	r3, [pc, #544]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c62:	4b85      	ldr	r3, [pc, #532]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c68:	4a83      	ldr	r2, [pc, #524]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c6a:	f043 0308 	orr.w	r3, r3, #8
 8001c6e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001c72:	4b81      	ldr	r3, [pc, #516]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c78:	f003 0308 	and.w	r3, r3, #8
 8001c7c:	60bb      	str	r3, [r7, #8]
 8001c7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c80:	4b7d      	ldr	r3, [pc, #500]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c86:	4a7c      	ldr	r2, [pc, #496]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c88:	f043 0310 	orr.w	r3, r3, #16
 8001c8c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001c90:	4b79      	ldr	r3, [pc, #484]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	607b      	str	r3, [r7, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c9e:	4b76      	ldr	r3, [pc, #472]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ca4:	4a74      	ldr	r2, [pc, #464]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001ca6:	f043 0320 	orr.w	r3, r3, #32
 8001caa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001cae:	4b72      	ldr	r3, [pc, #456]	; (8001e78 <MX_GPIO_Init+0x2e0>)
 8001cb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001cb4:	f003 0320 	and.w	r3, r3, #32
 8001cb8:	603b      	str	r3, [r7, #0]
 8001cba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	486e      	ldr	r0, [pc, #440]	; (8001e7c <MX_GPIO_Init+0x2e4>)
 8001cc2:	f001 fbd1 	bl	8003468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	21c2      	movs	r1, #194	; 0xc2
 8001cca:	486d      	ldr	r0, [pc, #436]	; (8001e80 <MX_GPIO_Init+0x2e8>)
 8001ccc:	f001 fbcc 	bl	8003468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2140      	movs	r1, #64	; 0x40
 8001cd4:	486b      	ldr	r0, [pc, #428]	; (8001e84 <MX_GPIO_Init+0x2ec>)
 8001cd6:	f001 fbc7 	bl	8003468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8001ce0:	4869      	ldr	r0, [pc, #420]	; (8001e88 <MX_GPIO_Init+0x2f0>)
 8001ce2:	f001 fbc1 	bl	8003468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001ce6:	f248 0324 	movw	r3, #32804	; 0x8024
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cec:	2300      	movs	r3, #0
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4862      	ldr	r0, [pc, #392]	; (8001e84 <MX_GPIO_Init+0x2ec>)
 8001cfc:	f001 f9dc 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8001d00:	2308      	movs	r3, #8
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001d0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d10:	4619      	mov	r1, r3
 8001d12:	485b      	ldr	r0, [pc, #364]	; (8001e80 <MX_GPIO_Init+0x2e8>)
 8001d14:	f001 f9d0 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d24:	2300      	movs	r3, #0
 8001d26:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4853      	ldr	r0, [pc, #332]	; (8001e7c <MX_GPIO_Init+0x2e4>)
 8001d30:	f001 f9c2 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH13_Pin */
  GPIO_InitStruct.Pin = PH13_Pin;
 8001d34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PH13_GPIO_Port, &GPIO_InitStruct);
 8001d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d46:	4619      	mov	r1, r3
 8001d48:	484d      	ldr	r0, [pc, #308]	; (8001e80 <MX_GPIO_Init+0x2e8>)
 8001d4a:	f001 f9b5 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d60:	4619      	mov	r1, r3
 8001d62:	484a      	ldr	r0, [pc, #296]	; (8001e8c <MX_GPIO_Init+0x2f4>)
 8001d64:	f001 f9a8 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 8001d68:	23c2      	movs	r3, #194	; 0xc2
 8001d6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d74:	2300      	movs	r3, #0
 8001d76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4840      	ldr	r0, [pc, #256]	; (8001e80 <MX_GPIO_Init+0x2e8>)
 8001d80:	f001 f99a 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001d96:	2306      	movs	r3, #6
 8001d98:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4839      	ldr	r0, [pc, #228]	; (8001e88 <MX_GPIO_Init+0x2f0>)
 8001da2:	f001 f989 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8001da6:	2340      	movs	r3, #64	; 0x40
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001daa:	2301      	movs	r3, #1
 8001dac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dae:	2300      	movs	r3, #0
 8001db0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db2:	2300      	movs	r3, #0
 8001db4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8001db6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4831      	ldr	r0, [pc, #196]	; (8001e84 <MX_GPIO_Init+0x2ec>)
 8001dbe:	f001 f97b 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin Mems_INT_IIS2MDCD9_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|Mems_INT_IIS2MDCD9_Pin;
 8001dc2:	f44f 43cc 	mov.w	r3, #26112	; 0x6600
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	482e      	ldr	r0, [pc, #184]	; (8001e90 <MX_GPIO_Init+0x2f8>)
 8001dd8:	f001 f96e 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8001ddc:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dee:	4619      	mov	r1, r3
 8001df0:	4828      	ldr	r0, [pc, #160]	; (8001e94 <MX_GPIO_Init+0x2fc>)
 8001df2:	f001 f961 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001df6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001e04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e08:	4619      	mov	r1, r3
 8001e0a:	481f      	ldr	r0, [pc, #124]	; (8001e88 <MX_GPIO_Init+0x2f0>)
 8001e0c:	f001 f954 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e10:	2304      	movs	r3, #4
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e20:	2301      	movs	r3, #1
 8001e22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e28:	4619      	mov	r1, r3
 8001e2a:	481b      	ldr	r0, [pc, #108]	; (8001e98 <MX_GPIO_Init+0x300>)
 8001e2c:	f001 f944 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001e30:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e36:	2301      	movs	r3, #1
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e46:	4619      	mov	r1, r3
 8001e48:	480f      	ldr	r0, [pc, #60]	; (8001e88 <MX_GPIO_Init+0x2f0>)
 8001e4a:	f001 f935 	bl	80030b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001e5e:	2306      	movs	r3, #6
 8001e60:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e66:	4619      	mov	r1, r3
 8001e68:	4804      	ldr	r0, [pc, #16]	; (8001e7c <MX_GPIO_Init+0x2e4>)
 8001e6a:	f001 f925 	bl	80030b8 <HAL_GPIO_Init>

}
 8001e6e:	bf00      	nop
 8001e70:	3738      	adds	r7, #56	; 0x38
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	46020c00 	.word	0x46020c00
 8001e7c:	42020400 	.word	0x42020400
 8001e80:	42021c00 	.word	0x42021c00
 8001e84:	42021800 	.word	0x42021800
 8001e88:	42021400 	.word	0x42021400
 8001e8c:	42020800 	.word	0x42020800
 8001e90:	42020c00 	.word	0x42020c00
 8001e94:	42021000 	.word	0x42021000
 8001e98:	42020000 	.word	0x42020000

08001e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ea0:	b672      	cpsid	i
}
 8001ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ea4:	e7fe      	b.n	8001ea4 <Error_Handler+0x8>
	...

08001ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001eae:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <HAL_MspInit+0x30>)
 8001eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb4:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <HAL_MspInit+0x30>)
 8001eb6:	f043 0304 	orr.w	r3, r3, #4
 8001eba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_MspInit+0x30>)
 8001ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr
 8001ed8:	46020c00 	.word	0x46020c00

08001edc <HAL_MDF_MspInit>:
* This function configures the hardware resources used in this example
* @param hmdf: MDF handle pointer
* @retval None
*/
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b0bc      	sub	sp, #240	; 0xf0
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ef4:	f107 0310 	add.w	r3, r7, #16
 8001ef8:	22c8      	movs	r2, #200	; 0xc8
 8001efa:	2100      	movs	r1, #0
 8001efc:	4618      	mov	r0, r3
 8001efe:	f009 fc24 	bl	800b74a <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a27      	ldr	r2, [pc, #156]	; (8001fa4 <HAL_MDF_MspInit+0xc8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d146      	bne.n	8001f9a <HAL_MDF_MspInit+0xbe>

  /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 8001f0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f1e:	f107 0310 	add.w	r3, r7, #16
 8001f22:	4618      	mov	r0, r3
 8001f24:	f004 f9e4 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 8001f2e:	f7ff ffb5 	bl	8001e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 8001f32:	4b1d      	ldr	r3, [pc, #116]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f38:	4a1b      	ldr	r2, [pc, #108]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001f42:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f50:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f56:	4a14      	ldr	r2, [pc, #80]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f58:	f043 0310 	orr.w	r3, r3, #16
 8001f5c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001f60:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <HAL_MDF_MspInit+0xcc>)
 8001f62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	60bb      	str	r3, [r7, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8001f6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f76:	2302      	movs	r3, #2
 8001f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f82:	2300      	movs	r3, #0
 8001f84:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f8e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001f92:	4619      	mov	r1, r3
 8001f94:	4805      	ldr	r0, [pc, #20]	; (8001fac <HAL_MDF_MspInit+0xd0>)
 8001f96:	f001 f88f 	bl	80030b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADF1_MspInit 1 */

  /* USER CODE END ADF1_MspInit 1 */
  }

}
 8001f9a:	bf00      	nop
 8001f9c:	37f0      	adds	r7, #240	; 0xf0
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	46024080 	.word	0x46024080
 8001fa8:	46020c00 	.word	0x46020c00
 8001fac:	42021000 	.word	0x42021000

08001fb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0be      	sub	sp, #248	; 0xf8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc8:	f107 0318 	add.w	r3, r7, #24
 8001fcc:	22c8      	movs	r2, #200	; 0xc8
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f009 fbba 	bl	800b74a <memset>
  if(hi2c->Instance==I2C1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a4d      	ldr	r2, [pc, #308]	; (8002110 <HAL_I2C_MspInit+0x160>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d147      	bne.n	8002070 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001fe0:	f04f 0240 	mov.w	r2, #64	; 0x40
 8001fe4:	f04f 0300 	mov.w	r3, #0
 8001fe8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001fec:	2300      	movs	r3, #0
 8001fee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ff2:	f107 0318 	add.w	r3, r7, #24
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f004 f97a 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002002:	f7ff ff4b 	bl	8001e9c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002006:	4b43      	ldr	r3, [pc, #268]	; (8002114 <HAL_I2C_MspInit+0x164>)
 8002008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800200c:	4a41      	ldr	r2, [pc, #260]	; (8002114 <HAL_I2C_MspInit+0x164>)
 800200e:	f043 0302 	orr.w	r3, r3, #2
 8002012:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002016:	4b3f      	ldr	r3, [pc, #252]	; (8002114 <HAL_I2C_MspInit+0x164>)
 8002018:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8002024:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002028:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800202c:	2312      	movs	r3, #18
 800202e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800203e:	2304      	movs	r3, #4
 8002040:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002044:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002048:	4619      	mov	r1, r3
 800204a:	4833      	ldr	r0, [pc, #204]	; (8002118 <HAL_I2C_MspInit+0x168>)
 800204c:	f001 f834 	bl	80030b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002050:	4b30      	ldr	r3, [pc, #192]	; (8002114 <HAL_I2C_MspInit+0x164>)
 8002052:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002056:	4a2f      	ldr	r2, [pc, #188]	; (8002114 <HAL_I2C_MspInit+0x164>)
 8002058:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800205c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002060:	4b2c      	ldr	r3, [pc, #176]	; (8002114 <HAL_I2C_MspInit+0x164>)
 8002062:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800206a:	613b      	str	r3, [r7, #16]
 800206c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800206e:	e04a      	b.n	8002106 <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a29      	ldr	r2, [pc, #164]	; (800211c <HAL_I2C_MspInit+0x16c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d145      	bne.n	8002106 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800207a:	f04f 0280 	mov.w	r2, #128	; 0x80
 800207e:	f04f 0300 	mov.w	r3, #0
 8002082:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002086:	2300      	movs	r3, #0
 8002088:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800208c:	f107 0318 	add.w	r3, r7, #24
 8002090:	4618      	mov	r0, r3
 8002092:	f004 f92d 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 800209c:	f7ff fefe 	bl	8001e9c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80020a0:	4b1c      	ldr	r3, [pc, #112]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80020a6:	4a1b      	ldr	r2, [pc, #108]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80020b0:	4b18      	ldr	r3, [pc, #96]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80020b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80020be:	2330      	movs	r3, #48	; 0x30
 80020c0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c4:	2312      	movs	r3, #18
 80020c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d0:	2300      	movs	r3, #0
 80020d2:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020d6:	2304      	movs	r3, #4
 80020d8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020dc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80020e0:	4619      	mov	r1, r3
 80020e2:	480f      	ldr	r0, [pc, #60]	; (8002120 <HAL_I2C_MspInit+0x170>)
 80020e4:	f000 ffe8 	bl	80030b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80020ee:	4a09      	ldr	r2, [pc, #36]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020f4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80020f8:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_I2C_MspInit+0x164>)
 80020fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
}
 8002106:	bf00      	nop
 8002108:	37f8      	adds	r7, #248	; 0xf8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40005400 	.word	0x40005400
 8002114:	46020c00 	.word	0x46020c00
 8002118:	42020400 	.word	0x42020400
 800211c:	40005800 	.word	0x40005800
 8002120:	42021c00 	.word	0x42021c00

08002124 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b0c6      	sub	sp, #280	; 0x118
 8002128:	af00      	add	r7, sp, #0
 800212a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800212e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002132:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002144:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002148:	22c8      	movs	r2, #200	; 0xc8
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f009 fafc 	bl	800b74a <memset>
  if(hospi->Instance==OCTOSPI1)
 8002152:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002156:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a96      	ldr	r2, [pc, #600]	; (80023b8 <HAL_OSPI_MspInit+0x294>)
 8002160:	4293      	cmp	r3, r2
 8002162:	f040 813b 	bne.w	80023dc <HAL_OSPI_MspInit+0x2b8>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8002166:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800216a:	f04f 0300 	mov.w	r3, #0
 800216e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8002172:	2300      	movs	r3, #0
 8002174:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002178:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800217c:	4618      	mov	r0, r3
 800217e:	f004 f8b7 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8002188:	f7ff fe88 	bl	8001e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800218c:	4b8b      	ldr	r3, [pc, #556]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 800218e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002192:	4a8a      	ldr	r2, [pc, #552]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002194:	f043 0310 	orr.w	r3, r3, #16
 8002198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800219c:	4b87      	ldr	r3, [pc, #540]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 800219e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021a2:	f003 0310 	and.w	r3, r3, #16
 80021a6:	637b      	str	r3, [r7, #52]	; 0x34
 80021a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80021aa:	4b84      	ldr	r3, [pc, #528]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021b0:	4a82      	ldr	r2, [pc, #520]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80021ba:	4b80      	ldr	r3, [pc, #512]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021c4:	633b      	str	r3, [r7, #48]	; 0x30
 80021c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021c8:	4b7c      	ldr	r3, [pc, #496]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021ce:	4a7b      	ldr	r2, [pc, #492]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021d0:	f043 0310 	orr.w	r3, r3, #16
 80021d4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80021d8:	4b78      	ldr	r3, [pc, #480]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021e6:	4b75      	ldr	r3, [pc, #468]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021ec:	4a73      	ldr	r2, [pc, #460]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021ee:	f043 0308 	orr.w	r3, r3, #8
 80021f2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80021f6:	4b71      	ldr	r3, [pc, #452]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 80021f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021fc:	f003 0308 	and.w	r3, r3, #8
 8002200:	62bb      	str	r3, [r7, #40]	; 0x28
 8002202:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002204:	4b6d      	ldr	r3, [pc, #436]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002206:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800220a:	4a6c      	ldr	r2, [pc, #432]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 800220c:	f043 0320 	orr.w	r3, r3, #32
 8002210:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002214:	4b69      	ldr	r3, [pc, #420]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002216:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800221a:	f003 0320 	and.w	r3, r3, #32
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002222:	4b66      	ldr	r3, [pc, #408]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002224:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002228:	4a64      	ldr	r2, [pc, #400]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 800222a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800222e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002232:	4b62      	ldr	r3, [pc, #392]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002234:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223c:	623b      	str	r3, [r7, #32]
 800223e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002240:	4b5e      	ldr	r3, [pc, #376]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002242:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002246:	4a5d      	ldr	r2, [pc, #372]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002248:	f043 0304 	orr.w	r3, r3, #4
 800224c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002250:	4b5a      	ldr	r3, [pc, #360]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002252:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002256:	f003 0304 	and.w	r3, r3, #4
 800225a:	61fb      	str	r3, [r7, #28]
 800225c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225e:	4b57      	ldr	r3, [pc, #348]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002260:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002264:	4a55      	ldr	r2, [pc, #340]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002266:	f043 0302 	orr.w	r3, r3, #2
 800226a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800226e:	4b53      	ldr	r3, [pc, #332]	; (80023bc <HAL_OSPI_MspInit+0x298>)
 8002270:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002274:	f003 0202 	and.w	r2, r3, #2
 8002278:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800227c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002280:	601a      	str	r2, [r3, #0]
 8002282:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002286:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800228a:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 800228c:	2301      	movs	r3, #1
 800228e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002292:	2302      	movs	r3, #2
 8002294:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002298:	2300      	movs	r3, #0
 800229a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800229e:	2303      	movs	r3, #3
 80022a0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80022a4:	2303      	movs	r3, #3
 80022a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80022aa:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80022ae:	4619      	mov	r1, r3
 80022b0:	4843      	ldr	r0, [pc, #268]	; (80023c0 <HAL_OSPI_MspInit+0x29c>)
 80022b2:	f000 ff01 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 80022b6:	2308      	movs	r3, #8
 80022b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80022ce:	2303      	movs	r3, #3
 80022d0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 80022d4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80022d8:	4619      	mov	r1, r3
 80022da:	483a      	ldr	r0, [pc, #232]	; (80023c4 <HAL_OSPI_MspInit+0x2a0>)
 80022dc:	f000 feec 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 80022e0:	2380      	movs	r3, #128	; 0x80
 80022e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e6:	2302      	movs	r3, #2
 80022e8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ec:	2300      	movs	r3, #0
 80022ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f2:	2303      	movs	r3, #3
 80022f4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80022f8:	230a      	movs	r3, #10
 80022fa:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002302:	4619      	mov	r1, r3
 8002304:	4830      	ldr	r0, [pc, #192]	; (80023c8 <HAL_OSPI_MspInit+0x2a4>)
 8002306:	f000 fed7 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 800230a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800230e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002312:	2302      	movs	r3, #2
 8002314:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800231e:	2303      	movs	r3, #3
 8002320:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8002324:	230a      	movs	r3, #10
 8002326:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800232a:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800232e:	4619      	mov	r1, r3
 8002330:	4826      	ldr	r0, [pc, #152]	; (80023cc <HAL_OSPI_MspInit+0x2a8>)
 8002332:	f000 fec1 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8002336:	2304      	movs	r3, #4
 8002338:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002348:	2303      	movs	r3, #3
 800234a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800234e:	2303      	movs	r3, #3
 8002350:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8002354:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002358:	4619      	mov	r1, r3
 800235a:	481d      	ldr	r0, [pc, #116]	; (80023d0 <HAL_OSPI_MspInit+0x2ac>)
 800235c:	f000 feac 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8002360:	2308      	movs	r3, #8
 8002362:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8002378:	230a      	movs	r3, #10
 800237a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 800237e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002382:	4619      	mov	r1, r3
 8002384:	4813      	ldr	r0, [pc, #76]	; (80023d4 <HAL_OSPI_MspInit+0x2b0>)
 8002386:	f000 fe97 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 800238a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800238e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002392:	2302      	movs	r3, #2
 8002394:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239e:	2303      	movs	r3, #3
 80023a0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80023a4:	230a      	movs	r3, #10
 80023a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023aa:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80023ae:	4619      	mov	r1, r3
 80023b0:	4809      	ldr	r0, [pc, #36]	; (80023d8 <HAL_OSPI_MspInit+0x2b4>)
 80023b2:	f000 fe81 	bl	80030b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

  /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 80023b6:	e0cb      	b.n	8002550 <HAL_OSPI_MspInit+0x42c>
 80023b8:	420d1400 	.word	0x420d1400
 80023bc:	46020c00 	.word	0x46020c00
 80023c0:	42022000 	.word	0x42022000
 80023c4:	42021000 	.word	0x42021000
 80023c8:	42020c00 	.word	0x42020c00
 80023cc:	42021400 	.word	0x42021400
 80023d0:	42021c00 	.word	0x42021c00
 80023d4:	42020800 	.word	0x42020800
 80023d8:	42020400 	.word	0x42020400
  else if(hospi->Instance==OCTOSPI2)
 80023dc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80023e0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a5c      	ldr	r2, [pc, #368]	; (800255c <HAL_OSPI_MspInit+0x438>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	f040 80b0 	bne.w	8002550 <HAL_OSPI_MspInit+0x42c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80023f0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80023fc:	2300      	movs	r3, #0
 80023fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002402:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002406:	4618      	mov	r0, r3
 8002408:	f003 ff72 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_OSPI_MspInit+0x2f2>
      Error_Handler();
 8002412:	f7ff fd43 	bl	8001e9c <Error_Handler>
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8002416:	4b52      	ldr	r3, [pc, #328]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800241c:	4a50      	ldr	r2, [pc, #320]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 800241e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002426:	4b4e      	ldr	r3, [pc, #312]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800242c:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8002430:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002434:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800243e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002442:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8002444:	4b46      	ldr	r3, [pc, #280]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002446:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800244a:	4a45      	ldr	r2, [pc, #276]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 800244c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002450:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002454:	4b42      	ldr	r3, [pc, #264]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002456:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800245a:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800245e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002462:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800246c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002470:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002472:	4b3b      	ldr	r3, [pc, #236]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002478:	4a39      	ldr	r2, [pc, #228]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 800247a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800247e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002482:	4b37      	ldr	r3, [pc, #220]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 8002484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002488:	f003 0280 	and.w	r2, r3, #128	; 0x80
 800248c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002490:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800249a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800249e:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024a0:	4b2f      	ldr	r3, [pc, #188]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 80024a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024a6:	4a2e      	ldr	r2, [pc, #184]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 80024a8:	f043 0320 	orr.w	r3, r3, #32
 80024ac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80024b0:	4b2b      	ldr	r3, [pc, #172]	; (8002560 <HAL_OSPI_MspInit+0x43c>)
 80024b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024b6:	f003 0220 	and.w	r2, r3, #32
 80024ba:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80024be:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80024c8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80024cc:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 80024ce:	2320      	movs	r3, #32
 80024d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d4:	2302      	movs	r3, #2
 80024d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e0:	2303      	movs	r3, #3
 80024e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80024e6:	2305      	movs	r3, #5
 80024e8:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 80024ec:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80024f0:	4619      	mov	r1, r3
 80024f2:	481c      	ldr	r0, [pc, #112]	; (8002564 <HAL_OSPI_MspInit+0x440>)
 80024f4:	f000 fde0 	bl	80030b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 80024f8:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80024fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002500:	2302      	movs	r3, #2
 8002502:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800250c:	2303      	movs	r3, #3
 800250e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8002512:	2305      	movs	r3, #5
 8002514:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002518:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800251c:	4619      	mov	r1, r3
 800251e:	4812      	ldr	r0, [pc, #72]	; (8002568 <HAL_OSPI_MspInit+0x444>)
 8002520:	f000 fdca 	bl	80030b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8002524:	f241 031f 	movw	r3, #4127	; 0x101f
 8002528:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252c:	2302      	movs	r3, #2
 800252e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002532:	2300      	movs	r3, #0
 8002534:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002538:	2303      	movs	r3, #3
 800253a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 800253e:	2305      	movs	r3, #5
 8002540:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002544:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002548:	4619      	mov	r1, r3
 800254a:	4808      	ldr	r0, [pc, #32]	; (800256c <HAL_OSPI_MspInit+0x448>)
 800254c:	f000 fdb4 	bl	80030b8 <HAL_GPIO_Init>
}
 8002550:	bf00      	nop
 8002552:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	420d2400 	.word	0x420d2400
 8002560:	46020c00 	.word	0x46020c00
 8002564:	42022000 	.word	0x42022000
 8002568:	42021c00 	.word	0x42021c00
 800256c:	42021400 	.word	0x42021400

08002570 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b0be      	sub	sp, #248	; 0xf8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002578:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002588:	f107 0318 	add.w	r3, r7, #24
 800258c:	22c8      	movs	r2, #200	; 0xc8
 800258e:	2100      	movs	r1, #0
 8002590:	4618      	mov	r0, r3
 8002592:	f009 f8da 	bl	800b74a <memset>
  if(hspi->Instance==SPI2)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a39      	ldr	r2, [pc, #228]	; (8002680 <HAL_SPI_MspInit+0x110>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d16b      	bne.n	8002678 <HAL_SPI_MspInit+0x108>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80025a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80025a4:	f04f 0300 	mov.w	r3, #0
 80025a8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 80025ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025b4:	f107 0318 	add.w	r3, r7, #24
 80025b8:	4618      	mov	r0, r3
 80025ba:	f003 fe99 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80025c4:	f7ff fc6a 	bl	8001e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025c8:	4b2e      	ldr	r3, [pc, #184]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025ce:	4a2d      	ldr	r2, [pc, #180]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025d8:	4b2a      	ldr	r3, [pc, #168]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e2:	617b      	str	r3, [r7, #20]
 80025e4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025e6:	4b27      	ldr	r3, [pc, #156]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025ec:	4a25      	ldr	r2, [pc, #148]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025ee:	f043 0308 	orr.w	r3, r3, #8
 80025f2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80025f6:	4b23      	ldr	r3, [pc, #140]	; (8002684 <HAL_SPI_MspInit+0x114>)
 80025f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002604:	4b1f      	ldr	r3, [pc, #124]	; (8002684 <HAL_SPI_MspInit+0x114>)
 8002606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800260a:	4a1e      	ldr	r2, [pc, #120]	; (8002684 <HAL_SPI_MspInit+0x114>)
 800260c:	f043 0302 	orr.w	r3, r3, #2
 8002610:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_SPI_MspInit+0x114>)
 8002616:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8002622:	231a      	movs	r3, #26
 8002624:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002628:	2302      	movs	r3, #2
 800262a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002634:	2300      	movs	r3, #0
 8002636:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800263a:	2305      	movs	r3, #5
 800263c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002640:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002644:	4619      	mov	r1, r3
 8002646:	4810      	ldr	r0, [pc, #64]	; (8002688 <HAL_SPI_MspInit+0x118>)
 8002648:	f000 fd36 	bl	80030b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 800264c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002650:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002654:	2302      	movs	r3, #2
 8002656:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265a:	2300      	movs	r3, #0
 800265c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002660:	2300      	movs	r3, #0
 8002662:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002666:	2305      	movs	r3, #5
 8002668:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800266c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002670:	4619      	mov	r1, r3
 8002672:	4806      	ldr	r0, [pc, #24]	; (800268c <HAL_SPI_MspInit+0x11c>)
 8002674:	f000 fd20 	bl	80030b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002678:	bf00      	nop
 800267a:	37f8      	adds	r7, #248	; 0xf8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40003800 	.word	0x40003800
 8002684:	46020c00 	.word	0x46020c00
 8002688:	42020c00 	.word	0x42020c00
 800268c:	42020400 	.word	0x42020400

08002690 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a0e      	ldr	r2, [pc, #56]	; (80026d8 <HAL_TIM_PWM_MspInit+0x48>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d116      	bne.n	80026d0 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026a2:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <HAL_TIM_PWM_MspInit+0x4c>)
 80026a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026a8:	4a0c      	ldr	r2, [pc, #48]	; (80026dc <HAL_TIM_PWM_MspInit+0x4c>)
 80026aa:	f043 0302 	orr.w	r3, r3, #2
 80026ae:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80026b2:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <HAL_TIM_PWM_MspInit+0x4c>)
 80026b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026b8:	f003 0302 	and.w	r3, r3, #2
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80026c0:	2200      	movs	r2, #0
 80026c2:	2100      	movs	r1, #0
 80026c4:	202e      	movs	r0, #46	; 0x2e
 80026c6:	f000 fc46 	bl	8002f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80026ca:	202e      	movs	r0, #46	; 0x2e
 80026cc:	f000 fc5d 	bl	8002f8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80026d0:	bf00      	nop
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40000400 	.word	0x40000400
 80026dc:	46020c00 	.word	0x46020c00

080026e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e8:	f107 030c 	add.w	r3, r7, #12
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a12      	ldr	r2, [pc, #72]	; (8002748 <HAL_TIM_MspPostInit+0x68>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d11e      	bne.n	8002740 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <HAL_TIM_MspPostInit+0x6c>)
 8002704:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002708:	4a10      	ldr	r2, [pc, #64]	; (800274c <HAL_TIM_MspPostInit+0x6c>)
 800270a:	f043 0310 	orr.w	r3, r3, #16
 800270e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002712:	4b0e      	ldr	r3, [pc, #56]	; (800274c <HAL_TIM_MspPostInit+0x6c>)
 8002714:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002718:	f003 0310 	and.w	r3, r3, #16
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PE5     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002720:	2320      	movs	r3, #32
 8002722:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002724:	2302      	movs	r3, #2
 8002726:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002730:	2302      	movs	r3, #2
 8002732:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002734:	f107 030c 	add.w	r3, r7, #12
 8002738:	4619      	mov	r1, r3
 800273a:	4805      	ldr	r0, [pc, #20]	; (8002750 <HAL_TIM_MspPostInit+0x70>)
 800273c:	f000 fcbc 	bl	80030b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002740:	bf00      	nop
 8002742:	3720      	adds	r7, #32
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}
 8002748:	40000400 	.word	0x40000400
 800274c:	46020c00 	.word	0x46020c00
 8002750:	42021000 	.word	0x42021000

08002754 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b0be      	sub	sp, #248	; 0xf8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	609a      	str	r2, [r3, #8]
 8002768:	60da      	str	r2, [r3, #12]
 800276a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800276c:	f107 0318 	add.w	r3, r7, #24
 8002770:	22c8      	movs	r2, #200	; 0xc8
 8002772:	2100      	movs	r1, #0
 8002774:	4618      	mov	r0, r3
 8002776:	f008 ffe8 	bl	800b74a <memset>
  if(huart->Instance==UART4)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a4c      	ldr	r2, [pc, #304]	; (80028b0 <HAL_UART_MspInit+0x15c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d146      	bne.n	8002812 <HAL_UART_MspInit+0xbe>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002784:	f04f 0208 	mov.w	r2, #8
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002790:	2300      	movs	r3, #0
 8002792:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002794:	f107 0318 	add.w	r3, r7, #24
 8002798:	4618      	mov	r0, r3
 800279a:	f003 fda9 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80027a4:	f7ff fb7a 	bl	8001e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80027a8:	4b42      	ldr	r3, [pc, #264]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027ae:	4a41      	ldr	r2, [pc, #260]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027b4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80027b8:	4b3e      	ldr	r3, [pc, #248]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c6:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027cc:	4a39      	ldr	r2, [pc, #228]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027ce:	f043 0304 	orr.w	r3, r3, #4
 80027d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80027d6:	4b37      	ldr	r3, [pc, #220]	; (80028b4 <HAL_UART_MspInit+0x160>)
 80027d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 80027e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80027e8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f8:	2300      	movs	r3, #0
 80027fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80027fe:	2308      	movs	r3, #8
 8002800:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002804:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002808:	4619      	mov	r1, r3
 800280a:	482b      	ldr	r0, [pc, #172]	; (80028b8 <HAL_UART_MspInit+0x164>)
 800280c:	f000 fc54 	bl	80030b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002810:	e04a      	b.n	80028a8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a29      	ldr	r2, [pc, #164]	; (80028bc <HAL_UART_MspInit+0x168>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d145      	bne.n	80028a8 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800281c:	f04f 0201 	mov.w	r2, #1
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002828:	2300      	movs	r3, #0
 800282a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800282c:	f107 0318 	add.w	r3, r7, #24
 8002830:	4618      	mov	r0, r3
 8002832:	f003 fd5d 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <HAL_UART_MspInit+0xec>
      Error_Handler();
 800283c:	f7ff fb2e 	bl	8001e9c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002840:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002842:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002846:	4a1b      	ldr	r2, [pc, #108]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800284c:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
 8002850:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002852:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285e:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002860:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002864:	4a13      	ldr	r2, [pc, #76]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800286e:	4b11      	ldr	r3, [pc, #68]	; (80028b4 <HAL_UART_MspInit+0x160>)
 8002870:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	60bb      	str	r3, [r7, #8]
 800287a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 800287c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002880:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002896:	2307      	movs	r3, #7
 8002898:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80028a0:	4619      	mov	r1, r3
 80028a2:	4807      	ldr	r0, [pc, #28]	; (80028c0 <HAL_UART_MspInit+0x16c>)
 80028a4:	f000 fc08 	bl	80030b8 <HAL_GPIO_Init>
}
 80028a8:	bf00      	nop
 80028aa:	37f8      	adds	r7, #248	; 0xf8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40004c00 	.word	0x40004c00
 80028b4:	46020c00 	.word	0x46020c00
 80028b8:	42020800 	.word	0x42020800
 80028bc:	40013800 	.word	0x40013800
 80028c0:	42020000 	.word	0x42020000

080028c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b0be      	sub	sp, #248	; 0xf8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028cc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80028d0:	2200      	movs	r2, #0
 80028d2:	601a      	str	r2, [r3, #0]
 80028d4:	605a      	str	r2, [r3, #4]
 80028d6:	609a      	str	r2, [r3, #8]
 80028d8:	60da      	str	r2, [r3, #12]
 80028da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028dc:	f107 0318 	add.w	r3, r7, #24
 80028e0:	22c8      	movs	r2, #200	; 0xc8
 80028e2:	2100      	movs	r1, #0
 80028e4:	4618      	mov	r0, r3
 80028e6:	f008 ff30 	bl	800b74a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a38      	ldr	r2, [pc, #224]	; (80029d0 <HAL_PCD_MspInit+0x10c>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d169      	bne.n	80029c8 <HAL_PCD_MspInit+0x104>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80028f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8002900:	2300      	movs	r3, #0
 8002902:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002906:	f107 0318 	add.w	r3, r7, #24
 800290a:	4618      	mov	r0, r3
 800290c:	f003 fcf0 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8002916:	f7ff fac1 	bl	8001e9c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800291a:	4b2e      	ldr	r3, [pc, #184]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 800291c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002920:	4a2c      	ldr	r2, [pc, #176]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800292a:	4b2a      	ldr	r3, [pc, #168]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 800292c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8002938:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800293c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002940:	2302      	movs	r3, #2
 8002942:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	2300      	movs	r3, #0
 800294e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002952:	230a      	movs	r3, #10
 8002954:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002958:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800295c:	4619      	mov	r1, r3
 800295e:	481e      	ldr	r0, [pc, #120]	; (80029d8 <HAL_PCD_MspInit+0x114>)
 8002960:	f000 fbaa 	bl	80030b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002964:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002966:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800296a:	4a1a      	ldr	r2, [pc, #104]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 800296c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002970:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002974:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002976:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800297a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002982:	4b14      	ldr	r3, [pc, #80]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002984:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	d119      	bne.n	80029c4 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002990:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002992:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002996:	4a0f      	ldr	r2, [pc, #60]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 8002998:	f043 0304 	orr.w	r3, r3, #4
 800299c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80029a0:	4b0c      	ldr	r3, [pc, #48]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 80029a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a6:	f003 0304 	and.w	r3, r3, #4
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80029ae:	f002 f9d3 	bl	8004d58 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80029b2:	4b08      	ldr	r3, [pc, #32]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 80029b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029b8:	4a06      	ldr	r2, [pc, #24]	; (80029d4 <HAL_PCD_MspInit+0x110>)
 80029ba:	f023 0304 	bic.w	r3, r3, #4
 80029be:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80029c2:	e001      	b.n	80029c8 <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 80029c4:	f002 f9c8 	bl	8004d58 <HAL_PWREx_EnableVddUSB>
}
 80029c8:	bf00      	nop
 80029ca:	37f8      	adds	r7, #248	; 0xf8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	42040000 	.word	0x42040000
 80029d4:	46020c00 	.word	0x46020c00
 80029d8:	42020000 	.word	0x42020000

080029dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <NMI_Handler+0x4>

080029e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029e6:	e7fe      	b.n	80029e6 <HardFault_Handler+0x4>

080029e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029ec:	e7fe      	b.n	80029ec <MemManage_Handler+0x4>

080029ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029f2:	e7fe      	b.n	80029f2 <BusFault_Handler+0x4>

080029f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029f8:	e7fe      	b.n	80029f8 <UsageFault_Handler+0x4>

080029fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a28:	f000 f976 	bl	8002d18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a2c:	bf00      	nop
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <TIM3_IRQHandler+0x10>)
 8002a36:	f006 fc3b 	bl	80092b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	2000032c 	.word	0x2000032c

08002a44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a50:	2300      	movs	r3, #0
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	e00a      	b.n	8002a6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a56:	e000      	b.n	8002a5a <_read+0x16>
 8002a58:	bf00      	nop
 8002a5a:	4601      	mov	r1, r0
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	1c5a      	adds	r2, r3, #1
 8002a60:	60ba      	str	r2, [r7, #8]
 8002a62:	b2ca      	uxtb	r2, r1
 8002a64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	dbf0      	blt.n	8002a56 <_read+0x12>
	}

return len;
 8002a74:	687b      	ldr	r3, [r7, #4]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b086      	sub	sp, #24
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	617b      	str	r3, [r7, #20]
 8002a8e:	e009      	b.n	8002aa4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	1c5a      	adds	r2, r3, #1
 8002a94:	60ba      	str	r2, [r7, #8]
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	e000      	b.n	8002a9e <_write+0x20>
 8002a9c:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	617b      	str	r3, [r7, #20]
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	dbf1      	blt.n	8002a90 <_write+0x12>
	}
	return len;
 8002aac:	687b      	ldr	r3, [r7, #4]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <_close>:

int _close(int file)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
	return -1;
 8002abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr

08002ace <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b083      	sub	sp, #12
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	6078      	str	r0, [r7, #4]
 8002ad6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ade:	605a      	str	r2, [r3, #4]
	return 0;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <_isatty>:

int _isatty(int file)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
	return 1;
 8002af6:	2301      	movs	r3, #1
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
	return 0;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b28:	4a14      	ldr	r2, [pc, #80]	; (8002b7c <_sbrk+0x5c>)
 8002b2a:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <_sbrk+0x60>)
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b34:	4b13      	ldr	r3, [pc, #76]	; (8002b84 <_sbrk+0x64>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d102      	bne.n	8002b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <_sbrk+0x64>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	; (8002b88 <_sbrk+0x68>)
 8002b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <_sbrk+0x64>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d207      	bcs.n	8002b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b50:	f008 fdc4 	bl	800b6dc <__errno>
 8002b54:	4603      	mov	r3, r0
 8002b56:	220c      	movs	r2, #12
 8002b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5e:	e009      	b.n	8002b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b60:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <_sbrk+0x64>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b66:	4b07      	ldr	r3, [pc, #28]	; (8002b84 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	4a05      	ldr	r2, [pc, #20]	; (8002b84 <_sbrk+0x64>)
 8002b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b72:	68fb      	ldr	r3, [r7, #12]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	200c0000 	.word	0x200c0000
 8002b80:	00000400 	.word	0x00000400
 8002b84:	200009a4 	.word	0x200009a4
 8002b88:	200009e0 	.word	0x200009e0

08002b8c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b90:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <SystemInit+0x68>)
 8002b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b96:	4a17      	ldr	r2, [pc, #92]	; (8002bf4 <SystemInit+0x68>)
 8002b98:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002ba0:	4b15      	ldr	r3, [pc, #84]	; (8002bf8 <SystemInit+0x6c>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002ba6:	4b14      	ldr	r3, [pc, #80]	; (8002bf8 <SystemInit+0x6c>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002bac:	4b12      	ldr	r3, [pc, #72]	; (8002bf8 <SystemInit+0x6c>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002bb2:	4b11      	ldr	r3, [pc, #68]	; (8002bf8 <SystemInit+0x6c>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002bb8:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <SystemInit+0x6c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a0e      	ldr	r2, [pc, #56]	; (8002bf8 <SystemInit+0x6c>)
 8002bbe:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002bc2:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002bc6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <SystemInit+0x6c>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002bce:	4b0a      	ldr	r3, [pc, #40]	; (8002bf8 <SystemInit+0x6c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a09      	ldr	r2, [pc, #36]	; (8002bf8 <SystemInit+0x6c>)
 8002bd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002bda:	4b07      	ldr	r3, [pc, #28]	; (8002bf8 <SystemInit+0x6c>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002be0:	4b04      	ldr	r3, [pc, #16]	; (8002bf4 <SystemInit+0x68>)
 8002be2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002be6:	609a      	str	r2, [r3, #8]
  #endif
}
 8002be8:	bf00      	nop
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	e000ed00 	.word	0xe000ed00
 8002bf8:	46020c00 	.word	0x46020c00

08002bfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002c00:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002c02:	e003      	b.n	8002c0c <LoopCopyDataInit>

08002c04 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002c06:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002c08:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002c0a:	3104      	adds	r1, #4

08002c0c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002c0c:	480b      	ldr	r0, [pc, #44]	; (8002c3c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002c10:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002c12:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002c14:	d3f6      	bcc.n	8002c04 <CopyDataInit>
	ldr	r2, =_sbss
 8002c16:	4a0b      	ldr	r2, [pc, #44]	; (8002c44 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002c18:	e002      	b.n	8002c20 <LoopFillZerobss>

08002c1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002c1a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002c1c:	f842 3b04 	str.w	r3, [r2], #4

08002c20 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002c20:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <LoopForever+0x16>)
	cmp	r2, r3
 8002c22:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002c24:	d3f9      	bcc.n	8002c1a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c26:	f7ff ffb1 	bl	8002b8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c2a:	f008 fd5d 	bl	800b6e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c2e:	f7fe fb5d 	bl	80012ec <main>

08002c32 <LoopForever>:

LoopForever:
    b LoopForever
 8002c32:	e7fe      	b.n	8002c32 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002c34:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8002c38:	0800d8d0 	.word	0x0800d8d0
	ldr	r0, =_sdata
 8002c3c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002c40:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8002c44:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8002c48:	200009e0 	.word	0x200009e0

08002c4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c4c:	e7fe      	b.n	8002c4c <ADC1_IRQHandler>
	...

08002c50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c54:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <HAL_Init+0x4c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a10      	ldr	r2, [pc, #64]	; (8002c9c <HAL_Init+0x4c>)
 8002c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c60:	2003      	movs	r0, #3
 8002c62:	f000 f96d 	bl	8002f40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002c66:	f003 f95f 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ca0 <HAL_Init+0x50>)
 8002c6e:	6a1b      	ldr	r3, [r3, #32]
 8002c70:	f003 030f 	and.w	r3, r3, #15
 8002c74:	490b      	ldr	r1, [pc, #44]	; (8002ca4 <HAL_Init+0x54>)
 8002c76:	5ccb      	ldrb	r3, [r1, r3]
 8002c78:	fa22 f303 	lsr.w	r3, r2, r3
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	; (8002ca8 <HAL_Init+0x58>)
 8002c7e:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c80:	200f      	movs	r0, #15
 8002c82:	f000 f813 	bl	8002cac <HAL_InitTick>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_Init+0x40>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e002      	b.n	8002c96 <HAL_Init+0x46>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002c90:	f7ff f90a 	bl	8001ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40022000 	.word	0x40022000
 8002ca0:	46020c00 	.word	0x46020c00
 8002ca4:	0800d6f4 	.word	0x0800d6f4
 8002ca8:	20000000 	.word	0x20000000

08002cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002cb4:	4b15      	ldr	r3, [pc, #84]	; (8002d0c <HAL_InitTick+0x60>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e021      	b.n	8002d04 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002cc0:	4b13      	ldr	r3, [pc, #76]	; (8002d10 <HAL_InitTick+0x64>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <HAL_InitTick+0x60>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f000 f965 	bl	8002fa6 <HAL_SYSTICK_Config>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e00e      	b.n	8002d04 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2b0f      	cmp	r3, #15
 8002cea:	d80a      	bhi.n	8002d02 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cec:	2200      	movs	r2, #0
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	f000 f92f 	bl	8002f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf8:	4a06      	ldr	r2, [pc, #24]	; (8002d14 <HAL_InitTick+0x68>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	e000      	b.n	8002d04 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000008 	.word	0x20000008
 8002d10:	20000000 	.word	0x20000000
 8002d14:	20000004 	.word	0x20000004

08002d18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d1c:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_IncTick+0x20>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	4b06      	ldr	r3, [pc, #24]	; (8002d3c <HAL_IncTick+0x24>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4413      	add	r3, r2
 8002d28:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <HAL_IncTick+0x24>)
 8002d2a:	6013      	str	r3, [r2, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20000008 	.word	0x20000008
 8002d3c:	200009a8 	.word	0x200009a8

08002d40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return uwTick;
 8002d44:	4b03      	ldr	r3, [pc, #12]	; (8002d54 <HAL_GetTick+0x14>)
 8002d46:	681b      	ldr	r3, [r3, #0]
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	200009a8 	.word	0x200009a8

08002d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d60:	f7ff ffee 	bl	8002d40 <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d005      	beq.n	8002d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <HAL_Delay+0x44>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d7e:	bf00      	nop
 8002d80:	f7ff ffde 	bl	8002d40 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d8f7      	bhi.n	8002d80 <HAL_Delay+0x28>
  {
  }
}
 8002d90:	bf00      	nop
 8002d92:	bf00      	nop
 8002d94:	3710      	adds	r7, #16
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000008 	.word	0x20000008

08002da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dd2:	4a04      	ldr	r2, [pc, #16]	; (8002de4 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	60d3      	str	r3, [r2, #12]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dec:	4b04      	ldr	r3, [pc, #16]	; (8002e00 <__NVIC_GetPriorityGrouping+0x18>)
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	0a1b      	lsrs	r3, r3, #8
 8002df2:	f003 0307 	and.w	r3, r3, #7
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	db0b      	blt.n	8002e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	4907      	ldr	r1, [pc, #28]	; (8002e3c <__NVIC_EnableIRQ+0x38>)
 8002e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e22:	095b      	lsrs	r3, r3, #5
 8002e24:	2001      	movs	r0, #1
 8002e26:	fa00 f202 	lsl.w	r2, r0, r2
 8002e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	e000e100 	.word	0xe000e100

08002e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	6039      	str	r1, [r7, #0]
 8002e4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	db0a      	blt.n	8002e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	b2da      	uxtb	r2, r3
 8002e58:	490c      	ldr	r1, [pc, #48]	; (8002e8c <__NVIC_SetPriority+0x4c>)
 8002e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5e:	0112      	lsls	r2, r2, #4
 8002e60:	b2d2      	uxtb	r2, r2
 8002e62:	440b      	add	r3, r1
 8002e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e68:	e00a      	b.n	8002e80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	b2da      	uxtb	r2, r3
 8002e6e:	4908      	ldr	r1, [pc, #32]	; (8002e90 <__NVIC_SetPriority+0x50>)
 8002e70:	79fb      	ldrb	r3, [r7, #7]
 8002e72:	f003 030f 	and.w	r3, r3, #15
 8002e76:	3b04      	subs	r3, #4
 8002e78:	0112      	lsls	r2, r2, #4
 8002e7a:	b2d2      	uxtb	r2, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	761a      	strb	r2, [r3, #24]
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr
 8002e8c:	e000e100 	.word	0xe000e100
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b089      	sub	sp, #36	; 0x24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f1c3 0307 	rsb	r3, r3, #7
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf28      	it	cs
 8002eb2:	2304      	movcs	r3, #4
 8002eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d902      	bls.n	8002ec4 <NVIC_EncodePriority+0x30>
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	3b03      	subs	r3, #3
 8002ec2:	e000      	b.n	8002ec6 <NVIC_EncodePriority+0x32>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43da      	mvns	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002edc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee6:	43d9      	mvns	r1, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eec:	4313      	orrs	r3, r2
         );
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3724      	adds	r7, #36	; 0x24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f0c:	d301      	bcc.n	8002f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e00f      	b.n	8002f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f12:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <SysTick_Config+0x40>)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f1a:	210f      	movs	r1, #15
 8002f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f20:	f7ff ff8e 	bl	8002e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <SysTick_Config+0x40>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f2a:	4b04      	ldr	r3, [pc, #16]	; (8002f3c <SysTick_Config+0x40>)
 8002f2c:	2207      	movs	r2, #7
 8002f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	e000e010 	.word	0xe000e010

08002f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff29 	bl	8002da0 <__NVIC_SetPriorityGrouping>
}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b086      	sub	sp, #24
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
 8002f62:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f64:	f7ff ff40 	bl	8002de8 <__NVIC_GetPriorityGrouping>
 8002f68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	6978      	ldr	r0, [r7, #20]
 8002f70:	f7ff ff90 	bl	8002e94 <NVIC_EncodePriority>
 8002f74:	4602      	mov	r2, r0
 8002f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff ff5f 	bl	8002e40 <__NVIC_SetPriority>
}
 8002f82:	bf00      	nop
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	4603      	mov	r3, r0
 8002f92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ff33 	bl	8002e04 <__NVIC_EnableIRQ>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b082      	sub	sp, #8
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff ffa4 	bl	8002efc <SysTick_Config>
 8002fb4:	4603      	mov	r3, r0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002fbe:	b580      	push	{r7, lr}
 8002fc0:	b084      	sub	sp, #16
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002fc6:	f7ff febb 	bl	8002d40 <HAL_GetTick>
 8002fca:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e06b      	b.n	80030ae <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d008      	beq.n	8002ff4 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e05c      	b.n	80030ae <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0204 	orr.w	r2, r2, #4
 8003002:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2205      	movs	r2, #5
 8003008:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800300c:	e020      	b.n	8003050 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800300e:	f7ff fe97 	bl	8002d40 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b05      	cmp	r3, #5
 800301a:	d919      	bls.n	8003050 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003020:	f043 0210 	orr.w	r2, r3, #16
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	659a      	str	r2, [r3, #88]	; 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2203      	movs	r2, #3
 800302c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003040:	2201      	movs	r2, #1
 8003042:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e02e      	b.n	80030ae <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0d7      	beq.n	800300e <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695a      	ldr	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f042 0202 	orr.w	r2, r2, #2
 800306c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2204      	movs	r2, #4
 8003072:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800307e:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003090:	2b00      	cmp	r3, #0
 8003092:	d007      	beq.n	80030a4 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003098:	2201      	movs	r2, #1
 800309a:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2200      	movs	r2, #0
 80030a2:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b089      	sub	sp, #36	; 0x24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80030ca:	e1ba      	b.n	8003442 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	fa01 f303 	lsl.w	r3, r1, r3
 80030d8:	4013      	ands	r3, r2
 80030da:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	f000 81aa 	beq.w	800343c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a55      	ldr	r2, [pc, #340]	; (8003240 <HAL_GPIO_Init+0x188>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d15d      	bne.n	80031ac <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80030f6:	2201      	movs	r2, #1
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43db      	mvns	r3, r3
 8003100:	69fa      	ldr	r2, [r7, #28]
 8003102:	4013      	ands	r3, r2
 8003104:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 0201 	and.w	r2, r3, #1
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	fa02 f303 	lsl.w	r3, r2, r3
 8003114:	69fa      	ldr	r2, [r7, #28]
 8003116:	4313      	orrs	r3, r2
 8003118:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8003120:	4a48      	ldr	r2, [pc, #288]	; (8003244 <HAL_GPIO_Init+0x18c>)
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003128:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800312a:	4a46      	ldr	r2, [pc, #280]	; (8003244 <HAL_GPIO_Init+0x18c>)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	00db      	lsls	r3, r3, #3
 8003130:	4413      	add	r3, r2
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	08da      	lsrs	r2, r3, #3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	3208      	adds	r2, #8
 800313e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003142:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	220f      	movs	r2, #15
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	69fa      	ldr	r2, [r7, #28]
 8003156:	4013      	ands	r3, r2
 8003158:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	f003 0307 	and.w	r3, r3, #7
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	220b      	movs	r2, #11
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69fa      	ldr	r2, [r7, #28]
 800316a:	4313      	orrs	r3, r2
 800316c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	08da      	lsrs	r2, r3, #3
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	3208      	adds	r2, #8
 8003176:	69f9      	ldr	r1, [r7, #28]
 8003178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	2203      	movs	r2, #3
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	69fa      	ldr	r2, [r7, #28]
 8003190:	4013      	ands	r3, r2
 8003192:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * 2U));
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	2202      	movs	r2, #2
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	69fa      	ldr	r2, [r7, #28]
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	e067      	b.n	800327c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d003      	beq.n	80031bc <HAL_GPIO_Init+0x104>
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	2b12      	cmp	r3, #18
 80031ba:	d145      	bne.n	8003248 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	08da      	lsrs	r2, r3, #3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3208      	adds	r2, #8
 80031c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031c8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	f003 0307 	and.w	r3, r3, #7
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	220f      	movs	r2, #15
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	4013      	ands	r3, r2
 80031de:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	691b      	ldr	r3, [r3, #16]
 80031e4:	f003 020f 	and.w	r2, r3, #15
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	08da      	lsrs	r2, r3, #3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3208      	adds	r2, #8
 8003202:	69f9      	ldr	r1, [r7, #28]
 8003204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	2203      	movs	r2, #3
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69fa      	ldr	r2, [r7, #28]
 800321c:	4013      	ands	r3, r2
 800321e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 0203 	and.w	r2, r3, #3
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69fa      	ldr	r2, [r7, #28]
 8003232:	4313      	orrs	r3, r2
 8003234:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	69fa      	ldr	r2, [r7, #28]
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e01e      	b.n	800327c <HAL_GPIO_Init+0x1c4>
 800323e:	bf00      	nop
 8003240:	46020000 	.word	0x46020000
 8003244:	0800d74c 	.word	0x0800d74c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * 2U));
 800324e:	69bb      	ldr	r3, [r7, #24]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	2203      	movs	r2, #3
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	43db      	mvns	r3, r3
 800325a:	69fa      	ldr	r2, [r7, #28]
 800325c:	4013      	ands	r3, r2
 800325e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * 2U));
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f003 0203 	and.w	r2, r3, #3
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	69fa      	ldr	r2, [r7, #28]
 8003272:	4313      	orrs	r3, r2
 8003274:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2b01      	cmp	r3, #1
 8003282:	d00b      	beq.n	800329c <HAL_GPIO_Init+0x1e4>
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2b02      	cmp	r3, #2
 800328a:	d007      	beq.n	800329c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003290:	2b11      	cmp	r3, #17
 8003292:	d003      	beq.n	800329c <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2b12      	cmp	r3, #18
 800329a:	d130      	bne.n	80032fe <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * 2U));
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	2203      	movs	r2, #3
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	69fa      	ldr	r2, [r7, #28]
 80032b0:	4013      	ands	r3, r2
 80032b2:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * 2U));
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	68da      	ldr	r2, [r3, #12]
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	69fa      	ldr	r2, [r7, #28]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80032d2:	2201      	movs	r2, #1
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	43db      	mvns	r3, r3
 80032dc:	69fa      	ldr	r2, [r7, #28]
 80032de:	4013      	ands	r3, r2
 80032e0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	091b      	lsrs	r3, r3, #4
 80032e8:	f003 0201 	and.w	r2, r3, #1
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	69fa      	ldr	r2, [r7, #28]
 80032fc:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b03      	cmp	r3, #3
 8003304:	d017      	beq.n	8003336 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * 2U));
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	2203      	movs	r2, #3
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	43db      	mvns	r3, r3
 8003318:	69fa      	ldr	r2, [r7, #28]
 800331a:	4013      	ands	r3, r2
 800331c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * 2U));
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	69fa      	ldr	r2, [r7, #28]
 800332c:	4313      	orrs	r3, r2
 800332e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	69fa      	ldr	r2, [r7, #28]
 8003334:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d07c      	beq.n	800343c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003342:	4a47      	ldr	r2, [pc, #284]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	089b      	lsrs	r3, r3, #2
 8003348:	3318      	adds	r3, #24
 800334a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800334e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	220f      	movs	r2, #15
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	69fa      	ldr	r2, [r7, #28]
 8003362:	4013      	ands	r3, r2
 8003364:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	0a9a      	lsrs	r2, r3, #10
 800336a:	4b3e      	ldr	r3, [pc, #248]	; (8003464 <HAL_GPIO_Init+0x3ac>)
 800336c:	4013      	ands	r3, r2
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	f002 0203 	and.w	r2, r2, #3
 8003374:	00d2      	lsls	r2, r2, #3
 8003376:	4093      	lsls	r3, r2
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	4313      	orrs	r3, r2
 800337c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800337e:	4938      	ldr	r1, [pc, #224]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	089b      	lsrs	r3, r3, #2
 8003384:	3318      	adds	r3, #24
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800338c:	4b34      	ldr	r3, [pc, #208]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	43db      	mvns	r3, r3
 8003396:	69fa      	ldr	r2, [r7, #28]
 8003398:	4013      	ands	r3, r2
 800339a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80033b0:	4a2b      	ldr	r2, [pc, #172]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80033b6:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	43db      	mvns	r3, r3
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	4013      	ands	r3, r2
 80033c4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80033da:	4a21      	ldr	r2, [pc, #132]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80033e0:	4b1f      	ldr	r3, [pc, #124]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 80033e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69fa      	ldr	r2, [r7, #28]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80033fe:	69fa      	ldr	r2, [r7, #28]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8003406:	4a16      	ldr	r2, [pc, #88]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 800340e:	4b14      	ldr	r3, [pc, #80]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 8003410:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003414:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	43db      	mvns	r3, r3
 800341a:	69fa      	ldr	r2, [r7, #28]
 800341c:	4013      	ands	r3, r2
 800341e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d003      	beq.n	8003434 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 800342c:	69fa      	ldr	r2, [r7, #28]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	4313      	orrs	r3, r2
 8003432:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8003434:	4a0a      	ldr	r2, [pc, #40]	; (8003460 <HAL_GPIO_Init+0x3a8>)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }
    position++;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	3301      	adds	r3, #1
 8003440:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	fa22 f303 	lsr.w	r3, r2, r3
 800344c:	2b00      	cmp	r3, #0
 800344e:	f47f ae3d 	bne.w	80030cc <HAL_GPIO_Init+0x14>
  }
}
 8003452:	bf00      	nop
 8003454:	bf00      	nop
 8003456:	3724      	adds	r7, #36	; 0x24
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	46022000 	.word	0x46022000
 8003464:	002f7f7f 	.word	0x002f7f7f

08003468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
 8003474:	4613      	mov	r3, r2
 8003476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003478:	787b      	ldrb	r3, [r7, #1]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800347e:	887a      	ldrh	r2, [r7, #2]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8003484:	e002      	b.n	800348c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e081      	b.n	80035ae <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d106      	bne.n	80034c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7fe fd76 	bl	8001fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2224      	movs	r2, #36	; 0x24
 80034c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 0201 	bic.w	r2, r2, #1
 80034da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d107      	bne.n	8003512 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	689a      	ldr	r2, [r3, #8]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	e006      	b.n	8003520 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	689a      	ldr	r2, [r3, #8]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800351e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	2b02      	cmp	r3, #2
 8003526:	d104      	bne.n	8003532 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003530:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6812      	ldr	r2, [r2, #0]
 800353c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003540:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003544:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68da      	ldr	r2, [r3, #12]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003554:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691a      	ldr	r2, [r3, #16]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	430a      	orrs	r2, r1
 800356e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69d9      	ldr	r1, [r3, #28]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1a      	ldr	r2, [r3, #32]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	430a      	orrs	r2, r1
 800357e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f042 0201 	orr.w	r2, r2, #1
 800358e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b20      	cmp	r3, #32
 80035ca:	d138      	bne.n	800363e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d101      	bne.n	80035da <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80035d6:	2302      	movs	r3, #2
 80035d8:	e032      	b.n	8003640 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2201      	movs	r2, #1
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2224      	movs	r2, #36	; 0x24
 80035e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f022 0201 	bic.w	r2, r2, #1
 80035f8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003608:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6819      	ldr	r1, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	683a      	ldr	r2, [r7, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f042 0201 	orr.w	r2, r2, #1
 8003628:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	e000      	b.n	8003640 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800363e:	2302      	movs	r3, #2
  }
}
 8003640:	4618      	mov	r0, r3
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b20      	cmp	r3, #32
 8003660:	d139      	bne.n	80036d6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800366c:	2302      	movs	r3, #2
 800366e:	e033      	b.n	80036d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2224      	movs	r2, #36	; 0x24
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0201 	bic.w	r2, r2, #1
 800368e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800369e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	021b      	lsls	r3, r3, #8
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f042 0201 	orr.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2220      	movs	r2, #32
 80036c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80036d2:	2300      	movs	r3, #0
 80036d4:	e000      	b.n	80036d8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80036d6:	2302      	movs	r3, #2
  }
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036ec:	2300      	movs	r3, #0
 80036ee:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d102      	bne.n	80036fc <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	73fb      	strb	r3, [r7, #15]
 80036fa:	e141      	b.n	8003980 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4618      	mov	r0, r3
 8003702:	f000 f947 	bl	8003994 <MDF_GetHandleNumberFromInstance>
 8003706:	4603      	mov	r3, r0
 8003708:	4a86      	ldr	r2, [pc, #536]	; (8003924 <HAL_MDF_Init+0x240>)
 800370a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d002      	beq.n	8003718 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	73fb      	strb	r3, [r7, #15]
 8003716:	e133      	b.n	8003980 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7fe fbdf 	bl	8001edc <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 800371e:	4b82      	ldr	r3, [pc, #520]	; (8003928 <HAL_MDF_Init+0x244>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d11d      	bne.n	8003762 <HAL_MDF_Init+0x7e>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a80      	ldr	r2, [pc, #512]	; (800392c <HAL_MDF_Init+0x248>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d023      	beq.n	8003778 <HAL_MDF_Init+0x94>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a7e      	ldr	r2, [pc, #504]	; (8003930 <HAL_MDF_Init+0x24c>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d01e      	beq.n	8003778 <HAL_MDF_Init+0x94>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a7d      	ldr	r2, [pc, #500]	; (8003934 <HAL_MDF_Init+0x250>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d019      	beq.n	8003778 <HAL_MDF_Init+0x94>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a7b      	ldr	r2, [pc, #492]	; (8003938 <HAL_MDF_Init+0x254>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d014      	beq.n	8003778 <HAL_MDF_Init+0x94>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7a      	ldr	r2, [pc, #488]	; (800393c <HAL_MDF_Init+0x258>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d00f      	beq.n	8003778 <HAL_MDF_Init+0x94>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a78      	ldr	r2, [pc, #480]	; (8003940 <HAL_MDF_Init+0x25c>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d00a      	beq.n	8003778 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8003762:	4b78      	ldr	r3, [pc, #480]	; (8003944 <HAL_MDF_Init+0x260>)
 8003764:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8003766:	2b00      	cmp	r3, #0
 8003768:	f040 8090 	bne.w	800388c <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a75      	ldr	r2, [pc, #468]	; (8003948 <HAL_MDF_Init+0x264>)
 8003772:	4293      	cmp	r3, r2
 8003774:	f040 808a 	bne.w	800388c <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a72      	ldr	r2, [pc, #456]	; (8003948 <HAL_MDF_Init+0x264>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d101      	bne.n	8003786 <HAL_MDF_Init+0xa2>
 8003782:	4b72      	ldr	r3, [pc, #456]	; (800394c <HAL_MDF_Init+0x268>)
 8003784:	e000      	b.n	8003788 <HAL_MDF_Init+0xa4>
 8003786:	4b72      	ldr	r3, [pc, #456]	; (8003950 <HAL_MDF_Init+0x26c>)
 8003788:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	da02      	bge.n	8003798 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
 8003796:	e079      	b.n	800388c <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a63      	ldr	r2, [pc, #396]	; (800392c <HAL_MDF_Init+0x248>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d018      	beq.n	80037d4 <HAL_MDF_Init+0xf0>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a62      	ldr	r2, [pc, #392]	; (8003930 <HAL_MDF_Init+0x24c>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d013      	beq.n	80037d4 <HAL_MDF_Init+0xf0>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a60      	ldr	r2, [pc, #384]	; (8003934 <HAL_MDF_Init+0x250>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d00e      	beq.n	80037d4 <HAL_MDF_Init+0xf0>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a5f      	ldr	r2, [pc, #380]	; (8003938 <HAL_MDF_Init+0x254>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d009      	beq.n	80037d4 <HAL_MDF_Init+0xf0>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a5d      	ldr	r2, [pc, #372]	; (800393c <HAL_MDF_Init+0x258>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d004      	beq.n	80037d4 <HAL_MDF_Init+0xf0>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a5c      	ldr	r2, [pc, #368]	; (8003940 <HAL_MDF_Init+0x25c>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d10d      	bne.n	80037f0 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	431a      	orrs	r2, r3
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	2200      	movs	r2, #0
 80037f4:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	3b01      	subs	r3, #1
 8003800:	061b      	lsls	r3, r3, #24
 8003802:	431a      	orrs	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	7b1b      	ldrb	r3, [r3, #12]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d137      	bne.n	8003880 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	685a      	ldr	r2, [r3, #4]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	3b01      	subs	r3, #1
 800381a:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003820:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003828:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 800382a:	431a      	orrs	r2, r3
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	7e1b      	ldrb	r3, [r3, #24]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d123      	bne.n	8003880 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a3b      	ldr	r2, [pc, #236]	; (800392c <HAL_MDF_Init+0x248>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d012      	beq.n	8003868 <HAL_MDF_Init+0x184>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a3a      	ldr	r2, [pc, #232]	; (8003930 <HAL_MDF_Init+0x24c>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d00d      	beq.n	8003868 <HAL_MDF_Init+0x184>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a38      	ldr	r2, [pc, #224]	; (8003934 <HAL_MDF_Init+0x250>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d008      	beq.n	8003868 <HAL_MDF_Init+0x184>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a37      	ldr	r2, [pc, #220]	; (8003938 <HAL_MDF_Init+0x254>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <HAL_MDF_Init+0x184>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a35      	ldr	r2, [pc, #212]	; (800393c <HAL_MDF_Init+0x258>)
 8003866:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003874:	430b      	orrs	r3, r1
 8003876:	4313      	orrs	r3, r2
 8003878:	f043 0210 	orr.w	r2, r3, #16
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f043 0201 	orr.w	r2, r3, #1
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d128      	bne.n	80038e4 <HAL_MDF_Init+0x200>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003898:	2b01      	cmp	r3, #1
 800389a:	d123      	bne.n	80038e4 <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	da02      	bge.n	80038ac <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	73fb      	strb	r3, [r7, #15]
 80038aa:	e01b      	b.n	80038e4 <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6819      	ldr	r1, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038be:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 80038c4:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ca:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d14a      	bne.n	8003980 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 021f 	bic.w	r2, r2, #31
 80038f8:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6859      	ldr	r1, [r3, #4]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a0d      	ldr	r2, [pc, #52]	; (8003948 <HAL_MDF_Init+0x264>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d11e      	bne.n	8003954 <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <HAL_MDF_Init+0x260>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	4a09      	ldr	r2, [pc, #36]	; (8003944 <HAL_MDF_Init+0x260>)
 800391e:	6013      	str	r3, [r2, #0]
 8003920:	e01d      	b.n	800395e <HAL_MDF_Init+0x27a>
 8003922:	bf00      	nop
 8003924:	200009b4 	.word	0x200009b4
 8003928:	200009ac 	.word	0x200009ac
 800392c:	40025080 	.word	0x40025080
 8003930:	40025100 	.word	0x40025100
 8003934:	40025180 	.word	0x40025180
 8003938:	40025200 	.word	0x40025200
 800393c:	40025280 	.word	0x40025280
 8003940:	40025300 	.word	0x40025300
 8003944:	200009b0 	.word	0x200009b0
 8003948:	46024080 	.word	0x46024080
 800394c:	46024000 	.word	0x46024000
 8003950:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8003954:	4b0d      	ldr	r3, [pc, #52]	; (800398c <HAL_MDF_Init+0x2a8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3301      	adds	r3, #1
 800395a:	4a0c      	ldr	r2, [pc, #48]	; (800398c <HAL_MDF_Init+0x2a8>)
 800395c:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f000 f816 	bl	8003994 <MDF_GetHandleNumberFromInstance>
 8003968:	4602      	mov	r2, r0
 800396a:	4909      	ldr	r1, [pc, #36]	; (8003990 <HAL_MDF_Init+0x2ac>)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	641a      	str	r2, [r3, #64]	; 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8003980:	7bfb      	ldrb	r3, [r7, #15]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	200009ac 	.word	0x200009ac
 8003990:	200009b4 	.word	0x200009b4

08003994 <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	4a19      	ldr	r2, [pc, #100]	; (8003a04 <MDF_GetHandleNumberFromInstance+0x70>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d102      	bne.n	80039aa <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 80039a4:	2300      	movs	r3, #0
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	e024      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a16      	ldr	r2, [pc, #88]	; (8003a08 <MDF_GetHandleNumberFromInstance+0x74>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d102      	bne.n	80039b8 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 80039b2:	2301      	movs	r3, #1
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	e01d      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter2)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a14      	ldr	r2, [pc, #80]	; (8003a0c <MDF_GetHandleNumberFromInstance+0x78>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d102      	bne.n	80039c6 <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 80039c0:	2302      	movs	r3, #2
 80039c2:	60fb      	str	r3, [r7, #12]
 80039c4:	e016      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a11      	ldr	r2, [pc, #68]	; (8003a10 <MDF_GetHandleNumberFromInstance+0x7c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d102      	bne.n	80039d4 <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 80039ce:	2303      	movs	r3, #3
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	e00f      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a0f      	ldr	r2, [pc, #60]	; (8003a14 <MDF_GetHandleNumberFromInstance+0x80>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d102      	bne.n	80039e2 <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 80039dc:	2304      	movs	r3, #4
 80039de:	60fb      	str	r3, [r7, #12]
 80039e0:	e008      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a0c      	ldr	r2, [pc, #48]	; (8003a18 <MDF_GetHandleNumberFromInstance+0x84>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d102      	bne.n	80039f0 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 80039ea:	2305      	movs	r3, #5
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	e001      	b.n	80039f4 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 80039f0:	2306      	movs	r3, #6
 80039f2:	60fb      	str	r3, [r7, #12]
  }

  return handle_number;
 80039f4:	68fb      	ldr	r3, [r7, #12]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40025080 	.word	0x40025080
 8003a08:	40025100 	.word	0x40025100
 8003a0c:	40025180 	.word	0x40025180
 8003a10:	40025200 	.word	0x40025200
 8003a14:	40025280 	.word	0x40025280
 8003a18:	40025300 	.word	0x40025300

08003a1c <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f043 0201 	orr.w	r2, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	601a      	str	r2, [r3, #0]
}
 8003a30:	bf00      	nop
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a44:	2300      	movs	r3, #0
 8003a46:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003a48:	f7ff f97a 	bl	8002d40 <HAL_GetTick>
 8003a4c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d102      	bne.n	8003a5a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	73fb      	strb	r3, [r7, #15]
 8003a58:	e0a5      	b.n	8003ba6 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f040 809e 	bne.w	8003ba6 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f7fe fb5a 	bl	8002124 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003a70:	f241 3188 	movw	r1, #5000	; 0x1388
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f912 	bl	8003c9e <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	4b4b      	ldr	r3, [pc, #300]	; (8003bb0 <HAL_OSPI_Init+0x174>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	68d1      	ldr	r1, [r2, #12]
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	6912      	ldr	r2, [r2, #16]
 8003a8c:	3a01      	subs	r2, #1
 8003a8e:	0412      	lsls	r2, r2, #16
 8003a90:	4311      	orrs	r1, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6952      	ldr	r2, [r2, #20]
 8003a96:	3a01      	subs	r2, #1
 8003a98:	0212      	lsls	r2, r2, #8
 8003a9a:	4311      	orrs	r1, r2
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003aa0:	4311      	orrs	r1, r2
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	69d2      	ldr	r2, [r2, #28]
 8003aa6:	4311      	orrs	r1, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	430b      	orrs	r3, r1
 8003aae:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1a      	ldr	r2, [r3, #32]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aca:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b9a      	ldr	r2, [r3, #56]	; 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003ae0:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	021a      	lsls	r2, r3, #8
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	2200      	movs	r2, #0
 8003b06:	2120      	movs	r1, #32
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 fdc9 	bl	80046a0 <OSPI_WaitFlagStateUntilTimeout>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d146      	bne.n	8003ba6 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	1e5a      	subs	r2, r3, #1
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689a      	ldr	r2, [r3, #8]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003b4e:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	430a      	orrs	r2, r1
 8003b62:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 0201 	orr.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d107      	bne.n	8003b8e <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0202 	orr.w	r2, r2, #2
 8003b8c:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b96:	d103      	bne.n	8003ba0 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	651a      	str	r2, [r3, #80]	; 0x50
 8003b9e:	e002      	b.n	8003ba6 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	651a      	str	r2, [r3, #80]	; 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	f8e0c0f4 	.word	0xf8e0c0f4

08003bb4 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b088      	sub	sp, #32
 8003bb8:	af02      	add	r7, sp, #8
 8003bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003bc0:	f7ff f8be 	bl	8002d40 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bca:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d104      	bne.n	8003be0 <HAL_OSPI_Abort+0x2c>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f003 0304 	and.w	r3, r3, #4
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d052      	beq.n	8003c86 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0304 	and.w	r3, r3, #4
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d014      	beq.n	8003c18 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0204 	bic.w	r2, r2, #4
 8003bfc:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff f9db 	bl	8002fbe <HAL_DMA_Abort>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8003c0c:	7dfb      	ldrb	r3, [r7, #23]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d002      	beq.n	8003c18 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2204      	movs	r2, #4
 8003c16:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	f003 0320 	and.w	r3, r3, #32
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d02b      	beq.n	8003c7e <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f042 0202 	orr.w	r2, r2, #2
 8003c34:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c3a:	9300      	str	r3, [sp, #0]
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	2102      	movs	r1, #2
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 fd2c 	bl	80046a0 <OSPI_WaitFlagStateUntilTimeout>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003c4c:	7dfb      	ldrb	r3, [r7, #23]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d11f      	bne.n	8003c92 <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2202      	movs	r2, #2
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	2200      	movs	r2, #0
 8003c64:	2120      	movs	r1, #32
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 fd1a 	bl	80046a0 <OSPI_WaitFlagStateUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10d      	bne.n	8003c92 <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2202      	movs	r2, #2
 8003c7a:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003c7c:	e009      	b.n	8003c92 <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	651a      	str	r2, [r3, #80]	; 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003c84:	e005      	b.n	8003c92 <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2210      	movs	r2, #16
 8003c8e:	655a      	str	r2, [r3, #84]	; 0x54
 8003c90:	e000      	b.n	8003c94 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003c92:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
 8003ca6:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	659a      	str	r2, [r3, #88]	; 0x58
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b094      	sub	sp, #80	; 0x50
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a9d      	ldr	r2, [pc, #628]	; (8003f50 <HAL_OSPIM_Config+0x294>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d105      	bne.n	8003cea <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 1U;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8003ce8:	e004      	b.n	8003cf4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8003cea:	2301      	movs	r3, #1
 8003cec:	64bb      	str	r3, [r7, #72]	; 0x48
    other_instance = 0U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003cfa:	e01d      	b.n	8003d38 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8003cfc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003d00:	3301      	adds	r3, #1
 8003d02:	b2d8      	uxtb	r0, r3
 8003d04:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8003d08:	f107 0114 	add.w	r1, r7, #20
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	4413      	add	r3, r2
 8003d12:	00db      	lsls	r3, r3, #3
 8003d14:	440b      	add	r3, r1
 8003d16:	4619      	mov	r1, r3
 8003d18:	f000 fd02 	bl	8004720 <OSPIM_GetConfig>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2208      	movs	r2, #8
 8003d2c:	655a      	str	r2, [r3, #84]	; 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003d2e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003d32:	3301      	adds	r3, #1
 8003d34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003d38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d9dd      	bls.n	8003cfc <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8003d40:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 849e 	bne.w	8004686 <HAL_OSPIM_Config+0x9ca>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003d4a:	4b81      	ldr	r3, [pc, #516]	; (8003f50 <HAL_OSPIM_Config+0x294>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00b      	beq.n	8003d6e <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003d56:	4b7e      	ldr	r3, [pc, #504]	; (8003f50 <HAL_OSPIM_Config+0x294>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a7d      	ldr	r2, [pc, #500]	; (8003f50 <HAL_OSPIM_Config+0x294>)
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003d62:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003d6e:	4b79      	ldr	r3, [pc, #484]	; (8003f54 <HAL_OSPIM_Config+0x298>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00b      	beq.n	8003d92 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003d7a:	4b76      	ldr	r3, [pc, #472]	; (8003f54 <HAL_OSPIM_Config+0x298>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a75      	ldr	r2, [pc, #468]	; (8003f54 <HAL_OSPIM_Config+0x298>)
 8003d80:	f023 0301 	bic.w	r3, r3, #1
 8003d84:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003d86:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003d8a:	f043 0302 	orr.w	r3, r3, #2
 8003d8e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003d92:	4971      	ldr	r1, [pc, #452]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d96:	4613      	mov	r3, r2
 8003d98:	005b      	lsls	r3, r3, #1
 8003d9a:	4413      	add	r3, r2
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	3350      	adds	r3, #80	; 0x50
 8003da0:	443b      	add	r3, r7
 8003da2:	3b34      	subs	r3, #52	; 0x34
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3b01      	subs	r3, #1
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	440b      	add	r3, r1
 8003dac:	6859      	ldr	r1, [r3, #4]
 8003dae:	486a      	ldr	r0, [pc, #424]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003db0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003db2:	4613      	mov	r3, r2
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	4413      	add	r3, r2
 8003db8:	00db      	lsls	r3, r3, #3
 8003dba:	3350      	adds	r3, #80	; 0x50
 8003dbc:	443b      	add	r3, r7
 8003dbe:	3b34      	subs	r3, #52	; 0x34
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4403      	add	r3, r0
 8003dcc:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8003dce:	4b62      	ldr	r3, [pc, #392]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 80c0 	beq.w	8003f5c <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8003ddc:	4b5e      	ldr	r3, [pc, #376]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a5d      	ldr	r2, [pc, #372]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8003de8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	f040 8162 	bne.w	80040b6 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8003df2:	4959      	ldr	r1, [pc, #356]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003df4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003df8:	4613      	mov	r3, r2
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	4413      	add	r3, r2
 8003dfe:	00db      	lsls	r3, r3, #3
 8003e00:	3350      	adds	r3, #80	; 0x50
 8003e02:	443b      	add	r3, r7
 8003e04:	3b3c      	subs	r3, #60	; 0x3c
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	4851      	ldr	r0, [pc, #324]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003e12:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003e16:	4613      	mov	r3, r2
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	4413      	add	r3, r2
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	3350      	adds	r3, #80	; 0x50
 8003e20:	443b      	add	r3, r7
 8003e22:	3b3c      	subs	r3, #60	; 0x3c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	f041 0202 	orr.w	r2, r1, #2
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	4403      	add	r3, r0
 8003e30:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8003e32:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	00db      	lsls	r3, r3, #3
 8003e3e:	3350      	adds	r3, #80	; 0x50
 8003e40:	443b      	add	r3, r7
 8003e42:	3b38      	subs	r3, #56	; 0x38
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d01f      	beq.n	8003e8a <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8003e4a:	4943      	ldr	r1, [pc, #268]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003e4c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	3350      	adds	r3, #80	; 0x50
 8003e5a:	443b      	add	r3, r7
 8003e5c:	3b38      	subs	r3, #56	; 0x38
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	6859      	ldr	r1, [r3, #4]
 8003e68:	483b      	ldr	r0, [pc, #236]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003e6a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003e6e:	4613      	mov	r3, r2
 8003e70:	005b      	lsls	r3, r3, #1
 8003e72:	4413      	add	r3, r2
 8003e74:	00db      	lsls	r3, r3, #3
 8003e76:	3350      	adds	r3, #80	; 0x50
 8003e78:	443b      	add	r3, r7
 8003e7a:	3b38      	subs	r3, #56	; 0x38
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	f041 0220 	orr.w	r2, r1, #32
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	4403      	add	r3, r0
 8003e88:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003e8a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003e8e:	4613      	mov	r3, r2
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	4413      	add	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	3350      	adds	r3, #80	; 0x50
 8003e98:	443b      	add	r3, r7
 8003e9a:	3b30      	subs	r3, #48	; 0x30
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d023      	beq.n	8003eea <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003ea2:	492d      	ldr	r1, [pc, #180]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003ea4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	4413      	add	r3, r2
 8003eae:	00db      	lsls	r3, r3, #3
 8003eb0:	3350      	adds	r3, #80	; 0x50
 8003eb2:	443b      	add	r3, r7
 8003eb4:	3b30      	subs	r3, #48	; 0x30
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	6859      	ldr	r1, [r3, #4]
 8003ec4:	4824      	ldr	r0, [pc, #144]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003ec6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003eca:	4613      	mov	r3, r2
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	4413      	add	r3, r2
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	3350      	adds	r3, #80	; 0x50
 8003ed4:	443b      	add	r3, r7
 8003ed6:	3b30      	subs	r3, #48	; 0x30
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3b01      	subs	r3, #1
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	f441 2280 	orr.w	r2, r1, #262144	; 0x40000
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	4403      	add	r3, r0
 8003ee8:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003eea:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003eee:	4613      	mov	r3, r2
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	4413      	add	r3, r2
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	3350      	adds	r3, #80	; 0x50
 8003ef8:	443b      	add	r3, r7
 8003efa:	3b2c      	subs	r3, #44	; 0x2c
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 80d9 	beq.w	80040b6 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003f04:	4914      	ldr	r1, [pc, #80]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003f06:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	4413      	add	r3, r2
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	3350      	adds	r3, #80	; 0x50
 8003f14:	443b      	add	r3, r7
 8003f16:	3b2c      	subs	r3, #44	; 0x2c
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	440b      	add	r3, r1
 8003f24:	6859      	ldr	r1, [r3, #4]
 8003f26:	480c      	ldr	r0, [pc, #48]	; (8003f58 <HAL_OSPIM_Config+0x29c>)
 8003f28:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	005b      	lsls	r3, r3, #1
 8003f30:	4413      	add	r3, r2
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	3350      	adds	r3, #80	; 0x50
 8003f36:	443b      	add	r3, r7
 8003f38:	3b2c      	subs	r3, #44	; 0x2c
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3b01      	subs	r3, #1
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	f041 6280 	orr.w	r2, r1, #67108864	; 0x4000000
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	4403      	add	r3, r0
 8003f4a:	605a      	str	r2, [r3, #4]
 8003f4c:	e0b3      	b.n	80040b6 <HAL_OSPIM_Config+0x3fa>
 8003f4e:	bf00      	nop
 8003f50:	420d1400 	.word	0x420d1400
 8003f54:	420d2400 	.word	0x420d2400
 8003f58:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8003f5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f5e:	4613      	mov	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	4413      	add	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	3350      	adds	r3, #80	; 0x50
 8003f68:	443b      	add	r3, r7
 8003f6a:	3b3c      	subs	r3, #60	; 0x3c
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	f000 80a1 	beq.w	80040b6 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003f74:	4993      	ldr	r1, [pc, #588]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8003f76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f78:	4613      	mov	r3, r2
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	4413      	add	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	3350      	adds	r3, #80	; 0x50
 8003f82:	443b      	add	r3, r7
 8003f84:	3b3c      	subs	r3, #60	; 0x3c
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	488c      	ldr	r0, [pc, #560]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8003f92:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f94:	4613      	mov	r3, r2
 8003f96:	005b      	lsls	r3, r3, #1
 8003f98:	4413      	add	r3, r2
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	3350      	adds	r3, #80	; 0x50
 8003f9e:	443b      	add	r3, r7
 8003fa0:	3b3c      	subs	r3, #60	; 0x3c
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	f021 0201 	bic.w	r2, r1, #1
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	4403      	add	r3, r0
 8003fae:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8003fb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	005b      	lsls	r3, r3, #1
 8003fb6:	4413      	add	r3, r2
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	3350      	adds	r3, #80	; 0x50
 8003fbc:	443b      	add	r3, r7
 8003fbe:	3b38      	subs	r3, #56	; 0x38
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d01d      	beq.n	8004002 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003fc6:	497f      	ldr	r1, [pc, #508]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8003fc8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fca:	4613      	mov	r3, r2
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	4413      	add	r3, r2
 8003fd0:	00db      	lsls	r3, r3, #3
 8003fd2:	3350      	adds	r3, #80	; 0x50
 8003fd4:	443b      	add	r3, r7
 8003fd6:	3b38      	subs	r3, #56	; 0x38
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	6859      	ldr	r1, [r3, #4]
 8003fe2:	4878      	ldr	r0, [pc, #480]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8003fe4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	005b      	lsls	r3, r3, #1
 8003fea:	4413      	add	r3, r2
 8003fec:	00db      	lsls	r3, r3, #3
 8003fee:	3350      	adds	r3, #80	; 0x50
 8003ff0:	443b      	add	r3, r7
 8003ff2:	3b38      	subs	r3, #56	; 0x38
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	f021 0210 	bic.w	r2, r1, #16
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4403      	add	r3, r0
 8004000:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004002:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004004:	4613      	mov	r3, r2
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	4413      	add	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	3350      	adds	r3, #80	; 0x50
 800400e:	443b      	add	r3, r7
 8004010:	3b30      	subs	r3, #48	; 0x30
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d021      	beq.n	800405c <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004018:	496a      	ldr	r1, [pc, #424]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 800401a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800401c:	4613      	mov	r3, r2
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	4413      	add	r3, r2
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	3350      	adds	r3, #80	; 0x50
 8004026:	443b      	add	r3, r7
 8004028:	3b30      	subs	r3, #48	; 0x30
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3b01      	subs	r3, #1
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	009b      	lsls	r3, r3, #2
 8004034:	440b      	add	r3, r1
 8004036:	6859      	ldr	r1, [r3, #4]
 8004038:	4862      	ldr	r0, [pc, #392]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 800403a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800403c:	4613      	mov	r3, r2
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	4413      	add	r3, r2
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	3350      	adds	r3, #80	; 0x50
 8004046:	443b      	add	r3, r7
 8004048:	3b30      	subs	r3, #48	; 0x30
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	3b01      	subs	r3, #1
 800404e:	f003 0301 	and.w	r3, r3, #1
 8004052:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4403      	add	r3, r0
 800405a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800405c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800405e:	4613      	mov	r3, r2
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	4413      	add	r3, r2
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	3350      	adds	r3, #80	; 0x50
 8004068:	443b      	add	r3, r7
 800406a:	3b2c      	subs	r3, #44	; 0x2c
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d021      	beq.n	80040b6 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004072:	4954      	ldr	r1, [pc, #336]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8004074:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004076:	4613      	mov	r3, r2
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4413      	add	r3, r2
 800407c:	00db      	lsls	r3, r3, #3
 800407e:	3350      	adds	r3, #80	; 0x50
 8004080:	443b      	add	r3, r7
 8004082:	3b2c      	subs	r3, #44	; 0x2c
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	3b01      	subs	r3, #1
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	6859      	ldr	r1, [r3, #4]
 8004092:	484c      	ldr	r0, [pc, #304]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 8004094:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004096:	4613      	mov	r3, r2
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	4413      	add	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	3350      	adds	r3, #80	; 0x50
 80040a0:	443b      	add	r3, r7
 80040a2:	3b2c      	subs	r3, #44	; 0x2c
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4403      	add	r3, r0
 80040b4:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	6819      	ldr	r1, [r3, #0]
 80040ba:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80040be:	4613      	mov	r3, r2
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	4413      	add	r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	3350      	adds	r3, #80	; 0x50
 80040c8:	443b      	add	r3, r7
 80040ca:	3b3c      	subs	r3, #60	; 0x3c
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4299      	cmp	r1, r3
 80040d0:	d038      	beq.n	8004144 <HAL_OSPIM_Config+0x488>
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	6859      	ldr	r1, [r3, #4]
 80040d6:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80040da:	4613      	mov	r3, r2
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	4413      	add	r3, r2
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	3350      	adds	r3, #80	; 0x50
 80040e4:	443b      	add	r3, r7
 80040e6:	3b38      	subs	r3, #56	; 0x38
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4299      	cmp	r1, r3
 80040ec:	d02a      	beq.n	8004144 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	6899      	ldr	r1, [r3, #8]
 80040f2:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80040f6:	4613      	mov	r3, r2
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	4413      	add	r3, r2
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	3350      	adds	r3, #80	; 0x50
 8004100:	443b      	add	r3, r7
 8004102:	3b34      	subs	r3, #52	; 0x34
 8004104:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8004106:	4299      	cmp	r1, r3
 8004108:	d01c      	beq.n	8004144 <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	68d9      	ldr	r1, [r3, #12]
 800410e:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004112:	4613      	mov	r3, r2
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	4413      	add	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	3350      	adds	r3, #80	; 0x50
 800411c:	443b      	add	r3, r7
 800411e:	3b30      	subs	r3, #48	; 0x30
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4299      	cmp	r1, r3
 8004124:	d00e      	beq.n	8004144 <HAL_OSPIM_Config+0x488>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	6919      	ldr	r1, [r3, #16]
 800412a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800412e:	4613      	mov	r3, r2
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	4413      	add	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	3350      	adds	r3, #80	; 0x50
 8004138:	443b      	add	r3, r7
 800413a:	3b2c      	subs	r3, #44	; 0x2c
 800413c:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800413e:	4299      	cmp	r1, r3
 8004140:	f040 810e 	bne.w	8004360 <HAL_OSPIM_Config+0x6a4>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	6819      	ldr	r1, [r3, #0]
 8004148:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800414c:	4613      	mov	r3, r2
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	4413      	add	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	3350      	adds	r3, #80	; 0x50
 8004156:	443b      	add	r3, r7
 8004158:	3b3c      	subs	r3, #60	; 0x3c
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4299      	cmp	r1, r3
 800415e:	d133      	bne.n	80041c8 <HAL_OSPIM_Config+0x50c>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	6859      	ldr	r1, [r3, #4]
 8004164:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004168:	4613      	mov	r3, r2
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	4413      	add	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	3350      	adds	r3, #80	; 0x50
 8004172:	443b      	add	r3, r7
 8004174:	3b38      	subs	r3, #56	; 0x38
 8004176:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004178:	4299      	cmp	r1, r3
 800417a:	d125      	bne.n	80041c8 <HAL_OSPIM_Config+0x50c>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	68d9      	ldr	r1, [r3, #12]
 8004180:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004184:	4613      	mov	r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	4413      	add	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	3350      	adds	r3, #80	; 0x50
 800418e:	443b      	add	r3, r7
 8004190:	3b30      	subs	r3, #48	; 0x30
 8004192:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004194:	4299      	cmp	r1, r3
 8004196:	d117      	bne.n	80041c8 <HAL_OSPIM_Config+0x50c>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	6919      	ldr	r1, [r3, #16]
 800419c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80041a0:	4613      	mov	r3, r2
 80041a2:	005b      	lsls	r3, r3, #1
 80041a4:	4413      	add	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	3350      	adds	r3, #80	; 0x50
 80041aa:	443b      	add	r3, r7
 80041ac:	3b2c      	subs	r3, #44	; 0x2c
 80041ae:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80041b0:	4299      	cmp	r1, r3
 80041b2:	d109      	bne.n	80041c8 <HAL_OSPIM_Config+0x50c>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80041b4:	4b03      	ldr	r3, [pc, #12]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a02      	ldr	r2, [pc, #8]	; (80041c4 <HAL_OSPIM_Config+0x508>)
 80041ba:	f043 0301 	orr.w	r3, r3, #1
 80041be:	6013      	str	r3, [r2, #0]
 80041c0:	e0ce      	b.n	8004360 <HAL_OSPIM_Config+0x6a4>
 80041c2:	bf00      	nop
 80041c4:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80041c8:	49a4      	ldr	r1, [pc, #656]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80041ca:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80041ce:	4613      	mov	r3, r2
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	4413      	add	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	3350      	adds	r3, #80	; 0x50
 80041d8:	443b      	add	r3, r7
 80041da:	3b3c      	subs	r3, #60	; 0x3c
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3b01      	subs	r3, #1
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	6859      	ldr	r1, [r3, #4]
 80041e6:	489d      	ldr	r0, [pc, #628]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80041e8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80041ec:	4613      	mov	r3, r2
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	4413      	add	r3, r2
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	3350      	adds	r3, #80	; 0x50
 80041f6:	443b      	add	r3, r7
 80041f8:	3b3c      	subs	r3, #60	; 0x3c
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3b01      	subs	r3, #1
 80041fe:	f021 0201 	bic.w	r2, r1, #1
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4403      	add	r3, r0
 8004206:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004208:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800420c:	4613      	mov	r3, r2
 800420e:	005b      	lsls	r3, r3, #1
 8004210:	4413      	add	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	3350      	adds	r3, #80	; 0x50
 8004216:	443b      	add	r3, r7
 8004218:	3b38      	subs	r3, #56	; 0x38
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d01f      	beq.n	8004260 <HAL_OSPIM_Config+0x5a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004220:	498e      	ldr	r1, [pc, #568]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004222:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004226:	4613      	mov	r3, r2
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	4413      	add	r3, r2
 800422c:	00db      	lsls	r3, r3, #3
 800422e:	3350      	adds	r3, #80	; 0x50
 8004230:	443b      	add	r3, r7
 8004232:	3b38      	subs	r3, #56	; 0x38
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	3b01      	subs	r3, #1
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	6859      	ldr	r1, [r3, #4]
 800423e:	4887      	ldr	r0, [pc, #540]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004240:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004244:	4613      	mov	r3, r2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	3350      	adds	r3, #80	; 0x50
 800424e:	443b      	add	r3, r7
 8004250:	3b38      	subs	r3, #56	; 0x38
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3b01      	subs	r3, #1
 8004256:	f021 0210 	bic.w	r2, r1, #16
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4403      	add	r3, r0
 800425e:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004260:	497e      	ldr	r1, [pc, #504]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004262:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004266:	4613      	mov	r3, r2
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	4413      	add	r3, r2
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	3350      	adds	r3, #80	; 0x50
 8004270:	443b      	add	r3, r7
 8004272:	3b34      	subs	r3, #52	; 0x34
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	3b01      	subs	r3, #1
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	440b      	add	r3, r1
 800427c:	6859      	ldr	r1, [r3, #4]
 800427e:	4877      	ldr	r0, [pc, #476]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004280:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004284:	4613      	mov	r3, r2
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	4413      	add	r3, r2
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	3350      	adds	r3, #80	; 0x50
 800428e:	443b      	add	r3, r7
 8004290:	3b34      	subs	r3, #52	; 0x34
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3b01      	subs	r3, #1
 8004296:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	4403      	add	r3, r0
 800429e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80042a0:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80042a4:	4613      	mov	r3, r2
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	4413      	add	r3, r2
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	3350      	adds	r3, #80	; 0x50
 80042ae:	443b      	add	r3, r7
 80042b0:	3b30      	subs	r3, #48	; 0x30
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d023      	beq.n	8004300 <HAL_OSPIM_Config+0x644>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80042b8:	4968      	ldr	r1, [pc, #416]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80042ba:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80042be:	4613      	mov	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	4413      	add	r3, r2
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	3350      	adds	r3, #80	; 0x50
 80042c8:	443b      	add	r3, r7
 80042ca:	3b30      	subs	r3, #48	; 0x30
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	440b      	add	r3, r1
 80042d8:	6859      	ldr	r1, [r3, #4]
 80042da:	4860      	ldr	r0, [pc, #384]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80042dc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80042e0:	4613      	mov	r3, r2
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	4413      	add	r3, r2
 80042e6:	00db      	lsls	r3, r3, #3
 80042e8:	3350      	adds	r3, #80	; 0x50
 80042ea:	443b      	add	r3, r7
 80042ec:	3b30      	subs	r3, #48	; 0x30
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3b01      	subs	r3, #1
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	4403      	add	r3, r0
 80042fe:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004300:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004304:	4613      	mov	r3, r2
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	4413      	add	r3, r2
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	3350      	adds	r3, #80	; 0x50
 800430e:	443b      	add	r3, r7
 8004310:	3b2c      	subs	r3, #44	; 0x2c
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d023      	beq.n	8004360 <HAL_OSPIM_Config+0x6a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004318:	4950      	ldr	r1, [pc, #320]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 800431a:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 800431e:	4613      	mov	r3, r2
 8004320:	005b      	lsls	r3, r3, #1
 8004322:	4413      	add	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	3350      	adds	r3, #80	; 0x50
 8004328:	443b      	add	r3, r7
 800432a:	3b2c      	subs	r3, #44	; 0x2c
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3b01      	subs	r3, #1
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	440b      	add	r3, r1
 8004338:	6859      	ldr	r1, [r3, #4]
 800433a:	4848      	ldr	r0, [pc, #288]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 800433c:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8004340:	4613      	mov	r3, r2
 8004342:	005b      	lsls	r3, r3, #1
 8004344:	4413      	add	r3, r2
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	3350      	adds	r3, #80	; 0x50
 800434a:	443b      	add	r3, r7
 800434c:	3b2c      	subs	r3, #44	; 0x2c
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	3b01      	subs	r3, #1
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4403      	add	r3, r0
 800435e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004360:	4a3e      	ldr	r2, [pc, #248]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	3b01      	subs	r3, #1
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004374:	025b      	lsls	r3, r3, #9
 8004376:	431a      	orrs	r2, r3
 8004378:	4938      	ldr	r1, [pc, #224]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	3b01      	subs	r3, #1
 8004380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d018      	beq.n	80043c4 <HAL_OSPIM_Config+0x708>
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800439a:	d813      	bhi.n	80043c4 <HAL_OSPIM_Config+0x708>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	1e5a      	subs	r2, r3, #1
 80043a2:	4b2e      	ldr	r3, [pc, #184]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	0c1b      	lsrs	r3, r3, #16
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d90a      	bls.n	80043c4 <HAL_OSPIM_Config+0x708>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 80043ae:	4b2b      	ldr	r3, [pc, #172]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	041b      	lsls	r3, r3, #16
 80043be:	4927      	ldr	r1, [pc, #156]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80043c4:	4b25      	ldr	r3, [pc, #148]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 809a 	beq.w	8004506 <HAL_OSPIM_Config+0x84a>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 80043d2:	4a22      	ldr	r2, [pc, #136]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	3b01      	subs	r3, #1
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4413      	add	r3, r2
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f023 0203 	bic.w	r2, r3, #3
 80043e4:	491d      	ldr	r1, [pc, #116]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3b01      	subs	r3, #1
 80043ec:	f042 0201 	orr.w	r2, r2, #1
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d011      	beq.n	8004422 <HAL_OSPIM_Config+0x766>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 80043fe:	4a17      	ldr	r2, [pc, #92]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	3b01      	subs	r3, #1
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004410:	4912      	ldr	r1, [pc, #72]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	3b01      	subs	r3, #1
 8004418:	f042 0210 	orr.w	r2, r2, #16
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d018      	beq.n	8004460 <HAL_OSPIM_Config+0x7a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800442e:	4a0b      	ldr	r2, [pc, #44]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	3b01      	subs	r3, #1
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	4413      	add	r3, r2
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004444:	4905      	ldr	r1, [pc, #20]	; (800445c <HAL_OSPIM_Config+0x7a0>)
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	3b01      	subs	r3, #1
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	440b      	add	r3, r1
 8004458:	605a      	str	r2, [r3, #4]
 800445a:	e01b      	b.n	8004494 <HAL_OSPIM_Config+0x7d8>
 800445c:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d015      	beq.n	8004494 <HAL_OSPIM_Config+0x7d8>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004468:	4a8a      	ldr	r2, [pc, #552]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	68db      	ldr	r3, [r3, #12]
 800446e:	3b01      	subs	r3, #1
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	4413      	add	r3, r2
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800447e:	4985      	ldr	r1, [pc, #532]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	3b01      	subs	r3, #1
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d016      	beq.n	80044ce <HAL_OSPIM_Config+0x812>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80044a0:	4a7c      	ldr	r2, [pc, #496]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80044b6:	4977      	ldr	r1, [pc, #476]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	691b      	ldr	r3, [r3, #16]
 80044bc:	3b01      	subs	r3, #1
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	440b      	add	r3, r1
 80044ca:	605a      	str	r2, [r3, #4]
 80044cc:	e0c3      	b.n	8004656 <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 80bf 	beq.w	8004656 <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80044d8:	4a6e      	ldr	r2, [pc, #440]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	3b01      	subs	r3, #1
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	009b      	lsls	r3, r3, #2
 80044e6:	4413      	add	r3, r2
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80044ee:	4969      	ldr	r1, [pc, #420]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	440b      	add	r3, r1
 8004502:	605a      	str	r2, [r3, #4]
 8004504:	e0a7      	b.n	8004656 <HAL_OSPIM_Config+0x99a>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004506:	4a63      	ldr	r2, [pc, #396]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3b01      	subs	r3, #1
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	4413      	add	r3, r2
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f023 0203 	bic.w	r2, r3, #3
 8004518:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	431a      	orrs	r2, r3
 800451e:	495d      	ldr	r1, [pc, #372]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3b01      	subs	r3, #1
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d014      	beq.n	8004562 <HAL_OSPIM_Config+0x8a6>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004538:	4a56      	ldr	r2, [pc, #344]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	3b01      	subs	r3, #1
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800454a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800454c:	015b      	lsls	r3, r3, #5
 800454e:	431a      	orrs	r2, r3
 8004550:	4950      	ldr	r1, [pc, #320]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	3b01      	subs	r3, #1
 8004558:	f042 0210 	orr.w	r2, r2, #16
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d019      	beq.n	80045a2 <HAL_OSPIM_Config+0x8e6>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800456e:	4a49      	ldr	r2, [pc, #292]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	3b01      	subs	r3, #1
 8004576:	f003 0301 	and.w	r3, r3, #1
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004584:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004586:	049b      	lsls	r3, r3, #18
 8004588:	431a      	orrs	r2, r3
 800458a:	4942      	ldr	r1, [pc, #264]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	3b01      	subs	r3, #1
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	440b      	add	r3, r1
 800459e:	605a      	str	r2, [r3, #4]
 80045a0:	e01c      	b.n	80045dc <HAL_OSPIM_Config+0x920>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d018      	beq.n	80045dc <HAL_OSPIM_Config+0x920>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80045aa:	4a3a      	ldr	r2, [pc, #232]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	f003 0301 	and.w	r3, r3, #1
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4413      	add	r3, r2
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80045c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045c2:	069b      	lsls	r3, r3, #26
 80045c4:	431a      	orrs	r2, r3
 80045c6:	4933      	ldr	r1, [pc, #204]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	440b      	add	r3, r1
 80045da:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d019      	beq.n	800461c <HAL_OSPIM_Config+0x960>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80045e8:	4a2a      	ldr	r2, [pc, #168]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	3b01      	subs	r3, #1
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	4413      	add	r3, r2
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80045fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004600:	049b      	lsls	r3, r3, #18
 8004602:	431a      	orrs	r2, r3
 8004604:	4923      	ldr	r1, [pc, #140]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	3b01      	subs	r3, #1
 800460c:	f003 0301 	and.w	r3, r3, #1
 8004610:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	605a      	str	r2, [r3, #4]
 800461a:	e01c      	b.n	8004656 <HAL_OSPIM_Config+0x99a>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d018      	beq.n	8004656 <HAL_OSPIM_Config+0x99a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004624:	4a1b      	ldr	r2, [pc, #108]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	3b01      	subs	r3, #1
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4413      	add	r3, r2
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800463a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800463c:	069b      	lsls	r3, r3, #26
 800463e:	431a      	orrs	r2, r3
 8004640:	4914      	ldr	r1, [pc, #80]	; (8004694 <HAL_OSPIM_Config+0x9d8>)
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	3b01      	subs	r3, #1
 8004648:	f003 0301 	and.w	r3, r3, #1
 800464c:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	440b      	add	r3, r1
 8004654:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004656:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b00      	cmp	r3, #0
 8004660:	d005      	beq.n	800466e <HAL_OSPIM_Config+0x9b2>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <HAL_OSPIM_Config+0x9dc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a0c      	ldr	r2, [pc, #48]	; (8004698 <HAL_OSPIM_Config+0x9dc>)
 8004668:	f043 0301 	orr.w	r3, r3, #1
 800466c:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800466e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d005      	beq.n	8004686 <HAL_OSPIM_Config+0x9ca>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800467a:	4b08      	ldr	r3, [pc, #32]	; (800469c <HAL_OSPIM_Config+0x9e0>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a07      	ldr	r2, [pc, #28]	; (800469c <HAL_OSPIM_Config+0x9e0>)
 8004680:	f043 0301 	orr.w	r3, r3, #1
 8004684:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004686:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800468a:	4618      	mov	r0, r3
 800468c:	3750      	adds	r7, #80	; 0x50
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	420c4000 	.word	0x420c4000
 8004698:	420d1400 	.word	0x420d1400
 800469c:	420d2400 	.word	0x420d2400

080046a0 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	603b      	str	r3, [r7, #0]
 80046ac:	4613      	mov	r3, r2
 80046ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80046b0:	e022      	b.n	80046f8 <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b8:	d01e      	beq.n	80046f8 <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ba:	f7fe fb41 	bl	8002d40 <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d302      	bcc.n	80046d0 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d113      	bne.n	80046f8 <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	6a1a      	ldr	r2, [r3, #32]
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	401a      	ands	r2, r3
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d00b      	beq.n	80046f8 <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046e6:	651a      	str	r2, [r3, #80]	; 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ec:	f043 0201 	orr.w	r2, r3, #1
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	655a      	str	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e00e      	b.n	8004716 <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6a1a      	ldr	r2, [r3, #32]
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	4013      	ands	r3, r2
 8004702:	2b00      	cmp	r3, #0
 8004704:	bf14      	ite	ne
 8004706:	2301      	movne	r3, #1
 8004708:	2300      	moveq	r3, #0
 800470a:	b2db      	uxtb	r3, r3
 800470c:	461a      	mov	r2, r3
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	429a      	cmp	r2, r3
 8004712:	d1ce      	bne.n	80046b2 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
	...

08004720 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	6039      	str	r1, [r7, #0]
 800472a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d005      	beq.n	8004746 <OSPIM_GetConfig+0x26>
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	2b02      	cmp	r3, #2
 800473e:	d802      	bhi.n	8004746 <OSPIM_GetConfig+0x26>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d102      	bne.n	800474c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	75fb      	strb	r3, [r7, #23]
 800474a:	e098      	b.n	800487e <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	2200      	movs	r2, #0
 8004756:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2200      	movs	r2, #0
 800475c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	2200      	movs	r2, #0
 8004762:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2200      	movs	r2, #0
 8004768:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d10b      	bne.n	8004788 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8004770:	4b46      	ldr	r3, [pc, #280]	; (800488c <OSPIM_GetConfig+0x16c>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0301 	and.w	r3, r3, #1
 8004778:	2b00      	cmp	r3, #0
 800477a:	d102      	bne.n	8004782 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 800477c:	4b44      	ldr	r3, [pc, #272]	; (8004890 <OSPIM_GetConfig+0x170>)
 800477e:	613b      	str	r3, [r7, #16]
 8004780:	e002      	b.n	8004788 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8004782:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004786:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004788:	2300      	movs	r3, #0
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	e074      	b.n	8004878 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 800478e:	4a3f      	ldr	r2, [pc, #252]	; (800488c <OSPIM_GetConfig+0x16c>)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4413      	add	r3, r2
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00a      	beq.n	80047ba <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80047a4:	68ba      	ldr	r2, [r7, #8]
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	4053      	eors	r3, r2
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d103      	bne.n	80047ba <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	f003 0310 	and.w	r3, r3, #16
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00a      	beq.n	80047da <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	4053      	eors	r3, r2
 80047ca:	f003 0320 	and.w	r3, r3, #32
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d103      	bne.n	80047da <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1c5a      	adds	r2, r3, #1
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00a      	beq.n	80047fa <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	4053      	eors	r3, r2
 80047ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d103      	bne.n	80047fa <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d018      	beq.n	8004836 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4053      	eors	r3, r2
 800480a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d111      	bne.n	8004836 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d106      	bne.n	800482a <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	3301      	adds	r3, #1
 8004820:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	60da      	str	r2, [r3, #12]
 8004828:	e005      	b.n	8004836 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	3301      	adds	r3, #1
 800482e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800483c:	2b00      	cmp	r3, #0
 800483e:	d018      	beq.n	8004872 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	4053      	eors	r3, r2
 8004846:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d111      	bne.n	8004872 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d106      	bne.n	8004866 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	3301      	adds	r3, #1
 800485c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	611a      	str	r2, [r3, #16]
 8004864:	e005      	b.n	8004872 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	3301      	adds	r3, #1
 800486a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	3301      	adds	r3, #1
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d987      	bls.n	800478e <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 800487e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004880:	4618      	mov	r0, r3
 8004882:	371c      	adds	r7, #28
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr
 800488c:	420c4000 	.word	0x420c4000
 8004890:	04040222 	.word	0x04040222

08004894 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 0202 	orr.w	r2, r2, #2
 80048b0:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2208      	movs	r2, #8
 80048b6:	651a      	str	r2, [r3, #80]	; 0x50

  if (hospi->Instance == OCTOSPI1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a15      	ldr	r2, [pc, #84]	; (8004914 <HAL_OSPI_DLYB_SetConfig+0x80>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d109      	bne.n	80048d6 <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 80048c2:	4815      	ldr	r0, [pc, #84]	; (8004918 <HAL_OSPI_DLYB_SetConfig+0x84>)
 80048c4:	f7ff f8aa 	bl	8003a1c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 80048c8:	6839      	ldr	r1, [r7, #0]
 80048ca:	4813      	ldr	r0, [pc, #76]	; (8004918 <HAL_OSPI_DLYB_SetConfig+0x84>)
 80048cc:	f006 fa5e 	bl	800ad8c <LL_DLYB_SetDelay>
    status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	73fb      	strb	r3, [r7, #15]
 80048d4:	e00d      	b.n	80048f2 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

  else if (hospi->Instance == OCTOSPI2)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a10      	ldr	r2, [pc, #64]	; (800491c <HAL_OSPI_DLYB_SetConfig+0x88>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d108      	bne.n	80048f2 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 80048e0:	480f      	ldr	r0, [pc, #60]	; (8004920 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 80048e2:	f7ff f89b 	bl	8003a1c <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 80048e6:	6839      	ldr	r1, [r7, #0]
 80048e8:	480d      	ldr	r0, [pc, #52]	; (8004920 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 80048ea:	f006 fa4f 	bl	800ad8c <LL_DLYB_SetDelay>
    status = HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff f95e 	bl	8003bb4 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	689a      	ldr	r2, [r3, #8]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f022 0202 	bic.w	r2, r2, #2
 8004906:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 8004908:	7bfb      	ldrb	r3, [r7, #15]
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	420d1400 	.word	0x420d1400
 8004918:	420cf000 	.word	0x420cf000
 800491c:	420d2400 	.word	0x420d2400
 8004920:	420cf400 	.word	0x420cf400

08004924 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004926:	b08f      	sub	sp, #60	; 0x3c
 8004928:	af0a      	add	r7, sp, #40	; 0x28
 800492a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e116      	b.n	8004b64 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (STM32U575xx) || defined (STM32U585xx)
  USBx = hpcd->Instance;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	60bb      	str	r3, [r7, #8]
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	d106      	bne.n	8004956 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7fd ffb7 	bl	80028c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2203      	movs	r2, #3
 800495a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined (STM32U575xx) || defined (STM32U585xx)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004962:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004966:	2b00      	cmp	r3, #0
 8004968:	d102      	bne.n	8004970 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (STM32U575xx) || defined (STM32U585xx) */
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4618      	mov	r0, r3
 8004976:	f006 fc25 	bl	800b1c4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	603b      	str	r3, [r7, #0]
 8004980:	687e      	ldr	r6, [r7, #4]
 8004982:	466d      	mov	r5, sp
 8004984:	f106 0410 	add.w	r4, r6, #16
 8004988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800498a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800498c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800498e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004990:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004994:	e885 0003 	stmia.w	r5, {r0, r1}
 8004998:	1d33      	adds	r3, r6, #4
 800499a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800499c:	6838      	ldr	r0, [r7, #0]
 800499e:	f006 fbe5 	bl	800b16c <USB_CoreInit>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e0d7      	b.n	8004b64 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2100      	movs	r1, #0
 80049ba:	4618      	mov	r0, r3
 80049bc:	f006 fc13 	bl	800b1e6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049c0:	2300      	movs	r3, #0
 80049c2:	73fb      	strb	r3, [r7, #15]
 80049c4:	e04a      	b.n	8004a5c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80049c6:	7bfa      	ldrb	r2, [r7, #15]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	00db      	lsls	r3, r3, #3
 80049ce:	4413      	add	r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	333d      	adds	r3, #61	; 0x3d
 80049d6:	2201      	movs	r2, #1
 80049d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80049da:	7bfa      	ldrb	r2, [r7, #15]
 80049dc:	6879      	ldr	r1, [r7, #4]
 80049de:	4613      	mov	r3, r2
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4413      	add	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	440b      	add	r3, r1
 80049e8:	333c      	adds	r3, #60	; 0x3c
 80049ea:	7bfa      	ldrb	r2, [r7, #15]
 80049ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80049ee:	7bfa      	ldrb	r2, [r7, #15]
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
 80049f2:	b298      	uxth	r0, r3
 80049f4:	6879      	ldr	r1, [r7, #4]
 80049f6:	4613      	mov	r3, r2
 80049f8:	00db      	lsls	r3, r3, #3
 80049fa:	4413      	add	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	440b      	add	r3, r1
 8004a00:	3344      	adds	r3, #68	; 0x44
 8004a02:	4602      	mov	r2, r0
 8004a04:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004a06:	7bfa      	ldrb	r2, [r7, #15]
 8004a08:	6879      	ldr	r1, [r7, #4]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	3340      	adds	r3, #64	; 0x40
 8004a16:	2200      	movs	r2, #0
 8004a18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004a1a:	7bfa      	ldrb	r2, [r7, #15]
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	00db      	lsls	r3, r3, #3
 8004a22:	4413      	add	r3, r2
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	440b      	add	r3, r1
 8004a28:	3348      	adds	r3, #72	; 0x48
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004a2e:	7bfa      	ldrb	r2, [r7, #15]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	00db      	lsls	r3, r3, #3
 8004a36:	4413      	add	r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	334c      	adds	r3, #76	; 0x4c
 8004a3e:	2200      	movs	r2, #0
 8004a40:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004a42:	7bfa      	ldrb	r2, [r7, #15]
 8004a44:	6879      	ldr	r1, [r7, #4]
 8004a46:	4613      	mov	r3, r2
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	4413      	add	r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	440b      	add	r3, r1
 8004a50:	3354      	adds	r3, #84	; 0x54
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	73fb      	strb	r3, [r7, #15]
 8004a5c:	7bfa      	ldrb	r2, [r7, #15]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d3af      	bcc.n	80049c6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004a66:	2300      	movs	r3, #0
 8004a68:	73fb      	strb	r3, [r7, #15]
 8004a6a:	e044      	b.n	8004af6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004a6c:	7bfa      	ldrb	r2, [r7, #15]
 8004a6e:	6879      	ldr	r1, [r7, #4]
 8004a70:	4613      	mov	r3, r2
 8004a72:	00db      	lsls	r3, r3, #3
 8004a74:	4413      	add	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004a7e:	2200      	movs	r2, #0
 8004a80:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004a82:	7bfa      	ldrb	r2, [r7, #15]
 8004a84:	6879      	ldr	r1, [r7, #4]
 8004a86:	4613      	mov	r3, r2
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	440b      	add	r3, r1
 8004a90:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004a94:	7bfa      	ldrb	r2, [r7, #15]
 8004a96:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004a98:	7bfa      	ldrb	r2, [r7, #15]
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	440b      	add	r3, r1
 8004aa6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004aaa:	2200      	movs	r2, #0
 8004aac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004aae:	7bfa      	ldrb	r2, [r7, #15]
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	4413      	add	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	440b      	add	r3, r1
 8004abc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ac4:	7bfa      	ldrb	r2, [r7, #15]
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	00db      	lsls	r3, r3, #3
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ada:	7bfa      	ldrb	r2, [r7, #15]
 8004adc:	6879      	ldr	r1, [r7, #4]
 8004ade:	4613      	mov	r3, r2
 8004ae0:	00db      	lsls	r3, r3, #3
 8004ae2:	4413      	add	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	440b      	add	r3, r1
 8004ae8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004aec:	2200      	movs	r2, #0
 8004aee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
 8004af2:	3301      	adds	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
 8004af6:	7bfa      	ldrb	r2, [r7, #15]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d3b5      	bcc.n	8004a6c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	603b      	str	r3, [r7, #0]
 8004b06:	687e      	ldr	r6, [r7, #4]
 8004b08:	466d      	mov	r5, sp
 8004b0a:	f106 0410 	add.w	r4, r6, #16
 8004b0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004b14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004b16:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004b1a:	e885 0003 	stmia.w	r5, {r0, r1}
 8004b1e:	1d33      	adds	r3, r6, #4
 8004b20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004b22:	6838      	ldr	r0, [r7, #0]
 8004b24:	f006 fbac 	bl	800b280 <USB_DevInit>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2202      	movs	r2, #2
 8004b32:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e014      	b.n	8004b64 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d102      	bne.n	8004b58 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f80a 	bl	8004b6c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f006 fd5a 	bl	800b616 <USB_DevDisconnect>

  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b6c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b9e:	f043 0303 	orr.w	r3, r3, #3
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004bbc:	4b34      	ldr	r3, [pc, #208]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004bc4:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d101      	bne.n	8004bd2 <HAL_PWREx_ControlVoltageScaling+0x1e>
  {
    return HAL_OK;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	e057      	b.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0xce>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd8:	d90a      	bls.n	8004bf0 <HAL_PWREx_ControlVoltageScaling+0x3c>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004bda:	4b2d      	ldr	r3, [pc, #180]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	4a2a      	ldr	r2, [pc, #168]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004be8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bec:	60d3      	str	r3, [r2, #12]
 8004bee:	e007      	b.n	8004c00 <HAL_PWREx_ControlVoltageScaling+0x4c>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004bf0:	4b27      	ldr	r3, [pc, #156]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004bf8:	4925      	ldr	r1, [pc, #148]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004c00:	4b24      	ldr	r3, [pc, #144]	; (8004c94 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a24      	ldr	r2, [pc, #144]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	099b      	lsrs	r3, r3, #6
 8004c0c:	2232      	movs	r2, #50	; 0x32
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	4a21      	ldr	r2, [pc, #132]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8004c14:	fba2 2303 	umull	r2, r3, r2, r3
 8004c18:	099b      	lsrs	r3, r3, #6
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004c1e:	e002      	b.n	8004c26 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    timeout--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004c26:	4b1a      	ldr	r3, [pc, #104]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d102      	bne.n	8004c38 <HAL_PWREx_ControlVoltageScaling+0x84>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1f3      	bne.n	8004c20 <HAL_PWREx_ControlVoltageScaling+0x6c>
  }

  /* Check time out */
  if (timeout != 0U)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d01b      	beq.n	8004c76 <HAL_PWREx_ControlVoltageScaling+0xc2>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004c3e:	4b15      	ldr	r3, [pc, #84]	; (8004c94 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8004c44:	fba2 2303 	umull	r2, r3, r2, r3
 8004c48:	099b      	lsrs	r3, r3, #6
 8004c4a:	2232      	movs	r2, #50	; 0x32
 8004c4c:	fb02 f303 	mul.w	r3, r2, r3
 8004c50:	4a11      	ldr	r2, [pc, #68]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8004c52:	fba2 2303 	umull	r2, r3, r2, r3
 8004c56:	099b      	lsrs	r3, r3, #6
 8004c58:	3301      	adds	r3, #1
 8004c5a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004c5c:	e002      	b.n	8004c64 <HAL_PWREx_ControlVoltageScaling+0xb0>
    {
      timeout--;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004c64:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <HAL_PWREx_ControlVoltageScaling+0xc2>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1f3      	bne.n	8004c5e <HAL_PWREx_ControlVoltageScaling+0xaa>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d101      	bne.n	8004c80 <HAL_PWREx_ControlVoltageScaling+0xcc>
  {
    return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e000      	b.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0xce>
  }

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	46020800 	.word	0x46020800
 8004c94:	20000000 	.word	0x20000000
 8004c98:	10624dd3 	.word	0x10624dd3

08004c9c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004ca2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ca4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	46020800 	.word	0x46020800

08004cb8 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004cc0:	4b22      	ldr	r3, [pc, #136]	; (8004d4c <HAL_PWREx_ConfigSupply+0x94>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a22      	ldr	r2, [pc, #136]	; (8004d50 <HAL_PWREx_ConfigSupply+0x98>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	099b      	lsrs	r3, r3, #6
 8004ccc:	2232      	movs	r2, #50	; 0x32
 8004cce:	fb02 f303 	mul.w	r3, r2, r3
 8004cd2:	4a1f      	ldr	r2, [pc, #124]	; (8004d50 <HAL_PWREx_ConfigSupply+0x98>)
 8004cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd8:	099b      	lsrs	r3, r3, #6
 8004cda:	3301      	adds	r3, #1
 8004cdc:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d113      	bne.n	8004d0c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004ce4:	4b1b      	ldr	r3, [pc, #108]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	4a1a      	ldr	r2, [pc, #104]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004cea:	f023 0302 	bic.w	r3, r3, #2
 8004cee:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004cf0:	e002      	b.n	8004cf8 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004cf8:	4b16      	ldr	r3, [pc, #88]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d116      	bne.n	8004d32 <HAL_PWREx_ConfigSupply+0x7a>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1f3      	bne.n	8004cf2 <HAL_PWREx_ConfigSupply+0x3a>
 8004d0a:	e012      	b.n	8004d32 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8004d0c:	4b11      	ldr	r3, [pc, #68]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	4a10      	ldr	r2, [pc, #64]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004d12:	f043 0302 	orr.w	r3, r3, #2
 8004d16:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004d18:	e002      	b.n	8004d20 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8004d20:	4b0c      	ldr	r3, [pc, #48]	; (8004d54 <HAL_PWREx_ConfigSupply+0x9c>)
 8004d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d102      	bne.n	8004d32 <HAL_PWREx_ConfigSupply+0x7a>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1f3      	bne.n	8004d1a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e000      	b.n	8004d3e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3714      	adds	r7, #20
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000000 	.word	0x20000000
 8004d50:	10624dd3 	.word	0x10624dd3
 8004d54:	46020800 	.word	0x46020800

08004d58 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8004d5c:	4b05      	ldr	r3, [pc, #20]	; (8004d74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	4a04      	ldr	r2, [pc, #16]	; (8004d74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004d62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d66:	6113      	str	r3, [r2, #16]
}
 8004d68:	bf00      	nop
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	46020800 	.word	0x46020800

08004d78 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8004d7c:	4b05      	ldr	r3, [pc, #20]	; (8004d94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	4a04      	ldr	r2, [pc, #16]	; (8004d94 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004d82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d86:	6113      	str	r3, [r2, #16]
}
 8004d88:	bf00      	nop
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	46020800 	.word	0x46020800

08004d98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08e      	sub	sp, #56	; 0x38
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d102      	bne.n	8004db2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f000 bec3 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004db2:	4b9c      	ldr	r3, [pc, #624]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	f003 030c 	and.w	r3, r3, #12
 8004dba:	633b      	str	r3, [r7, #48]	; 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dbc:	4b99      	ldr	r3, [pc, #612]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc0:	f003 0303 	and.w	r3, r3, #3
 8004dc4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0310 	and.w	r3, r3, #16
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 8172 	beq.w	80050b8 <HAL_RCC_OscConfig+0x320>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d007      	beq.n	8004dea <HAL_RCC_OscConfig+0x52>
 8004dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ddc:	2b0c      	cmp	r3, #12
 8004dde:	f040 80e4 	bne.w	8004faa <HAL_RCC_OscConfig+0x212>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	f040 80e0 	bne.w	8004faa <HAL_RCC_OscConfig+0x212>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004dea:	4b8e      	ldr	r3, [pc, #568]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0304 	and.w	r3, r3, #4
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d006      	beq.n	8004e04 <HAL_RCC_OscConfig+0x6c>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d102      	bne.n	8004e04 <HAL_RCC_OscConfig+0x6c>
      {
        return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f000 be9a 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004e08:	4b86      	ldr	r3, [pc, #536]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d004      	beq.n	8004e1e <HAL_RCC_OscConfig+0x86>
 8004e14:	4b83      	ldr	r3, [pc, #524]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004e1c:	e005      	b.n	8004e2a <HAL_RCC_OscConfig+0x92>
 8004e1e:	4b81      	ldr	r3, [pc, #516]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004e24:	041b      	lsls	r3, r3, #16
 8004e26:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d255      	bcs.n	8004eda <HAL_RCC_OscConfig+0x142>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10a      	bne.n	8004e4a <HAL_RCC_OscConfig+0xb2>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f001 f9d3 	bl	80061e4 <RCC_SetFlashLatencyFromMSIRange>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <HAL_RCC_OscConfig+0xb2>
            {
              return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	f000 be77 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004e4a:	4b76      	ldr	r3, [pc, #472]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	4a75      	ldr	r2, [pc, #468]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e50:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004e54:	6093      	str	r3, [r2, #8]
 8004e56:	4b73      	ldr	r3, [pc, #460]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e62:	4970      	ldr	r1, [pc, #448]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8004e70:	d309      	bcc.n	8004e86 <HAL_RCC_OscConfig+0xee>
 8004e72:	4b6c      	ldr	r3, [pc, #432]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f023 021f 	bic.w	r2, r3, #31
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	4969      	ldr	r1, [pc, #420]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	60cb      	str	r3, [r1, #12]
 8004e84:	e07e      	b.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	da0a      	bge.n	8004ea4 <HAL_RCC_OscConfig+0x10c>
 8004e8e:	4b65      	ldr	r3, [pc, #404]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	015b      	lsls	r3, r3, #5
 8004e9c:	4961      	ldr	r1, [pc, #388]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	60cb      	str	r3, [r1, #12]
 8004ea2:	e06f      	b.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eac:	d30a      	bcc.n	8004ec4 <HAL_RCC_OscConfig+0x12c>
 8004eae:	4b5d      	ldr	r3, [pc, #372]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
 8004eba:	029b      	lsls	r3, r3, #10
 8004ebc:	4959      	ldr	r1, [pc, #356]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60cb      	str	r3, [r1, #12]
 8004ec2:	e05f      	b.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
 8004ec4:	4b57      	ldr	r3, [pc, #348]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a1b      	ldr	r3, [r3, #32]
 8004ed0:	03db      	lsls	r3, r3, #15
 8004ed2:	4954      	ldr	r1, [pc, #336]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	60cb      	str	r3, [r1, #12]
 8004ed8:	e054      	b.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004eda:	4b52      	ldr	r3, [pc, #328]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	4a51      	ldr	r2, [pc, #324]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ee0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ee4:	6093      	str	r3, [r2, #8]
 8004ee6:	4b4f      	ldr	r3, [pc, #316]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef2:	494c      	ldr	r1, [pc, #304]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8004f00:	d309      	bcc.n	8004f16 <HAL_RCC_OscConfig+0x17e>
 8004f02:	4b48      	ldr	r3, [pc, #288]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f023 021f 	bic.w	r2, r3, #31
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	4945      	ldr	r1, [pc, #276]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60cb      	str	r3, [r1, #12]
 8004f14:	e028      	b.n	8004f68 <HAL_RCC_OscConfig+0x1d0>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	da0a      	bge.n	8004f34 <HAL_RCC_OscConfig+0x19c>
 8004f1e:	4b41      	ldr	r3, [pc, #260]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	015b      	lsls	r3, r3, #5
 8004f2c:	493d      	ldr	r1, [pc, #244]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	60cb      	str	r3, [r1, #12]
 8004f32:	e019      	b.n	8004f68 <HAL_RCC_OscConfig+0x1d0>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f3c:	d30a      	bcc.n	8004f54 <HAL_RCC_OscConfig+0x1bc>
 8004f3e:	4b39      	ldr	r3, [pc, #228]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	029b      	lsls	r3, r3, #10
 8004f4c:	4935      	ldr	r1, [pc, #212]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60cb      	str	r3, [r1, #12]
 8004f52:	e009      	b.n	8004f68 <HAL_RCC_OscConfig+0x1d0>
 8004f54:	4b33      	ldr	r3, [pc, #204]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	03db      	lsls	r3, r3, #15
 8004f62:	4930      	ldr	r1, [pc, #192]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10a      	bne.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	4618      	mov	r0, r3
 8004f74:	f001 f936 	bl	80061e4 <RCC_SetFlashLatencyFromMSIRange>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_RCC_OscConfig+0x1ec>
            {
              return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	f000 bdda 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8004f84:	f001 f8d8 	bl	8006138 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004f88:	4b27      	ldr	r3, [pc, #156]	; (8005028 <HAL_RCC_OscConfig+0x290>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fd fe8d 	bl	8002cac <HAL_InitTick>
 8004f92:	4603      	mov	r3, r0
 8004f94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (status != HAL_OK)
 8004f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 808a 	beq.w	80050b6 <HAL_RCC_OscConfig+0x31e>
        {
          return status;
 8004fa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fa6:	f000 bdc7 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	69db      	ldr	r3, [r3, #28]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d066      	beq.n	8005080 <HAL_RCC_OscConfig+0x2e8>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004fb2:	4b1c      	ldr	r3, [pc, #112]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a1b      	ldr	r2, [pc, #108]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004fb8:	f043 0301 	orr.w	r3, r3, #1
 8004fbc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004fbe:	f7fd febf 	bl	8002d40 <HAL_GetTick>
 8004fc2:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004fc4:	e009      	b.n	8004fda <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fc6:	f7fd febb 	bl	8002d40 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d902      	bls.n	8004fda <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	f000 bdaf 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004fda:	4b12      	ldr	r3, [pc, #72]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0304 	and.w	r3, r3, #4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0ef      	beq.n	8004fc6 <HAL_RCC_OscConfig+0x22e>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004fe6:	4b0f      	ldr	r3, [pc, #60]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	4a0e      	ldr	r2, [pc, #56]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004fec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004ff0:	6093      	str	r3, [r2, #8]
 8004ff2:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	4909      	ldr	r1, [pc, #36]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8005000:	4313      	orrs	r3, r2
 8005002:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800500c:	d30e      	bcc.n	800502c <HAL_RCC_OscConfig+0x294>
 800500e:	4b05      	ldr	r3, [pc, #20]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f023 021f 	bic.w	r2, r3, #31
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	4902      	ldr	r1, [pc, #8]	; (8005024 <HAL_RCC_OscConfig+0x28c>)
 800501c:	4313      	orrs	r3, r2
 800501e:	60cb      	str	r3, [r1, #12]
 8005020:	e04a      	b.n	80050b8 <HAL_RCC_OscConfig+0x320>
 8005022:	bf00      	nop
 8005024:	46020c00 	.word	0x46020c00
 8005028:	20000004 	.word	0x20000004
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	2b00      	cmp	r3, #0
 8005032:	da0a      	bge.n	800504a <HAL_RCC_OscConfig+0x2b2>
 8005034:	4b9b      	ldr	r3, [pc, #620]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a1b      	ldr	r3, [r3, #32]
 8005040:	015b      	lsls	r3, r3, #5
 8005042:	4998      	ldr	r1, [pc, #608]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005044:	4313      	orrs	r3, r2
 8005046:	60cb      	str	r3, [r1, #12]
 8005048:	e036      	b.n	80050b8 <HAL_RCC_OscConfig+0x320>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800504e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005052:	d30a      	bcc.n	800506a <HAL_RCC_OscConfig+0x2d2>
 8005054:	4b93      	ldr	r3, [pc, #588]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	029b      	lsls	r3, r3, #10
 8005062:	4990      	ldr	r1, [pc, #576]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005064:	4313      	orrs	r3, r2
 8005066:	60cb      	str	r3, [r1, #12]
 8005068:	e026      	b.n	80050b8 <HAL_RCC_OscConfig+0x320>
 800506a:	4b8e      	ldr	r3, [pc, #568]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	03db      	lsls	r3, r3, #15
 8005078:	498a      	ldr	r1, [pc, #552]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800507a:	4313      	orrs	r3, r2
 800507c:	60cb      	str	r3, [r1, #12]
 800507e:	e01b      	b.n	80050b8 <HAL_RCC_OscConfig+0x320>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005080:	4b88      	ldr	r3, [pc, #544]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a87      	ldr	r2, [pc, #540]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005086:	f023 0301 	bic.w	r3, r3, #1
 800508a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800508c:	f7fd fe58 	bl	8002d40 <HAL_GetTick>
 8005090:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005092:	e009      	b.n	80050a8 <HAL_RCC_OscConfig+0x310>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005094:	f7fd fe54 	bl	8002d40 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d902      	bls.n	80050a8 <HAL_RCC_OscConfig+0x310>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	f000 bd48 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80050a8:	4b7e      	ldr	r3, [pc, #504]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1ef      	bne.n	8005094 <HAL_RCC_OscConfig+0x2fc>
 80050b4:	e000      	b.n	80050b8 <HAL_RCC_OscConfig+0x320>
      if ((READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U) && (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80050b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 8094 	beq.w	80051ee <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80050c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c8:	2b08      	cmp	r3, #8
 80050ca:	d005      	beq.n	80050d8 <HAL_RCC_OscConfig+0x340>
 80050cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ce:	2b0c      	cmp	r3, #12
 80050d0:	d110      	bne.n	80050f4 <HAL_RCC_OscConfig+0x35c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80050d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d4:	2b03      	cmp	r3, #3
 80050d6:	d10d      	bne.n	80050f4 <HAL_RCC_OscConfig+0x35c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d8:	4b72      	ldr	r3, [pc, #456]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 8083 	beq.w	80051ec <HAL_RCC_OscConfig+0x454>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d17e      	bne.n	80051ec <HAL_RCC_OscConfig+0x454>
      {
        return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	f000 bd22 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050fc:	d106      	bne.n	800510c <HAL_RCC_OscConfig+0x374>
 80050fe:	4b69      	ldr	r3, [pc, #420]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a68      	ldr	r2, [pc, #416]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005104:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005108:	6013      	str	r3, [r2, #0]
 800510a:	e041      	b.n	8005190 <HAL_RCC_OscConfig+0x3f8>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005114:	d112      	bne.n	800513c <HAL_RCC_OscConfig+0x3a4>
 8005116:	4b63      	ldr	r3, [pc, #396]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a62      	ldr	r2, [pc, #392]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800511c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	4b60      	ldr	r3, [pc, #384]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a5f      	ldr	r2, [pc, #380]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005128:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800512c:	6013      	str	r3, [r2, #0]
 800512e:	4b5d      	ldr	r3, [pc, #372]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a5c      	ldr	r2, [pc, #368]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005138:	6013      	str	r3, [r2, #0]
 800513a:	e029      	b.n	8005190 <HAL_RCC_OscConfig+0x3f8>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8005144:	d112      	bne.n	800516c <HAL_RCC_OscConfig+0x3d4>
 8005146:	4b57      	ldr	r3, [pc, #348]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a56      	ldr	r2, [pc, #344]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800514c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005150:	6013      	str	r3, [r2, #0]
 8005152:	4b54      	ldr	r3, [pc, #336]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a53      	ldr	r2, [pc, #332]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005158:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800515c:	6013      	str	r3, [r2, #0]
 800515e:	4b51      	ldr	r3, [pc, #324]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a50      	ldr	r2, [pc, #320]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	e011      	b.n	8005190 <HAL_RCC_OscConfig+0x3f8>
 800516c:	4b4d      	ldr	r3, [pc, #308]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a4c      	ldr	r2, [pc, #304]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005176:	6013      	str	r3, [r2, #0]
 8005178:	4b4a      	ldr	r3, [pc, #296]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a49      	ldr	r2, [pc, #292]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800517e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005182:	6013      	str	r3, [r2, #0]
 8005184:	4b47      	ldr	r3, [pc, #284]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a46      	ldr	r2, [pc, #280]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800518a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800518e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d014      	beq.n	80051c2 <HAL_RCC_OscConfig+0x42a>
      {
        tickstart = HAL_GetTick();
 8005198:	f7fd fdd2 	bl	8002d40 <HAL_GetTick>
 800519c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800519e:	e009      	b.n	80051b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051a0:	f7fd fdce 	bl	8002d40 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b64      	cmp	r3, #100	; 0x64
 80051ac:	d902      	bls.n	80051b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	f000 bcc2 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051b4:	4b3b      	ldr	r3, [pc, #236]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0ef      	beq.n	80051a0 <HAL_RCC_OscConfig+0x408>
 80051c0:	e015      	b.n	80051ee <HAL_RCC_OscConfig+0x456>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80051c2:	f7fd fdbd 	bl	8002d40 <HAL_GetTick>
 80051c6:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051c8:	e009      	b.n	80051de <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051ca:	f7fd fdb9 	bl	8002d40 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b64      	cmp	r3, #100	; 0x64
 80051d6:	d902      	bls.n	80051de <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	f000 bcad 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051de:	4b31      	ldr	r3, [pc, #196]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1ef      	bne.n	80051ca <HAL_RCC_OscConfig+0x432>
 80051ea:	e000      	b.n	80051ee <HAL_RCC_OscConfig+0x456>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d066      	beq.n	80052c8 <HAL_RCC_OscConfig+0x530>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80051fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fc:	2b04      	cmp	r3, #4
 80051fe:	d005      	beq.n	800520c <HAL_RCC_OscConfig+0x474>
 8005200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005202:	2b0c      	cmp	r3, #12
 8005204:	d11a      	bne.n	800523c <HAL_RCC_OscConfig+0x4a4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005208:	2b02      	cmp	r3, #2
 800520a:	d117      	bne.n	800523c <HAL_RCC_OscConfig+0x4a4>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800520c:	4b25      	ldr	r3, [pc, #148]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005214:	2b00      	cmp	r3, #0
 8005216:	d006      	beq.n	8005226 <HAL_RCC_OscConfig+0x48e>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d102      	bne.n	8005226 <HAL_RCC_OscConfig+0x48e>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	f000 bc89 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005226:	4b1f      	ldr	r3, [pc, #124]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005228:	691b      	ldr	r3, [r3, #16]
 800522a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	041b      	lsls	r3, r3, #16
 8005234:	491b      	ldr	r1, [pc, #108]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005236:	4313      	orrs	r3, r2
 8005238:	610b      	str	r3, [r1, #16]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800523a:	e045      	b.n	80052c8 <HAL_RCC_OscConfig+0x530>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d024      	beq.n	800528e <HAL_RCC_OscConfig+0x4f6>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8005244:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a16      	ldr	r2, [pc, #88]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800524a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800524e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005250:	f7fd fd76 	bl	8002d40 <HAL_GetTick>
 8005254:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005256:	e009      	b.n	800526c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005258:	f7fd fd72 	bl	8002d40 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d902      	bls.n	800526c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	f000 bc66 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800526c:	4b0d      	ldr	r3, [pc, #52]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0ef      	beq.n	8005258 <HAL_RCC_OscConfig+0x4c0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005278:	4b0a      	ldr	r3, [pc, #40]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	041b      	lsls	r3, r3, #16
 8005286:	4907      	ldr	r1, [pc, #28]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005288:	4313      	orrs	r3, r2
 800528a:	610b      	str	r3, [r1, #16]
 800528c:	e01c      	b.n	80052c8 <HAL_RCC_OscConfig+0x530>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 800528e:	4b05      	ldr	r3, [pc, #20]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a04      	ldr	r2, [pc, #16]	; (80052a4 <HAL_RCC_OscConfig+0x50c>)
 8005294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005298:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800529a:	f7fd fd51 	bl	8002d40 <HAL_GetTick>
 800529e:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052a0:	e00c      	b.n	80052bc <HAL_RCC_OscConfig+0x524>
 80052a2:	bf00      	nop
 80052a4:	46020c00 	.word	0x46020c00
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052a8:	f7fd fd4a 	bl	8002d40 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d902      	bls.n	80052bc <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	f000 bc3e 	b.w	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052bc:	4baf      	ldr	r3, [pc, #700]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1ef      	bne.n	80052a8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	f000 80c7 	beq.w	8005464 <HAL_RCC_OscConfig+0x6cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80052d6:	2300      	movs	r3, #0
 80052d8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052dc:	4ba7      	ldr	r3, [pc, #668]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80052de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052e2:	f003 0304 	and.w	r3, r3, #4
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d111      	bne.n	800530e <HAL_RCC_OscConfig+0x576>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052ea:	4ba4      	ldr	r3, [pc, #656]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80052ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052f0:	4aa2      	ldr	r2, [pc, #648]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80052f2:	f043 0304 	orr.w	r3, r3, #4
 80052f6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80052fa:	4ba0      	ldr	r3, [pc, #640]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80052fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	617b      	str	r3, [r7, #20]
 8005306:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005308:	2301      	movs	r3, #1
 800530a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800530e:	4b9c      	ldr	r3, [pc, #624]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 8005310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d118      	bne.n	800534c <HAL_RCC_OscConfig+0x5b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800531a:	4b99      	ldr	r3, [pc, #612]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	4a98      	ldr	r2, [pc, #608]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005326:	f7fd fd0b 	bl	8002d40 <HAL_GetTick>
 800532a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800532c:	e008      	b.n	8005340 <HAL_RCC_OscConfig+0x5a8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800532e:	f7fd fd07 	bl	8002d40 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b02      	cmp	r3, #2
 800533a:	d901      	bls.n	8005340 <HAL_RCC_OscConfig+0x5a8>
        {
          return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e3fb      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005340:	4b8f      	ldr	r3, [pc, #572]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 8005342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0f0      	beq.n	800532e <HAL_RCC_OscConfig+0x596>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d05f      	beq.n	8005414 <HAL_RCC_OscConfig+0x67c>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8005354:	4b89      	ldr	r3, [pc, #548]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005356:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800535a:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	699a      	ldr	r2, [r3, #24]
 8005360:	6a3b      	ldr	r3, [r7, #32]
 8005362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005366:	429a      	cmp	r2, r3
 8005368:	d037      	beq.n	80053da <HAL_RCC_OscConfig+0x642>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800536a:	6a3b      	ldr	r3, [r7, #32]
 800536c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d006      	beq.n	8005382 <HAL_RCC_OscConfig+0x5ea>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800537a:	2b00      	cmp	r3, #0
 800537c:	d101      	bne.n	8005382 <HAL_RCC_OscConfig+0x5ea>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e3da      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01b      	beq.n	80053c4 <HAL_RCC_OscConfig+0x62c>
        {
          __HAL_RCC_LSI_DISABLE();
 800538c:	4b7b      	ldr	r3, [pc, #492]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800538e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005392:	4a7a      	ldr	r2, [pc, #488]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005394:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8005398:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

          tickstart = HAL_GetTick();
 800539c:	f7fd fcd0 	bl	8002d40 <HAL_GetTick>
 80053a0:	62b8      	str	r0, [r7, #40]	; 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80053a2:	e008      	b.n	80053b6 <HAL_RCC_OscConfig+0x61e>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053a4:	f7fd fccc 	bl	8002d40 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d901      	bls.n	80053b6 <HAL_RCC_OscConfig+0x61e>
            {
              return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e3c0      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80053b6:	4b71      	ldr	r3, [pc, #452]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80053b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80053bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1ef      	bne.n	80053a4 <HAL_RCC_OscConfig+0x60c>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80053c4:	4b6d      	ldr	r3, [pc, #436]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80053c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80053ca:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	496a      	ldr	r1, [pc, #424]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80053da:	4b68      	ldr	r3, [pc, #416]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80053dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80053e0:	4a66      	ldr	r2, [pc, #408]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 80053e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80053e6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 80053ea:	f7fd fca9 	bl	8002d40 <HAL_GetTick>
 80053ee:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80053f0:	e008      	b.n	8005404 <HAL_RCC_OscConfig+0x66c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053f2:	f7fd fca5 	bl	8002d40 <HAL_GetTick>
 80053f6:	4602      	mov	r2, r0
 80053f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053fa:	1ad3      	subs	r3, r2, r3
 80053fc:	2b02      	cmp	r3, #2
 80053fe:	d901      	bls.n	8005404 <HAL_RCC_OscConfig+0x66c>
        {
          return HAL_TIMEOUT;
 8005400:	2303      	movs	r3, #3
 8005402:	e399      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005404:	4b5d      	ldr	r3, [pc, #372]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005406:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800540a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0ef      	beq.n	80053f2 <HAL_RCC_OscConfig+0x65a>
 8005412:	e01b      	b.n	800544c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005414:	4b59      	ldr	r3, [pc, #356]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005416:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800541a:	4a58      	ldr	r2, [pc, #352]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800541c:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8005420:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      tickstart = HAL_GetTick();
 8005424:	f7fd fc8c 	bl	8002d40 <HAL_GetTick>
 8005428:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800542a:	e008      	b.n	800543e <HAL_RCC_OscConfig+0x6a6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800542c:	f7fd fc88 	bl	8002d40 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b02      	cmp	r3, #2
 8005438:	d901      	bls.n	800543e <HAL_RCC_OscConfig+0x6a6>
        {
          return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e37c      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800543e:	4b4f      	ldr	r3, [pc, #316]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005440:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d1ef      	bne.n	800542c <HAL_RCC_OscConfig+0x694>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800544c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005450:	2b01      	cmp	r3, #1
 8005452:	d107      	bne.n	8005464 <HAL_RCC_OscConfig+0x6cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005454:	4b49      	ldr	r3, [pc, #292]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005456:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800545a:	4a48      	ldr	r2, [pc, #288]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800545c:	f023 0304 	bic.w	r3, r3, #4
 8005460:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 8112 	beq.w	8005696 <HAL_RCC_OscConfig+0x8fe>
  {
    FlagStatus pwrclkchanged = RESET;
 8005472:	2300      	movs	r3, #0
 8005474:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005478:	4b40      	ldr	r3, [pc, #256]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800547a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800547e:	f003 0304 	and.w	r3, r3, #4
 8005482:	2b00      	cmp	r3, #0
 8005484:	d111      	bne.n	80054aa <HAL_RCC_OscConfig+0x712>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005486:	4b3d      	ldr	r3, [pc, #244]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005488:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800548c:	4a3b      	ldr	r2, [pc, #236]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800548e:	f043 0304 	orr.w	r3, r3, #4
 8005492:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8005496:	4b39      	ldr	r3, [pc, #228]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005498:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	613b      	str	r3, [r7, #16]
 80054a2:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80054a4:	2301      	movs	r3, #1
 80054a6:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054aa:	4b35      	ldr	r3, [pc, #212]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 80054ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d118      	bne.n	80054e8 <HAL_RCC_OscConfig+0x750>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80054b6:	4b32      	ldr	r3, [pc, #200]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 80054b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ba:	4a31      	ldr	r2, [pc, #196]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 80054bc:	f043 0301 	orr.w	r3, r3, #1
 80054c0:	6293      	str	r3, [r2, #40]	; 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054c2:	f7fd fc3d 	bl	8002d40 <HAL_GetTick>
 80054c6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054c8:	e008      	b.n	80054dc <HAL_RCC_OscConfig+0x744>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054ca:	f7fd fc39 	bl	8002d40 <HAL_GetTick>
 80054ce:	4602      	mov	r2, r0
 80054d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d901      	bls.n	80054dc <HAL_RCC_OscConfig+0x744>
        {
          return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e32d      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80054dc:	4b28      	ldr	r3, [pc, #160]	; (8005580 <HAL_RCC_OscConfig+0x7e8>)
 80054de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d0f0      	beq.n	80054ca <HAL_RCC_OscConfig+0x732>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f003 0301 	and.w	r3, r3, #1
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01f      	beq.n	8005534 <HAL_RCC_OscConfig+0x79c>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d010      	beq.n	8005522 <HAL_RCC_OscConfig+0x78a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005500:	4b1e      	ldr	r3, [pc, #120]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005502:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005506:	4a1d      	ldr	r2, [pc, #116]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005508:	f043 0304 	orr.w	r3, r3, #4
 800550c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005510:	4b1a      	ldr	r3, [pc, #104]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005512:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005516:	4a19      	ldr	r2, [pc, #100]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005518:	f043 0301 	orr.w	r3, r3, #1
 800551c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005520:	e018      	b.n	8005554 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005522:	4b16      	ldr	r3, [pc, #88]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005524:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005528:	4a14      	ldr	r2, [pc, #80]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800552a:	f043 0301 	orr.w	r3, r3, #1
 800552e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8005532:	e00f      	b.n	8005554 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005534:	4b11      	ldr	r3, [pc, #68]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800553a:	4a10      	ldr	r2, [pc, #64]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005544:	4b0d      	ldr	r3, [pc, #52]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 8005546:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800554a:	4a0c      	ldr	r2, [pc, #48]	; (800557c <HAL_RCC_OscConfig+0x7e4>)
 800554c:	f023 0304 	bic.w	r3, r3, #4
 8005550:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d058      	beq.n	800560e <HAL_RCC_OscConfig+0x876>
    {
      tickstart = HAL_GetTick();
 800555c:	f7fd fbf0 	bl	8002d40 <HAL_GetTick>
 8005560:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005562:	e00f      	b.n	8005584 <HAL_RCC_OscConfig+0x7ec>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005564:	f7fd fbec 	bl	8002d40 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005572:	4293      	cmp	r3, r2
 8005574:	d906      	bls.n	8005584 <HAL_RCC_OscConfig+0x7ec>
        {
          return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e2de      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
 800557a:	bf00      	nop
 800557c:	46020c00 	.word	0x46020c00
 8005580:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005584:	4b9c      	ldr	r3, [pc, #624]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005586:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0e8      	beq.n	8005564 <HAL_RCC_OscConfig+0x7cc>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800559a:	2b00      	cmp	r3, #0
 800559c:	d01b      	beq.n	80055d6 <HAL_RCC_OscConfig+0x83e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800559e:	4b96      	ldr	r3, [pc, #600]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80055a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055a4:	4a94      	ldr	r2, [pc, #592]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80055a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055aa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80055ae:	e00a      	b.n	80055c6 <HAL_RCC_OscConfig+0x82e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b0:	f7fd fbc6 	bl	8002d40 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80055be:	4293      	cmp	r3, r2
 80055c0:	d901      	bls.n	80055c6 <HAL_RCC_OscConfig+0x82e>
          {
            return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e2b8      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80055c6:	4b8c      	ldr	r3, [pc, #560]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80055c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0ed      	beq.n	80055b0 <HAL_RCC_OscConfig+0x818>
 80055d4:	e053      	b.n	800567e <HAL_RCC_OscConfig+0x8e6>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80055d6:	4b88      	ldr	r3, [pc, #544]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80055d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80055dc:	4a86      	ldr	r2, [pc, #536]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80055de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055e2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80055e6:	e00a      	b.n	80055fe <HAL_RCC_OscConfig+0x866>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e8:	f7fd fbaa 	bl	8002d40 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x866>
          {
            return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e29c      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80055fe:	4b7e      	ldr	r3, [pc, #504]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005600:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1ed      	bne.n	80055e8 <HAL_RCC_OscConfig+0x850>
 800560c:	e037      	b.n	800567e <HAL_RCC_OscConfig+0x8e6>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800560e:	f7fd fb97 	bl	8002d40 <HAL_GetTick>
 8005612:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005614:	e00a      	b.n	800562c <HAL_RCC_OscConfig+0x894>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005616:	f7fd fb93 	bl	8002d40 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	f241 3288 	movw	r2, #5000	; 0x1388
 8005624:	4293      	cmp	r3, r2
 8005626:	d901      	bls.n	800562c <HAL_RCC_OscConfig+0x894>
        {
          return HAL_TIMEOUT;
 8005628:	2303      	movs	r3, #3
 800562a:	e285      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800562c:	4b72      	ldr	r3, [pc, #456]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800562e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005632:	f003 0302 	and.w	r3, r3, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1ed      	bne.n	8005616 <HAL_RCC_OscConfig+0x87e>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800563a:	4b6f      	ldr	r3, [pc, #444]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800563c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005644:	2b00      	cmp	r3, #0
 8005646:	d01a      	beq.n	800567e <HAL_RCC_OscConfig+0x8e6>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005648:	4b6b      	ldr	r3, [pc, #428]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800564a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800564e:	4a6a      	ldr	r2, [pc, #424]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005650:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005654:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005658:	e00a      	b.n	8005670 <HAL_RCC_OscConfig+0x8d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800565a:	f7fd fb71 	bl	8002d40 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	f241 3288 	movw	r2, #5000	; 0x1388
 8005668:	4293      	cmp	r3, r2
 800566a:	d901      	bls.n	8005670 <HAL_RCC_OscConfig+0x8d8>
          {
            return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e263      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005670:	4b61      	ldr	r3, [pc, #388]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005672:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8005676:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1ed      	bne.n	800565a <HAL_RCC_OscConfig+0x8c2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800567e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005682:	2b01      	cmp	r3, #1
 8005684:	d107      	bne.n	8005696 <HAL_RCC_OscConfig+0x8fe>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005686:	4b5c      	ldr	r3, [pc, #368]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005688:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800568c:	4a5a      	ldr	r2, [pc, #360]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800568e:	f023 0304 	bic.w	r3, r3, #4
 8005692:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0320 	and.w	r3, r3, #32
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d036      	beq.n	8005710 <HAL_RCC_OscConfig+0x978>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d019      	beq.n	80056de <HAL_RCC_OscConfig+0x946>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80056aa:	4b53      	ldr	r3, [pc, #332]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a52      	ldr	r2, [pc, #328]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80056b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80056b4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80056b6:	f7fd fb43 	bl	8002d40 <HAL_GetTick>
 80056ba:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80056bc:	e008      	b.n	80056d0 <HAL_RCC_OscConfig+0x938>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056be:	f7fd fb3f 	bl	8002d40 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d901      	bls.n	80056d0 <HAL_RCC_OscConfig+0x938>
        {
          return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e233      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80056d0:	4b49      	ldr	r3, [pc, #292]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d0f0      	beq.n	80056be <HAL_RCC_OscConfig+0x926>
 80056dc:	e018      	b.n	8005710 <HAL_RCC_OscConfig+0x978>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80056de:	4b46      	ldr	r3, [pc, #280]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a45      	ldr	r2, [pc, #276]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80056e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056e8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80056ea:	f7fd fb29 	bl	8002d40 <HAL_GetTick>
 80056ee:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80056f0:	e008      	b.n	8005704 <HAL_RCC_OscConfig+0x96c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056f2:	f7fd fb25 	bl	8002d40 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d901      	bls.n	8005704 <HAL_RCC_OscConfig+0x96c>
        {
          return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e219      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005704:	4b3c      	ldr	r3, [pc, #240]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f0      	bne.n	80056f2 <HAL_RCC_OscConfig+0x95a>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005718:	2b00      	cmp	r3, #0
 800571a:	d036      	beq.n	800578a <HAL_RCC_OscConfig+0x9f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005720:	2b00      	cmp	r3, #0
 8005722:	d019      	beq.n	8005758 <HAL_RCC_OscConfig+0x9c0>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005724:	4b34      	ldr	r3, [pc, #208]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a33      	ldr	r2, [pc, #204]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800572a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800572e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005730:	f7fd fb06 	bl	8002d40 <HAL_GetTick>
 8005734:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005736:	e008      	b.n	800574a <HAL_RCC_OscConfig+0x9b2>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005738:	f7fd fb02 	bl	8002d40 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b02      	cmp	r3, #2
 8005744:	d901      	bls.n	800574a <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e1f6      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800574a:	4b2b      	ldr	r3, [pc, #172]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d0f0      	beq.n	8005738 <HAL_RCC_OscConfig+0x9a0>
 8005756:	e018      	b.n	800578a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005758:	4b27      	ldr	r3, [pc, #156]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a26      	ldr	r2, [pc, #152]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 800575e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005762:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005764:	f7fd faec 	bl	8002d40 <HAL_GetTick>
 8005768:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x9e6>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800576c:	f7fd fae8 	bl	8002d40 <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x9e6>
        {
          return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e1dc      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800577e:	4b1e      	ldr	r3, [pc, #120]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f0      	bne.n	800576c <HAL_RCC_OscConfig+0x9d4>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005792:	2b00      	cmp	r3, #0
 8005794:	d07f      	beq.n	8005896 <HAL_RCC_OscConfig+0xafe>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800579a:	2b00      	cmp	r3, #0
 800579c:	d062      	beq.n	8005864 <HAL_RCC_OscConfig+0xacc>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800579e:	4b16      	ldr	r3, [pc, #88]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	4a15      	ldr	r2, [pc, #84]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80057a8:	6093      	str	r3, [r2, #8]
 80057aa:	4b13      	ldr	r3, [pc, #76]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b6:	4910      	ldr	r1, [pc, #64]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057b8:	4313      	orrs	r3, r2
 80057ba:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80057c4:	d309      	bcc.n	80057da <HAL_RCC_OscConfig+0xa42>
 80057c6:	4b0c      	ldr	r3, [pc, #48]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f023 021f 	bic.w	r2, r3, #31
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a1b      	ldr	r3, [r3, #32]
 80057d2:	4909      	ldr	r1, [pc, #36]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	60cb      	str	r3, [r1, #12]
 80057d8:	e02a      	b.n	8005830 <HAL_RCC_OscConfig+0xa98>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057de:	2b00      	cmp	r3, #0
 80057e0:	da0c      	bge.n	80057fc <HAL_RCC_OscConfig+0xa64>
 80057e2:	4b05      	ldr	r3, [pc, #20]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f423 7278 	bic.w	r2, r3, #992	; 0x3e0
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	015b      	lsls	r3, r3, #5
 80057f0:	4901      	ldr	r1, [pc, #4]	; (80057f8 <HAL_RCC_OscConfig+0xa60>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60cb      	str	r3, [r1, #12]
 80057f6:	e01b      	b.n	8005830 <HAL_RCC_OscConfig+0xa98>
 80057f8:	46020c00 	.word	0x46020c00
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005804:	d30a      	bcc.n	800581c <HAL_RCC_OscConfig+0xa84>
 8005806:	4ba5      	ldr	r3, [pc, #660]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	029b      	lsls	r3, r3, #10
 8005814:	49a1      	ldr	r1, [pc, #644]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005816:	4313      	orrs	r3, r2
 8005818:	60cb      	str	r3, [r1, #12]
 800581a:	e009      	b.n	8005830 <HAL_RCC_OscConfig+0xa98>
 800581c:	4b9f      	ldr	r3, [pc, #636]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f423 2278 	bic.w	r2, r3, #1015808	; 0xf8000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a1b      	ldr	r3, [r3, #32]
 8005828:	03db      	lsls	r3, r3, #15
 800582a:	499c      	ldr	r1, [pc, #624]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 800582c:	4313      	orrs	r3, r2
 800582e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005830:	4b9a      	ldr	r3, [pc, #616]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a99      	ldr	r2, [pc, #612]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005836:	f043 0310 	orr.w	r3, r3, #16
 800583a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800583c:	f7fd fa80 	bl	8002d40 <HAL_GetTick>
 8005840:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0xabe>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005844:	f7fd fa7c 	bl	8002d40 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0xabe>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e170      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005856:	4b91      	ldr	r3, [pc, #580]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0f0      	beq.n	8005844 <HAL_RCC_OscConfig+0xaac>
 8005862:	e018      	b.n	8005896 <HAL_RCC_OscConfig+0xafe>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005864:	4b8d      	ldr	r3, [pc, #564]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a8c      	ldr	r2, [pc, #560]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 800586a:	f023 0310 	bic.w	r3, r3, #16
 800586e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005870:	f7fd fa66 	bl	8002d40 <HAL_GetTick>
 8005874:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0xaf2>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005878:	f7fd fa62 	bl	8002d40 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0xaf2>
        {
          return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e156      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800588a:	4b84      	ldr	r3, [pc, #528]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1f0      	bne.n	8005878 <HAL_RCC_OscConfig+0xae0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 814b 	beq.w	8005b36 <HAL_RCC_OscConfig+0xd9e>
  {
    FlagStatus  pwrclkchanged = RESET;
 80058a0:	2300      	movs	r3, #0
 80058a2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058a6:	4b7d      	ldr	r3, [pc, #500]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	f003 030c 	and.w	r3, r3, #12
 80058ae:	2b0c      	cmp	r3, #12
 80058b0:	f000 80fa 	beq.w	8005aa8 <HAL_RCC_OscConfig+0xd10>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	f040 80cc 	bne.w	8005a56 <HAL_RCC_OscConfig+0xcbe>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80058be:	4b77      	ldr	r3, [pc, #476]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a76      	ldr	r2, [pc, #472]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80058c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058c8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80058ca:	f7fd fa39 	bl	8002d40 <HAL_GetTick>
 80058ce:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0xb4c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058d2:	f7fd fa35 	bl	8002d40 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b02      	cmp	r3, #2
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0xb4c>
          {
            return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e129      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80058e4:	4b6d      	ldr	r3, [pc, #436]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1f0      	bne.n	80058d2 <HAL_RCC_OscConfig+0xb3a>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058f0:	4b6a      	ldr	r3, [pc, #424]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80058f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f6:	f003 0304 	and.w	r3, r3, #4
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d111      	bne.n	8005922 <HAL_RCC_OscConfig+0xb8a>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80058fe:	4b67      	ldr	r3, [pc, #412]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005900:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005904:	4a65      	ldr	r2, [pc, #404]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005906:	f043 0304 	orr.w	r3, r3, #4
 800590a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800590e:	4b63      	ldr	r3, [pc, #396]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005910:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005914:	f003 0304 	and.w	r3, r3, #4
 8005918:	60fb      	str	r3, [r7, #12]
 800591a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 800591c:	2301      	movs	r3, #1
 800591e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005922:	4b5f      	ldr	r3, [pc, #380]	; (8005aa0 <HAL_RCC_OscConfig+0xd08>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800592a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800592e:	d102      	bne.n	8005936 <HAL_RCC_OscConfig+0xb9e>
        {
          pwrboosten = SET;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005936:	4b5a      	ldr	r3, [pc, #360]	; (8005aa0 <HAL_RCC_OscConfig+0xd08>)
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	4a59      	ldr	r2, [pc, #356]	; (8005aa0 <HAL_RCC_OscConfig+0xd08>)
 800593c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005940:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005942:	4b56      	ldr	r3, [pc, #344]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005946:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800594a:	f023 0303 	bic.w	r3, r3, #3
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005956:	3a01      	subs	r2, #1
 8005958:	0212      	lsls	r2, r2, #8
 800595a:	4311      	orrs	r1, r2
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005960:	430a      	orrs	r2, r1
 8005962:	494e      	ldr	r1, [pc, #312]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005964:	4313      	orrs	r3, r2
 8005966:	628b      	str	r3, [r1, #40]	; 0x28
 8005968:	4b4c      	ldr	r3, [pc, #304]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 800596a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800596c:	4b4d      	ldr	r3, [pc, #308]	; (8005aa4 <HAL_RCC_OscConfig+0xd0c>)
 800596e:	4013      	ands	r3, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005974:	3a01      	subs	r2, #1
 8005976:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800597e:	3a01      	subs	r2, #1
 8005980:	0252      	lsls	r2, r2, #9
 8005982:	b292      	uxth	r2, r2
 8005984:	4311      	orrs	r1, r2
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800598a:	3a01      	subs	r2, #1
 800598c:	0412      	lsls	r2, r2, #16
 800598e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8005992:	4311      	orrs	r1, r2
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005998:	3a01      	subs	r2, #1
 800599a:	0612      	lsls	r2, r2, #24
 800599c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80059a0:	430a      	orrs	r2, r1
 80059a2:	493e      	ldr	r1, [pc, #248]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059a4:	4313      	orrs	r3, r2
 80059a6:	634b      	str	r3, [r1, #52]	; 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLLFRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_DISABLE();
 80059a8:	4b3c      	ldr	r3, [pc, #240]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ac:	4a3b      	ldr	r2, [pc, #236]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059ae:	f023 0310 	bic.w	r3, r3, #16
 80059b2:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80059b4:	4b39      	ldr	r3, [pc, #228]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80059c4:	00d2      	lsls	r2, r2, #3
 80059c6:	4935      	ldr	r1, [pc, #212]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059c8:	4313      	orrs	r3, r2
 80059ca:	638b      	str	r3, [r1, #56]	; 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLLFRACN_ENABLE();
 80059cc:	4b33      	ldr	r3, [pc, #204]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d0:	4a32      	ldr	r2, [pc, #200]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059d2:	f043 0310 	orr.w	r3, r3, #16
 80059d6:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80059d8:	4b30      	ldr	r3, [pc, #192]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059dc:	f023 020c 	bic.w	r2, r3, #12
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e4:	492d      	ldr	r1, [pc, #180]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 80059e6:	4313      	orrs	r3, r2
 80059e8:	628b      	str	r3, [r1, #40]	; 0x28

        if (pwrboosten == SET)
 80059ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d105      	bne.n	80059fe <HAL_RCC_OscConfig+0xc66>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80059f2:	4b2b      	ldr	r3, [pc, #172]	; (8005aa0 <HAL_RCC_OscConfig+0xd08>)
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	4a2a      	ldr	r2, [pc, #168]	; (8005aa0 <HAL_RCC_OscConfig+0xd08>)
 80059f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059fc:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80059fe:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d107      	bne.n	8005a16 <HAL_RCC_OscConfig+0xc7e>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005a06:	4b25      	ldr	r3, [pc, #148]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a0c:	4a23      	ldr	r2, [pc, #140]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a0e:	f023 0304 	bic.w	r3, r3, #4
 8005a12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005a16:	4b21      	ldr	r3, [pc, #132]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a1a:	4a20      	ldr	r2, [pc, #128]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a20:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005a22:	4b1e      	ldr	r3, [pc, #120]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a1d      	ldr	r2, [pc, #116]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a2c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005a2e:	f7fd f987 	bl	8002d40 <HAL_GetTick>
 8005a32:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a34:	e008      	b.n	8005a48 <HAL_RCC_OscConfig+0xcb0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a36:	f7fd f983 	bl	8002d40 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d901      	bls.n	8005a48 <HAL_RCC_OscConfig+0xcb0>
          {
            return HAL_TIMEOUT;
 8005a44:	2303      	movs	r3, #3
 8005a46:	e077      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005a48:	4b14      	ldr	r3, [pc, #80]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0f0      	beq.n	8005a36 <HAL_RCC_OscConfig+0xc9e>
 8005a54:	e06f      	b.n	8005b36 <HAL_RCC_OscConfig+0xd9e>
        }
      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005a56:	4b11      	ldr	r3, [pc, #68]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a10      	ldr	r2, [pc, #64]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a60:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005a62:	f7fd f96d 	bl	8002d40 <HAL_GetTick>
 8005a66:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a68:	e008      	b.n	8005a7c <HAL_RCC_OscConfig+0xce4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a6a:	f7fd f969 	bl	8002d40 <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d901      	bls.n	8005a7c <HAL_RCC_OscConfig+0xce4>
          {
            return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e05d      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005a7c:	4b07      	ldr	r3, [pc, #28]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d1f0      	bne.n	8005a6a <HAL_RCC_OscConfig+0xcd2>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005a88:	4b04      	ldr	r3, [pc, #16]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8c:	4a03      	ldr	r2, [pc, #12]	; (8005a9c <HAL_RCC_OscConfig+0xd04>)
 8005a8e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8005a92:	f023 0303 	bic.w	r3, r3, #3
 8005a96:	6293      	str	r3, [r2, #40]	; 0x28
 8005a98:	e04d      	b.n	8005b36 <HAL_RCC_OscConfig+0xd9e>
 8005a9a:	bf00      	nop
 8005a9c:	46020c00 	.word	0x46020c00
 8005aa0:	46020800 	.word	0x46020800
 8005aa4:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005aa8:	4b25      	ldr	r3, [pc, #148]	; (8005b40 <HAL_RCC_OscConfig+0xda8>)
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aac:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005aae:	4b24      	ldr	r3, [pc, #144]	; (8005b40 <HAL_RCC_OscConfig+0xda8>)
 8005ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab2:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d03a      	beq.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	f003 0203 	and.w	r2, r3, #3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d133      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	0a1b      	lsrs	r3, r3, #8
 8005ace:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d12a      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) >> \
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	0b1b      	lsrs	r3, r3, #12
 8005ae0:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d122      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005af6:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1MBOOST_Pos) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d11a      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	0a5b      	lsrs	r3, r3, #9
 8005b00:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b08:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d111      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	0c1b      	lsrs	r3, r3, #16
 8005b12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b1a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d108      	bne.n	8005b32 <HAL_RCC_OscConfig+0xd9a>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	0e1b      	lsrs	r3, r3, #24
 8005b24:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d001      	beq.n	8005b36 <HAL_RCC_OscConfig+0xd9e>
      {
        return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e000      	b.n	8005b38 <HAL_RCC_OscConfig+0xda0>
      }
    }
  }
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3738      	adds	r7, #56	; 0x38
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}
 8005b40:	46020c00 	.word	0x46020c00

08005b44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e1d9      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b58:	4b9b      	ldr	r3, [pc, #620]	; (8005dc8 <HAL_RCC_ClockConfig+0x284>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 030f 	and.w	r3, r3, #15
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d910      	bls.n	8005b88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b66:	4b98      	ldr	r3, [pc, #608]	; (8005dc8 <HAL_RCC_ClockConfig+0x284>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f023 020f 	bic.w	r2, r3, #15
 8005b6e:	4996      	ldr	r1, [pc, #600]	; (8005dc8 <HAL_RCC_ClockConfig+0x284>)
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b76:	4b94      	ldr	r3, [pc, #592]	; (8005dc8 <HAL_RCC_ClockConfig+0x284>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 030f 	and.w	r3, r3, #15
 8005b7e:	683a      	ldr	r2, [r7, #0]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d001      	beq.n	8005b88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e1c1      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0310 	and.w	r3, r3, #16
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d010      	beq.n	8005bb6 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	695a      	ldr	r2, [r3, #20]
 8005b98:	4b8c      	ldr	r3, [pc, #560]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d908      	bls.n	8005bb6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005ba4:	4b89      	ldr	r3, [pc, #548]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	4986      	ldr	r1, [pc, #536]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d012      	beq.n	8005be8 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691a      	ldr	r2, [r3, #16]
 8005bc6:	4b81      	ldr	r3, [pc, #516]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	091b      	lsrs	r3, r3, #4
 8005bcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d909      	bls.n	8005be8 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005bd4:	4b7d      	ldr	r3, [pc, #500]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	011b      	lsls	r3, r3, #4
 8005be2:	497a      	ldr	r1, [pc, #488]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0304 	and.w	r3, r3, #4
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d010      	beq.n	8005c16 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	4b74      	ldr	r3, [pc, #464]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d908      	bls.n	8005c16 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005c04:	4b71      	ldr	r3, [pc, #452]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c06:	6a1b      	ldr	r3, [r3, #32]
 8005c08:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	496e      	ldr	r1, [pc, #440]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d010      	beq.n	8005c44 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	4b69      	ldr	r3, [pc, #420]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c28:	6a1b      	ldr	r3, [r3, #32]
 8005c2a:	f003 030f 	and.w	r3, r3, #15
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d908      	bls.n	8005c44 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005c32:	4b66      	ldr	r3, [pc, #408]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	f023 020f 	bic.w	r2, r3, #15
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	4963      	ldr	r1, [pc, #396]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 80d2 	beq.w	8005df6 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005c52:	2300      	movs	r3, #0
 8005c54:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d143      	bne.n	8005ce6 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5e:	4b5b      	ldr	r3, [pc, #364]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d110      	bne.n	8005c8e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005c6c:	4b57      	ldr	r3, [pc, #348]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c72:	4a56      	ldr	r2, [pc, #344]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c74:	f043 0304 	orr.w	r3, r3, #4
 8005c78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8005c7c:	4b53      	ldr	r3, [pc, #332]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005c7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c82:	f003 0304 	and.w	r3, r3, #4
 8005c86:	60bb      	str	r3, [r7, #8]
 8005c88:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005c8e:	f7fd f857 	bl	8002d40 <HAL_GetTick>
 8005c92:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005c94:	4b4e      	ldr	r3, [pc, #312]	; (8005dd0 <HAL_RCC_ClockConfig+0x28c>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00f      	beq.n	8005cc0 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005ca0:	e008      	b.n	8005cb4 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005ca2:	f7fd f84d 	bl	8002d40 <HAL_GetTick>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	1ad3      	subs	r3, r2, r3
 8005cac:	2b02      	cmp	r3, #2
 8005cae:	d901      	bls.n	8005cb4 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005cb0:	2303      	movs	r3, #3
 8005cb2:	e12b      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005cb4:	4b46      	ldr	r3, [pc, #280]	; (8005dd0 <HAL_RCC_ClockConfig+0x28c>)
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d0f0      	beq.n	8005ca2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d107      	bne.n	8005cd6 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005cc6:	4b41      	ldr	r3, [pc, #260]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ccc:	4a3f      	ldr	r2, [pc, #252]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005cce:	f023 0304 	bic.w	r3, r3, #4
 8005cd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005cd6:	4b3d      	ldr	r3, [pc, #244]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d121      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e112      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d107      	bne.n	8005cfe <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cee:	4b37      	ldr	r3, [pc, #220]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d115      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e106      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d107      	bne.n	8005d16 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005d06:	4b31      	ldr	r3, [pc, #196]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0304 	and.w	r3, r3, #4
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d109      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e0fa      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d16:	4b2d      	ldr	r3, [pc, #180]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e0f2      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005d26:	4b29      	ldr	r3, [pc, #164]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	f023 0203 	bic.w	r2, r3, #3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	4926      	ldr	r1, [pc, #152]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005d38:	f7fd f802 	bl	8002d40 <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d112      	bne.n	8005d6c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d46:	e00a      	b.n	8005d5e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d48:	f7fc fffa 	bl	8002d40 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e0d6      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d5e:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	f003 030c 	and.w	r3, r3, #12
 8005d66:	2b0c      	cmp	r3, #12
 8005d68:	d1ee      	bne.n	8005d48 <HAL_RCC_ClockConfig+0x204>
 8005d6a:	e044      	b.n	8005df6 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d112      	bne.n	8005d9a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d74:	e00a      	b.n	8005d8c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d76:	f7fc ffe3 	bl	8002d40 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d901      	bls.n	8005d8c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e0bf      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	f003 030c 	and.w	r3, r3, #12
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	d1ee      	bne.n	8005d76 <HAL_RCC_ClockConfig+0x232>
 8005d98:	e02d      	b.n	8005df6 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d123      	bne.n	8005dea <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005da2:	e00a      	b.n	8005dba <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005da4:	f7fc ffcc 	bl	8002d40 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e0a8      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005dba:	4b04      	ldr	r3, [pc, #16]	; (8005dcc <HAL_RCC_ClockConfig+0x288>)
 8005dbc:	69db      	ldr	r3, [r3, #28]
 8005dbe:	f003 030c 	and.w	r3, r3, #12
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d1ee      	bne.n	8005da4 <HAL_RCC_ClockConfig+0x260>
 8005dc6:	e016      	b.n	8005df6 <HAL_RCC_ClockConfig+0x2b2>
 8005dc8:	40022000 	.word	0x40022000
 8005dcc:	46020c00 	.word	0x46020c00
 8005dd0:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dd4:	f7fc ffb4 	bl	8002d40 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d901      	bls.n	8005dea <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e090      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005dea:	4b4a      	ldr	r3, [pc, #296]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f003 030c 	and.w	r3, r3, #12
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d1ee      	bne.n	8005dd4 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f003 0302 	and.w	r3, r3, #2
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d010      	beq.n	8005e24 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	689a      	ldr	r2, [r3, #8]
 8005e06:	4b43      	ldr	r3, [pc, #268]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f003 030f 	and.w	r3, r3, #15
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d208      	bcs.n	8005e24 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005e12:	4b40      	ldr	r3, [pc, #256]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	f023 020f 	bic.w	r2, r3, #15
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	493d      	ldr	r1, [pc, #244]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e24:	4b3c      	ldr	r3, [pc, #240]	; (8005f18 <HAL_RCC_ClockConfig+0x3d4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 030f 	and.w	r3, r3, #15
 8005e2c:	683a      	ldr	r2, [r7, #0]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d210      	bcs.n	8005e54 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e32:	4b39      	ldr	r3, [pc, #228]	; (8005f18 <HAL_RCC_ClockConfig+0x3d4>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f023 020f 	bic.w	r2, r3, #15
 8005e3a:	4937      	ldr	r1, [pc, #220]	; (8005f18 <HAL_RCC_ClockConfig+0x3d4>)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e42:	4b35      	ldr	r3, [pc, #212]	; (8005f18 <HAL_RCC_ClockConfig+0x3d4>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 030f 	and.w	r3, r3, #15
 8005e4a:	683a      	ldr	r2, [r7, #0]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d001      	beq.n	8005e54 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e05b      	b.n	8005f0c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d010      	beq.n	8005e82 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	68da      	ldr	r2, [r3, #12]
 8005e64:	4b2b      	ldr	r3, [pc, #172]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d208      	bcs.n	8005e82 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005e70:	4b28      	ldr	r3, [pc, #160]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e72:	6a1b      	ldr	r3, [r3, #32]
 8005e74:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	4925      	ldr	r1, [pc, #148]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d012      	beq.n	8005eb4 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691a      	ldr	r2, [r3, #16]
 8005e92:	4b20      	ldr	r3, [pc, #128]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005e94:	6a1b      	ldr	r3, [r3, #32]
 8005e96:	091b      	lsrs	r3, r3, #4
 8005e98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d209      	bcs.n	8005eb4 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005ea0:	4b1c      	ldr	r3, [pc, #112]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691b      	ldr	r3, [r3, #16]
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	4919      	ldr	r1, [pc, #100]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0310 	and.w	r3, r3, #16
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d010      	beq.n	8005ee2 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	695a      	ldr	r2, [r3, #20]
 8005ec4:	4b13      	ldr	r3, [pc, #76]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d208      	bcs.n	8005ee2 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005ed0:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	490d      	ldr	r1, [pc, #52]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	624b      	str	r3, [r1, #36]	; 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005ee2:	f000 f821 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	4b0a      	ldr	r3, [pc, #40]	; (8005f14 <HAL_RCC_ClockConfig+0x3d0>)
 8005eea:	6a1b      	ldr	r3, [r3, #32]
 8005eec:	f003 030f 	and.w	r3, r3, #15
 8005ef0:	490a      	ldr	r1, [pc, #40]	; (8005f1c <HAL_RCC_ClockConfig+0x3d8>)
 8005ef2:	5ccb      	ldrb	r3, [r1, r3]
 8005ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ef8:	4a09      	ldr	r2, [pc, #36]	; (8005f20 <HAL_RCC_ClockConfig+0x3dc>)
 8005efa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005efc:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <HAL_RCC_ClockConfig+0x3e0>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7fc fed3 	bl	8002cac <HAL_InitTick>
 8005f06:	4603      	mov	r3, r0
 8005f08:	73fb      	strb	r3, [r7, #15]

  return status;
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3718      	adds	r7, #24
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	46020c00 	.word	0x46020c00
 8005f18:	40022000 	.word	0x40022000
 8005f1c:	0800d6f4 	.word	0x0800d6f4
 8005f20:	20000000 	.word	0x20000000
 8005f24:	20000004 	.word	0x20000004

08005f28 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b08b      	sub	sp, #44	; 0x2c
 8005f2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8005f32:	2300      	movs	r3, #0
 8005f34:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f36:	4b7b      	ldr	r3, [pc, #492]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f38:	69db      	ldr	r3, [r3, #28]
 8005f3a:	f003 030c 	and.w	r3, r3, #12
 8005f3e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f40:	4b78      	ldr	r3, [pc, #480]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f44:	f003 0303 	and.w	r3, r3, #3
 8005f48:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d005      	beq.n	8005f5c <HAL_RCC_GetSysClockFreq+0x34>
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	2b0c      	cmp	r3, #12
 8005f54:	d121      	bne.n	8005f9a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d11e      	bne.n	8005f9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8005f5c:	4b71      	ldr	r3, [pc, #452]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d107      	bne.n	8005f78 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8005f68:	4b6e      	ldr	r3, [pc, #440]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f6e:	0b1b      	lsrs	r3, r3, #12
 8005f70:	f003 030f 	and.w	r3, r3, #15
 8005f74:	627b      	str	r3, [r7, #36]	; 0x24
 8005f76:	e005      	b.n	8005f84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8005f78:	4b6a      	ldr	r3, [pc, #424]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	0f1b      	lsrs	r3, r3, #28
 8005f7e:	f003 030f 	and.w	r3, r3, #15
 8005f82:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005f84:	4a68      	ldr	r2, [pc, #416]	; (8006128 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f8c:	627b      	str	r3, [r7, #36]	; 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d110      	bne.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f96:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005f98:	e00d      	b.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f9a:	4b62      	ldr	r3, [pc, #392]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	f003 030c 	and.w	r3, r3, #12
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	d102      	bne.n	8005fac <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005fa6:	4b61      	ldr	r3, [pc, #388]	; (800612c <HAL_RCC_GetSysClockFreq+0x204>)
 8005fa8:	623b      	str	r3, [r7, #32]
 8005faa:	e004      	b.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	2b08      	cmp	r3, #8
 8005fb0:	d101      	bne.n	8005fb6 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005fb2:	4b5e      	ldr	r3, [pc, #376]	; (800612c <HAL_RCC_GetSysClockFreq+0x204>)
 8005fb4:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	2b0c      	cmp	r3, #12
 8005fba:	f040 80ac 	bne.w	8006116 <HAL_RCC_GetSysClockFreq+0x1ee>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005fbe:	4b59      	ldr	r3, [pc, #356]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005fc8:	4b56      	ldr	r3, [pc, #344]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fcc:	0a1b      	lsrs	r3, r3, #8
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005fd6:	4b53      	ldr	r3, [pc, #332]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fda:	091b      	lsrs	r3, r3, #4
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005fe2:	4b50      	ldr	r3, [pc, #320]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	08db      	lsrs	r3, r3, #3
 8005fe8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	fb02 f303 	mul.w	r3, r2, r3
 8005ff2:	ee07 3a90 	vmov	s15, r3
 8005ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ffa:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    if (pllm != 0U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 8086 	beq.w	8006112 <HAL_RCC_GetSysClockFreq+0x1ea>
    {
      switch (pllsource)
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d003      	beq.n	8006014 <HAL_RCC_GetSysClockFreq+0xec>
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	2b03      	cmp	r3, #3
 8006010:	d022      	beq.n	8006058 <HAL_RCC_GetSysClockFreq+0x130>
 8006012:	e043      	b.n	800609c <HAL_RCC_GetSysClockFreq+0x174>
      {
        case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800601e:	eddf 6a44 	vldr	s13, [pc, #272]	; 8006130 <HAL_RCC_GetSysClockFreq+0x208>
 8006022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006026:	4b3f      	ldr	r3, [pc, #252]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8006028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800602a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006036:	ed97 6a01 	vldr	s12, [r7, #4]
 800603a:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8006134 <HAL_RCC_GetSysClockFreq+0x20c>
 800603e:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006042:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800604a:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800604e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006052:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 8006056:	e046      	b.n	80060e6 <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	ee07 3a90 	vmov	s15, r3
 800605e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006062:	eddf 6a33 	vldr	s13, [pc, #204]	; 8006130 <HAL_RCC_GetSysClockFreq+0x208>
 8006066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606a:	4b2e      	ldr	r3, [pc, #184]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 800606c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800606e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800607a:	ed97 6a01 	vldr	s12, [r7, #4]
 800607e:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8006134 <HAL_RCC_GetSysClockFreq+0x20c>
 8006082:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006086:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 800608a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800608e:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006096:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 800609a:	e024      	b.n	80060e6 <HAL_RCC_GetSysClockFreq+0x1be>

        case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        default:
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800609c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	ee07 3a90 	vmov	s15, r3
 80060ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060b4:	4b1b      	ldr	r3, [pc, #108]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80060b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060bc:	ee07 3a90 	vmov	s15, r3
 80060c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80060c4:	ed97 6a01 	vldr	s12, [r7, #4]
 80060c8:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8006134 <HAL_RCC_GetSysClockFreq+0x20c>
 80060cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1U);
 80060d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80060d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060e0:	edc7 7a07 	vstr	s15, [r7, #28]
          break;
 80060e4:	bf00      	nop
      }

      pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80060e6:	4b0f      	ldr	r3, [pc, #60]	; (8006124 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80060e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ea:	0e1b      	lsrs	r3, r3, #24
 80060ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060f0:	3301      	adds	r3, #1
 80060f2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8006102:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800610a:	ee17 3a90 	vmov	r3, s15
 800610e:	623b      	str	r3, [r7, #32]
 8006110:	e001      	b.n	8006116 <HAL_RCC_GetSysClockFreq+0x1ee>
    }
    else
    {
      sysclockfreq = 0;
 8006112:	2300      	movs	r3, #0
 8006114:	623b      	str	r3, [r7, #32]
    }
  }

  return sysclockfreq;
 8006116:	6a3b      	ldr	r3, [r7, #32]
}
 8006118:	4618      	mov	r0, r3
 800611a:	372c      	adds	r7, #44	; 0x2c
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	46020c00 	.word	0x46020c00
 8006128:	0800d70c 	.word	0x0800d70c
 800612c:	00f42400 	.word	0x00f42400
 8006130:	4b742400 	.word	0x4b742400
 8006134:	46000000 	.word	0x46000000

08006138 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800613c:	f7ff fef4 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8006140:	4602      	mov	r2, r0
 8006142:	4b07      	ldr	r3, [pc, #28]	; (8006160 <HAL_RCC_GetHCLKFreq+0x28>)
 8006144:	6a1b      	ldr	r3, [r3, #32]
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	4906      	ldr	r1, [pc, #24]	; (8006164 <HAL_RCC_GetHCLKFreq+0x2c>)
 800614c:	5ccb      	ldrb	r3, [r1, r3]
 800614e:	fa22 f303 	lsr.w	r3, r2, r3
 8006152:	4a05      	ldr	r2, [pc, #20]	; (8006168 <HAL_RCC_GetHCLKFreq+0x30>)
 8006154:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006156:	4b04      	ldr	r3, [pc, #16]	; (8006168 <HAL_RCC_GetHCLKFreq+0x30>)
 8006158:	681b      	ldr	r3, [r3, #0]
}
 800615a:	4618      	mov	r0, r3
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	46020c00 	.word	0x46020c00
 8006164:	0800d6f4 	.word	0x0800d6f4
 8006168:	20000000 	.word	0x20000000

0800616c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8006170:	f7ff ffe2 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b05      	ldr	r3, [pc, #20]	; (800618c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	091b      	lsrs	r3, r3, #4
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	4903      	ldr	r1, [pc, #12]	; (8006190 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006188:	4618      	mov	r0, r3
 800618a:	bd80      	pop	{r7, pc}
 800618c:	46020c00 	.word	0x46020c00
 8006190:	0800d704 	.word	0x0800d704

08006194 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8006198:	f7ff ffce 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 800619c:	4602      	mov	r2, r0
 800619e:	4b05      	ldr	r3, [pc, #20]	; (80061b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	4903      	ldr	r1, [pc, #12]	; (80061b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061aa:	5ccb      	ldrb	r3, [r1, r3]
 80061ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	46020c00 	.word	0x46020c00
 80061b8:	0800d704 	.word	0x0800d704

080061bc <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80061c0:	f7ff ffba 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 80061c4:	4602      	mov	r2, r0
 80061c6:	4b05      	ldr	r3, [pc, #20]	; (80061dc <HAL_RCC_GetPCLK3Freq+0x20>)
 80061c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ca:	091b      	lsrs	r3, r3, #4
 80061cc:	f003 0307 	and.w	r3, r3, #7
 80061d0:	4903      	ldr	r1, [pc, #12]	; (80061e0 <HAL_RCC_GetPCLK3Freq+0x24>)
 80061d2:	5ccb      	ldrb	r3, [r1, r3]
 80061d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061d8:	4618      	mov	r0, r3
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	46020c00 	.word	0x46020c00
 80061e0:	0800d704 	.word	0x0800d704

080061e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 80061ec:	4b3e      	ldr	r3, [pc, #248]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80061ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80061fa:	f7fe fd4f 	bl	8004c9c <HAL_PWREx_GetVoltageRange>
 80061fe:	6178      	str	r0, [r7, #20]
 8006200:	e019      	b.n	8006236 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006202:	4b39      	ldr	r3, [pc, #228]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006204:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006208:	4a37      	ldr	r2, [pc, #220]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800620a:	f043 0304 	orr.w	r3, r3, #4
 800620e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8006212:	4b35      	ldr	r3, [pc, #212]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006214:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006218:	f003 0304 	and.w	r3, r3, #4
 800621c:	60fb      	str	r3, [r7, #12]
 800621e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006220:	f7fe fd3c 	bl	8004c9c <HAL_PWREx_GetVoltageRange>
 8006224:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006226:	4b30      	ldr	r3, [pc, #192]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006228:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800622c:	4a2e      	ldr	r2, [pc, #184]	; (80062e8 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800622e:	f023 0304 	bic.w	r3, r3, #4
 8006232:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800623c:	d003      	beq.n	8006246 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006244:	d109      	bne.n	800625a <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800624c:	d202      	bcs.n	8006254 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800624e:	2301      	movs	r3, #1
 8006250:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006252:	e033      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006254:	2300      	movs	r3, #0
 8006256:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006258:	e030      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006260:	d208      	bcs.n	8006274 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006268:	d102      	bne.n	8006270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 800626a:	2303      	movs	r3, #3
 800626c:	613b      	str	r3, [r7, #16]
 800626e:	e025      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e035      	b.n	80062e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800627a:	d90f      	bls.n	800629c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d109      	bne.n	8006296 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006288:	d902      	bls.n	8006290 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800628a:	2300      	movs	r3, #0
 800628c:	613b      	str	r3, [r7, #16]
 800628e:	e015      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006290:	2301      	movs	r3, #1
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e012      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006296:	2300      	movs	r3, #0
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	e00f      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062a2:	d109      	bne.n	80062b8 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062aa:	d102      	bne.n	80062b2 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80062ac:	2301      	movs	r3, #1
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	e004      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80062b2:	2302      	movs	r3, #2
 80062b4:	613b      	str	r3, [r7, #16]
 80062b6:	e001      	b.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80062b8:	2301      	movs	r3, #1
 80062ba:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80062bc:	4b0b      	ldr	r3, [pc, #44]	; (80062ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f023 020f 	bic.w	r2, r3, #15
 80062c4:	4909      	ldr	r1, [pc, #36]	; (80062ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80062cc:	4b07      	ldr	r3, [pc, #28]	; (80062ec <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f003 030f 	and.w	r3, r3, #15
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d001      	beq.n	80062de <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e000      	b.n	80062e0 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3718      	adds	r7, #24
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	46020c00 	.word	0x46020c00
 80062ec:	40022000 	.word	0x40022000

080062f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80062f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062f4:	b0ba      	sub	sp, #232	; 0xe8
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062fc:	2300      	movs	r3, #0
 80062fe:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006302:	2300      	movs	r3, #0
 8006304:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006308:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800630c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006310:	f002 0401 	and.w	r4, r2, #1
 8006314:	2500      	movs	r5, #0
 8006316:	ea54 0305 	orrs.w	r3, r4, r5
 800631a:	d00b      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800631c:	4bcb      	ldr	r3, [pc, #812]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800631e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006322:	f023 0103 	bic.w	r1, r3, #3
 8006326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800632a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800632c:	4ac7      	ldr	r2, [pc, #796]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800632e:	430b      	orrs	r3, r1
 8006330:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006334:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633c:	f002 0802 	and.w	r8, r2, #2
 8006340:	f04f 0900 	mov.w	r9, #0
 8006344:	ea58 0309 	orrs.w	r3, r8, r9
 8006348:	d00b      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 800634a:	4bc0      	ldr	r3, [pc, #768]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800634c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006350:	f023 010c 	bic.w	r1, r3, #12
 8006354:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800635a:	4abc      	ldr	r2, [pc, #752]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800635c:	430b      	orrs	r3, r1
 800635e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006362:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	f002 0a04 	and.w	sl, r2, #4
 800636e:	f04f 0b00 	mov.w	fp, #0
 8006372:	ea5a 030b 	orrs.w	r3, sl, fp
 8006376:	d00b      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006378:	4bb4      	ldr	r3, [pc, #720]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800637a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800637e:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8006382:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006388:	4ab0      	ldr	r2, [pc, #704]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800638a:	430b      	orrs	r3, r1
 800638c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006390:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006398:	f002 0308 	and.w	r3, r2, #8
 800639c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063a0:	2300      	movs	r3, #0
 80063a2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80063a6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80063aa:	460b      	mov	r3, r1
 80063ac:	4313      	orrs	r3, r2
 80063ae:	d00b      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80063b0:	4ba6      	ldr	r3, [pc, #664]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80063ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c0:	4aa2      	ldr	r2, [pc, #648]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063c2:	430b      	orrs	r3, r1
 80063c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80063c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d0:	f002 0310 	and.w	r3, r2, #16
 80063d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80063d8:	2300      	movs	r3, #0
 80063da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80063de:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80063e2:	460b      	mov	r3, r1
 80063e4:	4313      	orrs	r3, r2
 80063e6:	d00b      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80063e8:	4b98      	ldr	r3, [pc, #608]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80063ee:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80063f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80063f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063f8:	4a94      	ldr	r2, [pc, #592]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063fa:	430b      	orrs	r3, r1
 80063fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006400:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f002 0320 	and.w	r3, r2, #32
 800640c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006410:	2300      	movs	r3, #0
 8006412:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006416:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800641a:	460b      	mov	r3, r1
 800641c:	4313      	orrs	r3, r2
 800641e:	d00b      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006420:	4b8a      	ldr	r3, [pc, #552]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006422:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006426:	f023 0107 	bic.w	r1, r3, #7
 800642a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800642e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006430:	4a86      	ldr	r2, [pc, #536]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006432:	430b      	orrs	r3, r1
 8006434:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006438:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800643c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006440:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8006444:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006448:	2300      	movs	r3, #0
 800644a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800644e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8006452:	460b      	mov	r3, r1
 8006454:	4313      	orrs	r3, r2
 8006456:	d00b      	beq.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006458:	4b7c      	ldr	r3, [pc, #496]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800645a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800645e:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8006462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006466:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006468:	4a78      	ldr	r2, [pc, #480]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800646a:	430b      	orrs	r3, r1
 800646c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006470:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006478:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800647c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006480:	2300      	movs	r3, #0
 8006482:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006486:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800648a:	460b      	mov	r3, r1
 800648c:	4313      	orrs	r3, r2
 800648e:	d00b      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006490:	4b6e      	ldr	r3, [pc, #440]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006496:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800649a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800649e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064a0:	4a6a      	ldr	r2, [pc, #424]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064a2:	430b      	orrs	r3, r1
 80064a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80064a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80064ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b0:	f402 7380 	and.w	r3, r2, #256	; 0x100
 80064b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80064b8:	2300      	movs	r3, #0
 80064ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80064be:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 80064c2:	460b      	mov	r3, r1
 80064c4:	4313      	orrs	r3, r2
 80064c6:	d00b      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80064c8:	4b60      	ldr	r3, [pc, #384]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80064ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80064d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80064d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d8:	4a5c      	ldr	r2, [pc, #368]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064da:	430b      	orrs	r3, r1
 80064dc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80064e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e8:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80064ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80064f0:	2300      	movs	r3, #0
 80064f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80064fa:	460b      	mov	r3, r1
 80064fc:	4313      	orrs	r3, r2
 80064fe:	d00b      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006500:	4b52      	ldr	r3, [pc, #328]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006506:	f423 4140 	bic.w	r1, r3, #49152	; 0xc000
 800650a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800650e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006510:	4a4e      	ldr	r2, [pc, #312]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006512:	430b      	orrs	r3, r1
 8006514:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006518:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800651c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006520:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8006524:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006528:	2300      	movs	r3, #0
 800652a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800652e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8006532:	460b      	mov	r3, r1
 8006534:	4313      	orrs	r3, r2
 8006536:	d00b      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006538:	4b44      	ldr	r3, [pc, #272]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800653a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800653e:	f423 6140 	bic.w	r1, r3, #3072	; 0xc00
 8006542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006546:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006548:	4a40      	ldr	r2, [pc, #256]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800654a:	430b      	orrs	r3, r1
 800654c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006550:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006558:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800655c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006560:	2300      	movs	r3, #0
 8006562:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006566:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800656a:	460b      	mov	r3, r1
 800656c:	4313      	orrs	r3, r2
 800656e:	d00b      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006570:	4b36      	ldr	r3, [pc, #216]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006576:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 800657a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800657e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006580:	4a32      	ldr	r2, [pc, #200]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006582:	430b      	orrs	r3, r1
 8006584:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006588:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8006594:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006598:	2300      	movs	r3, #0
 800659a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800659e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 80065a2:	460b      	mov	r3, r1
 80065a4:	4313      	orrs	r3, r2
 80065a6:	d00c      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80065a8:	4b28      	ldr	r3, [pc, #160]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80065ae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80065b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065ba:	4a24      	ldr	r2, [pc, #144]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065bc:	430b      	orrs	r3, r1
 80065be:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80065c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ca:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80065ce:	67bb      	str	r3, [r7, #120]	; 0x78
 80065d0:	2300      	movs	r3, #0
 80065d2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80065d4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80065d8:	460b      	mov	r3, r1
 80065da:	4313      	orrs	r3, r2
 80065dc:	d04f      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80065de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065e6:	2b80      	cmp	r3, #128	; 0x80
 80065e8:	d02d      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80065ea:	2b80      	cmp	r3, #128	; 0x80
 80065ec:	d827      	bhi.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80065ee:	2b60      	cmp	r3, #96	; 0x60
 80065f0:	d02e      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80065f2:	2b60      	cmp	r3, #96	; 0x60
 80065f4:	d823      	bhi.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80065f6:	2b40      	cmp	r3, #64	; 0x40
 80065f8:	d006      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80065fa:	2b40      	cmp	r3, #64	; 0x40
 80065fc:	d81f      	bhi.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d009      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8006602:	2b20      	cmp	r3, #32
 8006604:	d011      	beq.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8006606:	e01a      	b.n	800663e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006608:	4b10      	ldr	r3, [pc, #64]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800660a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660c:	4a0f      	ldr	r2, [pc, #60]	; (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800660e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006612:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006614:	e01d      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006616:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800661a:	3308      	adds	r3, #8
 800661c:	4618      	mov	r0, r3
 800661e:	f002 f981 	bl	8008924 <RCCEx_PLL2_Config>
 8006622:	4603      	mov	r3, r0
 8006624:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006628:	e013      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800662a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800662e:	332c      	adds	r3, #44	; 0x2c
 8006630:	4618      	mov	r0, r3
 8006632:	f002 fa0f 	bl	8008a54 <RCCEx_PLL3_Config>
 8006636:	4603      	mov	r3, r0
 8006638:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800663c:	e009      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006644:	e005      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8006646:	bf00      	nop
 8006648:	e003      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800664a:	bf00      	nop
 800664c:	46020c00 	.word	0x46020c00
        break;
 8006650:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006652:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10d      	bne.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800665a:	4bb6      	ldr	r3, [pc, #728]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800665c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006660:	f023 01e0 	bic.w	r1, r3, #224	; 0xe0
 8006664:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800666c:	4ab1      	ldr	r2, [pc, #708]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800666e:	430b      	orrs	r3, r1
 8006670:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8006674:	e003      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006676:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800667a:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800667e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006686:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800668a:	673b      	str	r3, [r7, #112]	; 0x70
 800668c:	2300      	movs	r3, #0
 800668e:	677b      	str	r3, [r7, #116]	; 0x74
 8006690:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8006694:	460b      	mov	r3, r1
 8006696:	4313      	orrs	r3, r2
 8006698:	d053      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800669a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800669e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066a6:	d033      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80066a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066ac:	d82c      	bhi.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80066ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066b2:	d02f      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80066b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066b8:	d826      	bhi.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80066ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066be:	d008      	beq.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80066c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066c4:	d820      	bhi.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00a      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 80066ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ce:	d011      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80066d0:	e01a      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80066d2:	4b98      	ldr	r3, [pc, #608]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	4a97      	ldr	r2, [pc, #604]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80066d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066dc:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80066de:	e01a      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80066e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066e4:	3308      	adds	r3, #8
 80066e6:	4618      	mov	r0, r3
 80066e8:	f002 f91c 	bl	8008924 <RCCEx_PLL2_Config>
 80066ec:	4603      	mov	r3, r0
 80066ee:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80066f2:	e010      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80066f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066f8:	332c      	adds	r3, #44	; 0x2c
 80066fa:	4618      	mov	r0, r3
 80066fc:	f002 f9aa 	bl	8008a54 <RCCEx_PLL3_Config>
 8006700:	4603      	mov	r3, r0
 8006702:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006706:	e006      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 800670e:	e002      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006710:	bf00      	nop
 8006712:	e000      	b.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006716:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d10d      	bne.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800671e:	4b85      	ldr	r3, [pc, #532]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006720:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006724:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8006728:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800672c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006730:	4a80      	ldr	r2, [pc, #512]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006732:	430b      	orrs	r3, r1
 8006734:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8006738:	e003      	b.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800673a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800673e:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006742:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674a:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800674e:	66bb      	str	r3, [r7, #104]	; 0x68
 8006750:	2300      	movs	r3, #0
 8006752:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006754:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8006758:	460b      	mov	r3, r1
 800675a:	4313      	orrs	r3, r2
 800675c:	d046      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800675e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006762:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006766:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800676a:	d028      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800676c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8006770:	d821      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006772:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006776:	d022      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006778:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800677c:	d81b      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800677e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006782:	d01c      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006784:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006788:	d815      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800678a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800678e:	d008      	beq.n	80067a2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006794:	d80f      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006796:	2b00      	cmp	r3, #0
 8006798:	d011      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800679a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800679e:	d00e      	beq.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 80067a0:	e009      	b.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067a6:	3308      	adds	r3, #8
 80067a8:	4618      	mov	r0, r3
 80067aa:	f002 f8bb 	bl	8008924 <RCCEx_PLL2_Config>
 80067ae:	4603      	mov	r3, r0
 80067b0:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80067b4:	e004      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80067bc:	e000      	b.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 80067be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067c0:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10d      	bne.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80067c8:	4b5a      	ldr	r3, [pc, #360]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80067ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80067ce:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80067d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80067da:	4a56      	ldr	r2, [pc, #344]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80067dc:	430b      	orrs	r3, r1
 80067de:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80067e2:	e003      	b.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067e4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80067e8:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80067ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80067f8:	663b      	str	r3, [r7, #96]	; 0x60
 80067fa:	2300      	movs	r3, #0
 80067fc:	667b      	str	r3, [r7, #100]	; 0x64
 80067fe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8006802:	460b      	mov	r3, r1
 8006804:	4313      	orrs	r3, r2
 8006806:	d03f      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006808:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800680c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006810:	2b04      	cmp	r3, #4
 8006812:	d81e      	bhi.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8006814:	a201      	add	r2, pc, #4	; (adr r2, 800681c <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8006816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800681a:	bf00      	nop
 800681c:	0800685b 	.word	0x0800685b
 8006820:	08006831 	.word	0x08006831
 8006824:	0800683f 	.word	0x0800683f
 8006828:	0800685b 	.word	0x0800685b
 800682c:	0800685b 	.word	0x0800685b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006830:	4b40      	ldr	r3, [pc, #256]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006834:	4a3f      	ldr	r2, [pc, #252]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800683a:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 800683c:	e00e      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800683e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006842:	332c      	adds	r3, #44	; 0x2c
 8006844:	4618      	mov	r0, r3
 8006846:	f002 f905 	bl	8008a54 <RCCEx_PLL3_Config>
 800684a:	4603      	mov	r3, r0
 800684c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006850:	e004      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006858:	e000      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 800685a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800685c:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10d      	bne.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006864:	4b33      	ldr	r3, [pc, #204]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006866:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800686a:	f023 0107 	bic.w	r1, r3, #7
 800686e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006876:	4a2f      	ldr	r2, [pc, #188]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006878:	430b      	orrs	r3, r1
 800687a:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800687e:	e003      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006880:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006884:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006888:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006890:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8006894:	65bb      	str	r3, [r7, #88]	; 0x58
 8006896:	2300      	movs	r3, #0
 8006898:	65fb      	str	r3, [r7, #92]	; 0x5c
 800689a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800689e:	460b      	mov	r3, r1
 80068a0:	4313      	orrs	r3, r2
 80068a2:	d04d      	beq.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80068a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80068a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068ac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068b0:	d028      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x614>
 80068b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80068b6:	d821      	bhi.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x60c>
 80068b8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068bc:	d024      	beq.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80068be:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80068c2:	d81b      	bhi.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x60c>
 80068c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068c8:	d00e      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 80068ca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80068ce:	d815      	bhi.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x60c>
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d01b      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x61c>
 80068d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068d8:	d110      	bne.n	80068fc <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80068da:	4b16      	ldr	r3, [pc, #88]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80068dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068de:	4a15      	ldr	r2, [pc, #84]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80068e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068e4:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 80068e6:	e012      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80068ec:	332c      	adds	r3, #44	; 0x2c
 80068ee:	4618      	mov	r0, r3
 80068f0:	f002 f8b0 	bl	8008a54 <RCCEx_PLL3_Config>
 80068f4:	4603      	mov	r3, r0
 80068f6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80068fa:	e008      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006902:	e004      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006904:	bf00      	nop
 8006906:	e002      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006908:	bf00      	nop
 800690a:	e000      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 800690c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800690e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006912:	2b00      	cmp	r3, #0
 8006914:	d110      	bne.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006916:	4b07      	ldr	r3, [pc, #28]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006918:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800691c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8006920:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006924:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006928:	4a02      	ldr	r2, [pc, #8]	; (8006934 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800692a:	430b      	orrs	r3, r1
 800692c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006930:	e006      	b.n	8006940 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006932:	bf00      	nop
 8006934:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006938:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 800693c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006948:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800694c:	653b      	str	r3, [r7, #80]	; 0x50
 800694e:	2300      	movs	r3, #0
 8006950:	657b      	str	r3, [r7, #84]	; 0x54
 8006952:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8006956:	460b      	mov	r3, r1
 8006958:	4313      	orrs	r3, r2
 800695a:	f000 80b5 	beq.w	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800695e:	2300      	movs	r3, #0
 8006960:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006964:	4b9d      	ldr	r3, [pc, #628]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	d113      	bne.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006972:	4b9a      	ldr	r3, [pc, #616]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006974:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006978:	4a98      	ldr	r2, [pc, #608]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800697a:	f043 0304 	orr.w	r3, r3, #4
 800697e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8006982:	4b96      	ldr	r3, [pc, #600]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006984:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006988:	f003 0304 	and.w	r3, r3, #4
 800698c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006990:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
      pwrclkchanged = SET;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800699a:	4b91      	ldr	r3, [pc, #580]	; (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 800699c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800699e:	4a90      	ldr	r2, [pc, #576]	; (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80069a0:	f043 0301 	orr.w	r3, r3, #1
 80069a4:	6293      	str	r3, [r2, #40]	; 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069a6:	f7fc f9cb 	bl	8002d40 <HAL_GetTick>
 80069aa:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80069ae:	e00b      	b.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069b0:	f7fc f9c6 	bl	8002d40 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b02      	cmp	r3, #2
 80069be:	d903      	bls.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 80069c6:	e005      	b.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80069c8:	4b85      	ldr	r3, [pc, #532]	; (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 80069ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d0ed      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 80069d4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d165      	bne.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80069dc:	4b7f      	ldr	r3, [pc, #508]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80069de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80069e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80069ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d023      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80069f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80069fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d01b      	beq.n	8006a3a <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006a02:	4b76      	ldr	r3, [pc, #472]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a0c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006a10:	4b72      	ldr	r3, [pc, #456]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a16:	4a71      	ldr	r2, [pc, #452]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a1c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a20:	4b6e      	ldr	r3, [pc, #440]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a26:	4a6d      	ldr	r2, [pc, #436]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a2c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006a30:	4a6a      	ldr	r2, [pc, #424]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a36:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a3e:	f003 0301 	and.w	r3, r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d019      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a46:	f7fc f97b 	bl	8002d40 <HAL_GetTick>
 8006a4a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a4e:	e00d      	b.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a50:	f7fc f976 	bl	8002d40 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a5a:	1ad2      	subs	r2, r2, r3
 8006a5c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d903      	bls.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8006a64:	2303      	movs	r3, #3
 8006a66:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
            break;
 8006a6a:	e006      	b.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a6c:	4b5b      	ldr	r3, [pc, #364]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d0ea      	beq.n	8006a50 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8006a7a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10d      	bne.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006a82:	4b56      	ldr	r3, [pc, #344]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8006a88:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006a94:	4a51      	ldr	r2, [pc, #324]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006a96:	430b      	orrs	r3, r1
 8006a98:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8006a9c:	e008      	b.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006aa2:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
 8006aa6:	e003      	b.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa8:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006aac:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006ab0:	f897 30e1 	ldrb.w	r3, [r7, #225]	; 0xe1
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d107      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ab8:	4b48      	ldr	r3, [pc, #288]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006abe:	4a47      	ldr	r2, [pc, #284]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ac0:	f023 0304 	bic.w	r3, r3, #4
 8006ac4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006ac8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8006ad4:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ada:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	d042      	beq.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006ae4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ae8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006aec:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006af0:	d022      	beq.n	8006b38 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8006af2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006af6:	d81b      	bhi.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006af8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006afc:	d011      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8006afe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b02:	d815      	bhi.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d019      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8006b08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006b0c:	d110      	bne.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b12:	3308      	adds	r3, #8
 8006b14:	4618      	mov	r0, r3
 8006b16:	f001 ff05 	bl	8008924 <RCCEx_PLL2_Config>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006b20:	e00d      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b22:	4b2e      	ldr	r3, [pc, #184]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b26:	4a2d      	ldr	r2, [pc, #180]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b2c:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8006b2e:	e006      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006b36:	e002      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006b38:	bf00      	nop
 8006b3a:	e000      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006b3c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006b3e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d10d      	bne.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006b46:	4b25      	ldr	r3, [pc, #148]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006b4c:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8006b50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006b58:	4a20      	ldr	r2, [pc, #128]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006b5a:	430b      	orrs	r3, r1
 8006b5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8006b60:	e003      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b62:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006b66:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b72:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8006b76:	643b      	str	r3, [r7, #64]	; 0x40
 8006b78:	2300      	movs	r3, #0
 8006b7a:	647b      	str	r3, [r7, #68]	; 0x44
 8006b7c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8006b80:	460b      	mov	r3, r1
 8006b82:	4313      	orrs	r3, r2
 8006b84:	d032      	beq.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006b86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006b8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b92:	d00b      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006b94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b98:	d804      	bhi.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d008      	beq.n	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ba2:	d007      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006baa:	e004      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006bac:	bf00      	nop
 8006bae:	e002      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006bb0:	bf00      	nop
 8006bb2:	e000      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006bb4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006bb6:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d112      	bne.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006bbe:	4b07      	ldr	r3, [pc, #28]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006bc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006bc4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006bc8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006bcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006bd0:	4a02      	ldr	r2, [pc, #8]	; (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006bd2:	430b      	orrs	r3, r1
 8006bd4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8006bd8:	e008      	b.n	8006bec <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8006bda:	bf00      	nop
 8006bdc:	46020c00 	.word	0x46020c00
 8006be0:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be4:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006be8:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006bec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf4:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8006bf8:	63bb      	str	r3, [r7, #56]	; 0x38
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006bfe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8006c02:	460b      	mov	r3, r1
 8006c04:	4313      	orrs	r3, r2
 8006c06:	d00c      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8006c08:	4b98      	ldr	r3, [pc, #608]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006c0e:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 8006c12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c1a:	4a94      	ldr	r2, [pc, #592]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }
  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006c22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8006c2e:	633b      	str	r3, [r7, #48]	; 0x30
 8006c30:	2300      	movs	r3, #0
 8006c32:	637b      	str	r3, [r7, #52]	; 0x34
 8006c34:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	d019      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006c3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c4a:	d105      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006c4c:	4b87      	ldr	r3, [pc, #540]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c50:	4a86      	ldr	r2, [pc, #536]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c56:	6293      	str	r3, [r2, #40]	; 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006c58:	4b84      	ldr	r3, [pc, #528]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006c5e:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8006c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006c6a:	4a80      	ldr	r2, [pc, #512]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c6c:	430b      	orrs	r3, r1
 8006c6e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006c72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7a:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8006c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c80:	2300      	movs	r3, #0
 8006c82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c84:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	d00c      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006c8e:	4b77      	ldr	r3, [pc, #476]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006c94:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006c98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c9c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006ca0:	4972      	ldr	r1, [pc, #456]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006ca8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8006cb4:	623b      	str	r3, [r7, #32]
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8006cba:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	d00c      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006cc4:	4b69      	ldr	r3, [pc, #420]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006cc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006cca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006cd2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006cd6:	4965      	ldr	r1, [pc, #404]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006cde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8006cea:	61bb      	str	r3, [r7, #24]
 8006cec:	2300      	movs	r3, #0
 8006cee:	61fb      	str	r3, [r7, #28]
 8006cf0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006cf4:	460b      	mov	r3, r1
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	d00c      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006cfa:	4b5c      	ldr	r3, [pc, #368]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006cfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006d00:	f023 0218 	bic.w	r2, r3, #24
 8006d04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d08:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8006d0c:	4957      	ldr	r1, [pc, #348]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006d14:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1c:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8006d20:	613b      	str	r3, [r7, #16]
 8006d22:	2300      	movs	r3, #0
 8006d24:	617b      	str	r3, [r7, #20]
 8006d26:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	d032      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006d30:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006d38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d3c:	d105      	bne.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d3e:	4b4b      	ldr	r3, [pc, #300]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d42:	4a4a      	ldr	r2, [pc, #296]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d48:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006d4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006d52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006d56:	d108      	bne.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006d58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f001 fde0 	bl	8008924 <RCCEx_PLL2_Config>
 8006d64:	4603      	mov	r3, r0
 8006d66:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
    }
    if (ret == HAL_OK)
 8006d6a:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10d      	bne.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006d72:	4b3e      	ldr	r3, [pc, #248]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006d74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8006d78:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006d84:	4939      	ldr	r1, [pc, #228]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 8006d8c:	e003      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d8e:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006d92:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9e:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8006da2:	60bb      	str	r3, [r7, #8]
 8006da4:	2300      	movs	r3, #0
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006dac:	460b      	mov	r3, r1
 8006dae:	4313      	orrs	r3, r2
 8006db0:	d03a      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006db2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006dba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dbe:	d00e      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8006dc0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dc4:	d815      	bhi.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d017      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8006dca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006dce:	d110      	bne.n	8006df2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006dd0:	4b26      	ldr	r3, [pc, #152]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd4:	4a25      	ldr	r2, [pc, #148]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006dd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dda:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006ddc:	e00e      	b.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006de2:	3308      	adds	r3, #8
 8006de4:	4618      	mov	r0, r3
 8006de6:	f001 fd9d 	bl	8008924 <RCCEx_PLL2_Config>
 8006dea:	4603      	mov	r3, r0
 8006dec:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006df0:	e004      	b.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        break;
 8006df8:	e000      	b.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8006dfa:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006dfc:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d10d      	bne.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006e04:	4b19      	ldr	r3, [pc, #100]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006e06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006e0a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006e0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e16:	4915      	ldr	r1, [pc, #84]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8006e1e:	e003      	b.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e20:	f897 30e3 	ldrb.w	r3, [r7, #227]	; 0xe3
 8006e24:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006e28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e30:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8006e34:	603b      	str	r3, [r7, #0]
 8006e36:	2300      	movs	r3, #0
 8006e38:	607b      	str	r3, [r7, #4]
 8006e3a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006e3e:	460b      	mov	r3, r1
 8006e40:	4313      	orrs	r3, r2
 8006e42:	d00c      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8006e44:	4b09      	ldr	r3, [pc, #36]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006e46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006e4a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006e4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006e52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006e56:	4905      	ldr	r1, [pc, #20]	; (8006e6c <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8006e5e:	f897 30e2 	ldrb.w	r3, [r7, #226]	; 0xe2
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	37e8      	adds	r7, #232	; 0xe8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e6c:	46020c00 	.word	0x46020c00

08006e70 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b089      	sub	sp, #36	; 0x24
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006e78:	4bac      	ldr	r3, [pc, #688]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e80:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006e82:	4baa      	ldr	r3, [pc, #680]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e86:	f003 0303 	and.w	r3, r3, #3
 8006e8a:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006e8c:	4ba7      	ldr	r3, [pc, #668]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e90:	0a1b      	lsrs	r3, r3, #8
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	3301      	adds	r3, #1
 8006e98:	613b      	str	r3, [r7, #16]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
 8006e9a:	4ba4      	ldr	r3, [pc, #656]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e9e:	f003 0310 	and.w	r3, r3, #16
 8006ea2:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006ea4:	4ba1      	ldr	r3, [pc, #644]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea8:	08db      	lsrs	r3, r3, #3
 8006eaa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	fb02 f303 	mul.w	r3, r2, r3
 8006eb4:	ee07 3a90 	vmov	s15, r3
 8006eb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ebc:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 8123 	beq.w	800710e <HAL_RCCEx_GetPLL1ClockFreq+0x29e>
  {
    switch (pll1source)
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	2b03      	cmp	r3, #3
 8006ecc:	d062      	beq.n	8006f94 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2b03      	cmp	r3, #3
 8006ed2:	f200 8081 	bhi.w	8006fd8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d024      	beq.n	8006f26 <HAL_RCCEx_GetPLL1ClockFreq+0xb6>
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d17a      	bne.n	8006fd8 <HAL_RCCEx_GetPLL1ClockFreq+0x168>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	ee07 3a90 	vmov	s15, r3
 8006ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eec:	eddf 6a90 	vldr	s13, [pc, #576]	; 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8006ef0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef4:	4b8d      	ldr	r3, [pc, #564]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efc:	ee07 3a90 	vmov	s15, r3
 8006f00:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f04:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f08:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8006f0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f10:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f14:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f18:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f24:	e08f      	b.n	8007046 <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006f26:	4b81      	ldr	r3, [pc, #516]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d005      	beq.n	8006f3e <HAL_RCCEx_GetPLL1ClockFreq+0xce>
 8006f32:	4b7e      	ldr	r3, [pc, #504]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	0f1b      	lsrs	r3, r3, #28
 8006f38:	f003 030f 	and.w	r3, r3, #15
 8006f3c:	e006      	b.n	8006f4c <HAL_RCCEx_GetPLL1ClockFreq+0xdc>
 8006f3e:	4b7b      	ldr	r3, [pc, #492]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006f40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006f44:	041b      	lsls	r3, r3, #16
 8006f46:	0f1b      	lsrs	r3, r3, #28
 8006f48:	f003 030f 	and.w	r3, r3, #15
 8006f4c:	4a7a      	ldr	r2, [pc, #488]	; (8007138 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f52:	ee07 3a90 	vmov	s15, r3
 8006f56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	ee07 3a90 	vmov	s15, r3
 8006f60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	ee07 3a90 	vmov	s15, r3
 8006f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f72:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f76:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8006f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f92:	e058      	b.n	8007046 <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	ee07 3a90 	vmov	s15, r3
 8006f9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f9e:	eddf 6a64 	vldr	s13, [pc, #400]	; 8007130 <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>
 8006fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fa6:	4b61      	ldr	r3, [pc, #388]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fae:	ee07 3a90 	vmov	s15, r3
 8006fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fb6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fba:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 8006fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fd6:	e036      	b.n	8007046 <HAL_RCCEx_GetPLL1ClockFreq+0x1d6>
      default:
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8006fd8:	4b54      	ldr	r3, [pc, #336]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d005      	beq.n	8006ff0 <HAL_RCCEx_GetPLL1ClockFreq+0x180>
 8006fe4:	4b51      	ldr	r3, [pc, #324]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	0f1b      	lsrs	r3, r3, #28
 8006fea:	f003 030f 	and.w	r3, r3, #15
 8006fee:	e006      	b.n	8006ffe <HAL_RCCEx_GetPLL1ClockFreq+0x18e>
 8006ff0:	4b4e      	ldr	r3, [pc, #312]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8006ff2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8006ff6:	041b      	lsls	r3, r3, #16
 8006ff8:	0f1b      	lsrs	r3, r3, #28
 8006ffa:	f003 030f 	and.w	r3, r3, #15
 8006ffe:	4a4e      	ldr	r2, [pc, #312]	; (8007138 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8007000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007004:	ee07 3a90 	vmov	s15, r3
 8007008:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	ee07 3a90 	vmov	s15, r3
 8007012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	ee07 3a90 	vmov	s15, r3
 8007020:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007024:	ed97 6a02 	vldr	s12, [r7, #8]
 8007028:	eddf 5a42 	vldr	s11, [pc, #264]	; 8007134 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>
 800702c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007030:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007034:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007038:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800703c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007040:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007044:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8007046:	4b39      	ldr	r3, [pc, #228]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8007048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800704e:	2b00      	cmp	r3, #0
 8007050:	d017      	beq.n	8007082 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
    {
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007052:	4b36      	ldr	r3, [pc, #216]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	0a5b      	lsrs	r3, r3, #9
 8007058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800705c:	ee07 3a90 	vmov	s15, r3
 8007060:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8007064:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007068:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800706c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007078:	ee17 2a90 	vmov	r2, s15
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	601a      	str	r2, [r3, #0]
 8007080:	e002      	b.n	8007088 <HAL_RCCEx_GetPLL1ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8007088:	4b28      	ldr	r3, [pc, #160]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 800708a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800708c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d017      	beq.n	80070c4 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
    {
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007094:	4b25      	ldr	r3, [pc, #148]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 8007096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007098:	0c1b      	lsrs	r3, r3, #16
 800709a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800709e:	ee07 3a90 	vmov	s15, r3
 80070a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80070a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80070aa:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80070ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80070b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070ba:	ee17 2a90 	vmov	r2, s15
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	605a      	str	r2, [r3, #4]
 80070c2:	e002      	b.n	80070ca <HAL_RCCEx_GetPLL1ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80070ca:	4b18      	ldr	r3, [pc, #96]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80070cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d017      	beq.n	8007106 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    {
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80070d6:	4b15      	ldr	r3, [pc, #84]	; (800712c <HAL_RCCEx_GetPLL1ClockFreq+0x2bc>)
 80070d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070da:	0e1b      	lsrs	r3, r3, #24
 80070dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070e0:	ee07 3a90 	vmov	s15, r3
 80070e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80070e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80070ec:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80070f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80070f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070fc:	ee17 2a90 	vmov	r2, s15
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007104:	e00c      	b.n	8007120 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
      PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2200      	movs	r2, #0
 800710a:	609a      	str	r2, [r3, #8]
}
 800710c:	e008      	b.n	8007120 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2200      	movs	r2, #0
 8007112:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	609a      	str	r2, [r3, #8]
}
 8007120:	bf00      	nop
 8007122:	3724      	adds	r7, #36	; 0x24
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	46020c00 	.word	0x46020c00
 8007130:	4b742400 	.word	0x4b742400
 8007134:	46000000 	.word	0x46000000
 8007138:	0800d70c 	.word	0x0800d70c

0800713c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800713c:	b480      	push	{r7}
 800713e:	b089      	sub	sp, #36	; 0x24
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007144:	4bac      	ldr	r3, [pc, #688]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800714c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800714e:	4baa      	ldr	r3, [pc, #680]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007152:	f003 0303 	and.w	r3, r3, #3
 8007156:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8007158:	4ba7      	ldr	r3, [pc, #668]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800715a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715c:	0a1b      	lsrs	r3, r3, #8
 800715e:	f003 030f 	and.w	r3, r3, #15
 8007162:	3301      	adds	r3, #1
 8007164:	613b      	str	r3, [r7, #16]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
 8007166:	4ba4      	ldr	r3, [pc, #656]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716a:	f003 0310 	and.w	r3, r3, #16
 800716e:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007170:	4ba1      	ldr	r3, [pc, #644]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007174:	08db      	lsrs	r3, r3, #3
 8007176:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	fb02 f303 	mul.w	r3, r2, r3
 8007180:	ee07 3a90 	vmov	s15, r3
 8007184:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007188:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	2b00      	cmp	r3, #0
 8007190:	f000 8123 	beq.w	80073da <HAL_RCCEx_GetPLL2ClockFreq+0x29e>
  {
    switch (pll2source)
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	2b03      	cmp	r3, #3
 8007198:	d062      	beq.n	8007260 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	2b03      	cmp	r3, #3
 800719e:	f200 8081 	bhi.w	80072a4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d024      	beq.n	80071f2 <HAL_RCCEx_GetPLL2ClockFreq+0xb6>
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	2b02      	cmp	r3, #2
 80071ac:	d17a      	bne.n	80072a4 <HAL_RCCEx_GetPLL2ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	ee07 3a90 	vmov	s15, r3
 80071b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071b8:	eddf 6a90 	vldr	s13, [pc, #576]	; 80073fc <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 80071bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071c0:	4b8d      	ldr	r3, [pc, #564]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80071c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071c8:	ee07 3a90 	vmov	s15, r3
 80071cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 80071d0:	ed97 6a02 	vldr	s12, [r7, #8]
 80071d4:	eddf 5a8a 	vldr	s11, [pc, #552]	; 8007400 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 80071d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80071dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 80071e0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80071e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071f0:	e08f      	b.n	8007312 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80071f2:	4b81      	ldr	r3, [pc, #516]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d005      	beq.n	800720a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
 80071fe:	4b7e      	ldr	r3, [pc, #504]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	0f1b      	lsrs	r3, r3, #28
 8007204:	f003 030f 	and.w	r3, r3, #15
 8007208:	e006      	b.n	8007218 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
 800720a:	4b7b      	ldr	r3, [pc, #492]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 800720c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007210:	041b      	lsls	r3, r3, #16
 8007212:	0f1b      	lsrs	r3, r3, #28
 8007214:	f003 030f 	and.w	r3, r3, #15
 8007218:	4a7a      	ldr	r2, [pc, #488]	; (8007404 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 800721a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800721e:	ee07 3a90 	vmov	s15, r3
 8007222:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	ee07 3a90 	vmov	s15, r3
 800722c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007230:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800723e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007242:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8007400 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 8007246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800724a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800724e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007252:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800725a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800725e:	e058      	b.n	8007312 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	eddf 6a64 	vldr	s13, [pc, #400]	; 80073fc <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>
 800726e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007272:	4b61      	ldr	r3, [pc, #388]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727a:	ee07 3a90 	vmov	s15, r3
 800727e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8007282:	ed97 6a02 	vldr	s12, [r7, #8]
 8007286:	eddf 5a5e 	vldr	s11, [pc, #376]	; 8007400 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 800728a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800728e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn2 / (float_t)0x2000) + (float_t)1);
 8007292:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007296:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072a2:	e036      	b.n	8007312 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

      default:
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80072a4:	4b54      	ldr	r3, [pc, #336]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d005      	beq.n	80072bc <HAL_RCCEx_GetPLL2ClockFreq+0x180>
 80072b0:	4b51      	ldr	r3, [pc, #324]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	0f1b      	lsrs	r3, r3, #28
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	e006      	b.n	80072ca <HAL_RCCEx_GetPLL2ClockFreq+0x18e>
 80072bc:	4b4e      	ldr	r3, [pc, #312]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80072be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80072c2:	041b      	lsls	r3, r3, #16
 80072c4:	0f1b      	lsrs	r3, r3, #28
 80072c6:	f003 030f 	and.w	r3, r3, #15
 80072ca:	4a4e      	ldr	r2, [pc, #312]	; (8007404 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80072cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072d0:	ee07 3a90 	vmov	s15, r3
 80072d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	ee07 3a90 	vmov	s15, r3
 80072de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	ee07 3a90 	vmov	s15, r3
 80072ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80072f4:	eddf 5a42 	vldr	s11, [pc, #264]	; 8007400 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>
 80072f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007300:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007304:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800730c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007310:	bf00      	nop
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007312:	4b39      	ldr	r3, [pc, #228]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d017      	beq.n	800734e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
    {
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800731e:	4b36      	ldr	r3, [pc, #216]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007322:	0a5b      	lsrs	r3, r3, #9
 8007324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007328:	ee07 3a90 	vmov	s15, r3
 800732c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8007330:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007334:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007338:	edd7 6a07 	vldr	s13, [r7, #28]
 800733c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007340:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007344:	ee17 2a90 	vmov	r2, s15
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	e002      	b.n	8007354 <HAL_RCCEx_GetPLL2ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_P_Frequency = 0U;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	601a      	str	r2, [r3, #0]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007354:	4b28      	ldr	r3, [pc, #160]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d017      	beq.n	8007390 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
    {
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007360:	4b25      	ldr	r3, [pc, #148]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007364:	0c1b      	lsrs	r3, r3, #16
 8007366:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800736a:	ee07 3a90 	vmov	s15, r3
 800736e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007372:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007376:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800737a:	edd7 6a07 	vldr	s13, [r7, #28]
 800737e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007386:	ee17 2a90 	vmov	r2, s15
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	605a      	str	r2, [r3, #4]
 800738e:	e002      	b.n	8007396 <HAL_RCCEx_GetPLL2ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	605a      	str	r2, [r3, #4]
    }
    if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007396:	4b18      	ldr	r3, [pc, #96]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 8007398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800739a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d017      	beq.n	80073d2 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    {
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80073a2:	4b15      	ldr	r3, [pc, #84]	; (80073f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2bc>)
 80073a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a6:	0e1b      	lsrs	r3, r3, #24
 80073a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073ac:	ee07 3a90 	vmov	s15, r3
 80073b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80073b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80073b8:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80073bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80073c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073c8:	ee17 2a90 	vmov	r2, s15
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80073d0:	e00c      	b.n	80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
      PLL2_Clocks->PLL2_R_Frequency = 0U;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	609a      	str	r2, [r3, #8]
}
 80073d8:	e008      	b.n	80073ec <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	609a      	str	r2, [r3, #8]
}
 80073ec:	bf00      	nop
 80073ee:	3724      	adds	r7, #36	; 0x24
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	46020c00 	.word	0x46020c00
 80073fc:	4b742400 	.word	0x4b742400
 8007400:	46000000 	.word	0x46000000
 8007404:	0800d70c 	.word	0x0800d70c

08007408 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007408:	b480      	push	{r7}
 800740a:	b089      	sub	sp, #36	; 0x24
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007410:	4bac      	ldr	r3, [pc, #688]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007418:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800741a:	4baa      	ldr	r3, [pc, #680]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800741c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800741e:	f003 0303 	and.w	r3, r3, #3
 8007422:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8007424:	4ba7      	ldr	r3, [pc, #668]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007428:	0a1b      	lsrs	r3, r3, #8
 800742a:	f003 030f 	and.w	r3, r3, #15
 800742e:	3301      	adds	r3, #1
 8007430:	613b      	str	r3, [r7, #16]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
 8007432:	4ba4      	ldr	r3, [pc, #656]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007436:	f003 0310 	and.w	r3, r3, #16
 800743a:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800743c:	4ba1      	ldr	r3, [pc, #644]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800743e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007440:	08db      	lsrs	r3, r3, #3
 8007442:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	fb02 f303 	mul.w	r3, r2, r3
 800744c:	ee07 3a90 	vmov	s15, r3
 8007450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007454:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	f000 8123 	beq.w	80076a6 <HAL_RCCEx_GetPLL3ClockFreq+0x29e>
  {
    switch (pll3source)
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	2b03      	cmp	r3, #3
 8007464:	d062      	beq.n	800752c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	2b03      	cmp	r3, #3
 800746a:	f200 8081 	bhi.w	8007570 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d024      	beq.n	80074be <HAL_RCCEx_GetPLL3ClockFreq+0xb6>
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2b02      	cmp	r3, #2
 8007478:	d17a      	bne.n	8007570 <HAL_RCCEx_GetPLL3ClockFreq+0x168>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	ee07 3a90 	vmov	s15, r3
 8007480:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007484:	eddf 6a90 	vldr	s13, [pc, #576]	; 80076c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 8007488:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800748c:	4b8d      	ldr	r3, [pc, #564]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800748e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007490:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007494:	ee07 3a90 	vmov	s15, r3
 8007498:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800749c:	ed97 6a02 	vldr	s12, [r7, #8]
 80074a0:	eddf 5a8a 	vldr	s11, [pc, #552]	; 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 80074a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80074a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 80074ac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80074b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80074b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074b8:	edc7 7a07 	vstr	s15, [r7, #28]

        break;
 80074bc:	e08f      	b.n	80075de <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80074be:	4b81      	ldr	r3, [pc, #516]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d005      	beq.n	80074d6 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
 80074ca:	4b7e      	ldr	r3, [pc, #504]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	0f1b      	lsrs	r3, r3, #28
 80074d0:	f003 030f 	and.w	r3, r3, #15
 80074d4:	e006      	b.n	80074e4 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
 80074d6:	4b7b      	ldr	r3, [pc, #492]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80074d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80074dc:	041b      	lsls	r3, r3, #16
 80074de:	0f1b      	lsrs	r3, r3, #28
 80074e0:	f003 030f 	and.w	r3, r3, #15
 80074e4:	4a7a      	ldr	r2, [pc, #488]	; (80076d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80074e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074ea:	ee07 3a90 	vmov	s15, r3
 80074ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	ee07 3a90 	vmov	s15, r3
 80074f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007500:	69bb      	ldr	r3, [r7, #24]
 8007502:	ee07 3a90 	vmov	s15, r3
 8007506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800750a:	ed97 6a02 	vldr	s12, [r7, #8]
 800750e:	eddf 5a6f 	vldr	s11, [pc, #444]	; 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8007512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800751a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800751e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007526:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800752a:	e058      	b.n	80075de <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	ee07 3a90 	vmov	s15, r3
 8007532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007536:	eddf 6a64 	vldr	s13, [pc, #400]	; 80076c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>
 800753a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800753e:	4b61      	ldr	r3, [pc, #388]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007546:	ee07 3a90 	vmov	s15, r3
 800754a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800754e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007552:	eddf 5a5e 	vldr	s11, [pc, #376]	; 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 8007556:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800755a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn3 / (float_t)0x2000) + (float_t)1);
 800755e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007562:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800756a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800756e:	e036      	b.n	80075de <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

      default:
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007570:	4b54      	ldr	r3, [pc, #336]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007578:	2b00      	cmp	r3, #0
 800757a:	d005      	beq.n	8007588 <HAL_RCCEx_GetPLL3ClockFreq+0x180>
 800757c:	4b51      	ldr	r3, [pc, #324]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	0f1b      	lsrs	r3, r3, #28
 8007582:	f003 030f 	and.w	r3, r3, #15
 8007586:	e006      	b.n	8007596 <HAL_RCCEx_GetPLL3ClockFreq+0x18e>
 8007588:	4b4e      	ldr	r3, [pc, #312]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800758a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800758e:	041b      	lsls	r3, r3, #16
 8007590:	0f1b      	lsrs	r3, r3, #28
 8007592:	f003 030f 	and.w	r3, r3, #15
 8007596:	4a4e      	ldr	r2, [pc, #312]	; (80076d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8007598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800759c:	ee07 3a90 	vmov	s15, r3
 80075a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	ee07 3a90 	vmov	s15, r3
 80075aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                  ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	ee07 3a90 	vmov	s15, r3
 80075b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075bc:	ed97 6a02 	vldr	s12, [r7, #8]
 80075c0:	eddf 5a42 	vldr	s11, [pc, #264]	; 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>
 80075c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075cc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80075d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80075d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075dc:	bf00      	nop
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80075de:	4b39      	ldr	r3, [pc, #228]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80075e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d017      	beq.n	800761a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
    {
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80075ea:	4b36      	ldr	r3, [pc, #216]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 80075ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ee:	0a5b      	lsrs	r3, r3, #9
 80075f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075f4:	ee07 3a90 	vmov	s15, r3
 80075f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80075fc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007600:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007604:	edd7 6a07 	vldr	s13, [r7, #28]
 8007608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800760c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007610:	ee17 2a90 	vmov	r2, s15
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	601a      	str	r2, [r3, #0]
 8007618:	e002      	b.n	8007620 <HAL_RCCEx_GetPLL3ClockFreq+0x218>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_P_Frequency = 0U;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	601a      	str	r2, [r3, #0]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007620:	4b28      	ldr	r3, [pc, #160]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007628:	2b00      	cmp	r3, #0
 800762a:	d017      	beq.n	800765c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
    {
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800762c:	4b25      	ldr	r3, [pc, #148]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 800762e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007630:	0c1b      	lsrs	r3, r3, #16
 8007632:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007636:	ee07 3a90 	vmov	s15, r3
 800763a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800763e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007642:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007646:	edd7 6a07 	vldr	s13, [r7, #28]
 800764a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800764e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007652:	ee17 2a90 	vmov	r2, s15
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	605a      	str	r2, [r3, #4]
 800765a:	e002      	b.n	8007662 <HAL_RCCEx_GetPLL3ClockFreq+0x25a>
                                                                     (float_t)1));
    }
    else
    {
      PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	605a      	str	r2, [r3, #4]
    }

    if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007662:	4b18      	ldr	r3, [pc, #96]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d017      	beq.n	800769e <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    {
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800766e:	4b15      	ldr	r3, [pc, #84]	; (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2bc>)
 8007670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007672:	0e1b      	lsrs	r3, r3, #24
 8007674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007678:	ee07 3a90 	vmov	s15, r3
 800767c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                     RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8007680:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007684:	ee37 7a87 	vadd.f32	s14, s15, s14
      PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007688:	edd7 6a07 	vldr	s13, [r7, #28]
 800768c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007690:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007694:	ee17 2a90 	vmov	r2, s15
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	609a      	str	r2, [r3, #8]
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 800769c:	e00c      	b.n	80076b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
      PLL3_Clocks->PLL3_R_Frequency = 0U;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	609a      	str	r2, [r3, #8]
}
 80076a4:	e008      	b.n	80076b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	609a      	str	r2, [r3, #8]
}
 80076b8:	bf00      	nop
 80076ba:	3724      	adds	r7, #36	; 0x24
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	46020c00 	.word	0x46020c00
 80076c8:	4b742400 	.word	0x4b742400
 80076cc:	46000000 	.word	0x46000000
 80076d0:	0800d70c 	.word	0x0800d70c

080076d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_FDCAN1 FDCAN1 peripheral clock
  *            @arg @ref RCC_PERIPHCLK_DAC1 DAC1 peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08e      	sub	sp, #56	; 0x38
 80076d8:	af00      	add	r7, sp, #0
 80076da:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80076de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076e2:	f5a2 2180 	sub.w	r1, r2, #262144	; 0x40000
 80076e6:	430b      	orrs	r3, r1
 80076e8:	d145      	bne.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80076ea:	4ba7      	ldr	r3, [pc, #668]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80076ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80076f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076f4:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80076f6:	4ba4      	ldr	r3, [pc, #656]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80076f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80076fc:	f003 0302 	and.w	r3, r3, #2
 8007700:	2b02      	cmp	r3, #2
 8007702:	d108      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007706:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800770a:	d104      	bne.n	8007716 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800770c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007710:	637b      	str	r3, [r7, #52]	; 0x34
 8007712:	f001 b8fc 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007716:	4b9c      	ldr	r3, [pc, #624]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800771c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007720:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007724:	d114      	bne.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800772c:	d110      	bne.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800772e:	4b96      	ldr	r3, [pc, #600]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007738:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800773c:	d103      	bne.n	8007746 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800773e:	23fa      	movs	r3, #250	; 0xfa
 8007740:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007742:	f001 b8e4 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8007746:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800774a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800774c:	f001 b8df 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007750:	4b8d      	ldr	r3, [pc, #564]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007758:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800775c:	d107      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800775e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007760:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007764:	d103      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007766:	4b89      	ldr	r3, [pc, #548]	; (800798c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8007768:	637b      	str	r3, [r7, #52]	; 0x34
 800776a:	f001 b8d0 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800776e:	2300      	movs	r3, #0
 8007770:	637b      	str	r3, [r7, #52]	; 0x34
 8007772:	f001 b8cc 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800777a:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800777e:	430b      	orrs	r3, r1
 8007780:	d151      	bne.n	8007826 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007782:	4b81      	ldr	r3, [pc, #516]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007784:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007788:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800778c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800778e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007790:	2b80      	cmp	r3, #128	; 0x80
 8007792:	d035      	beq.n	8007800 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007796:	2b80      	cmp	r3, #128	; 0x80
 8007798:	d841      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800779a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800779c:	2b60      	cmp	r3, #96	; 0x60
 800779e:	d02a      	beq.n	80077f6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80077a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a2:	2b60      	cmp	r3, #96	; 0x60
 80077a4:	d83b      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80077a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a8:	2b40      	cmp	r3, #64	; 0x40
 80077aa:	d009      	beq.n	80077c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80077ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ae:	2b40      	cmp	r3, #64	; 0x40
 80077b0:	d835      	bhi.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80077b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00c      	beq.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80077b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ba:	2b20      	cmp	r3, #32
 80077bc:	d012      	beq.n	80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80077be:	e02e      	b.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80077c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077c4:	4618      	mov	r0, r3
 80077c6:	f7ff fb53 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80077ce:	f001 b89e 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80077d2:	f107 0318 	add.w	r3, r7, #24
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7ff fcb0 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80077e0:	f001 b895 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077e4:	f107 030c 	add.w	r3, r7, #12
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff fe0d 	bl	8007408 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80077f2:	f001 b88c 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80077f6:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80077fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80077fc:	f001 b887 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007800:	4b61      	ldr	r3, [pc, #388]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007808:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800780c:	d103      	bne.n	8007816 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800780e:	4b60      	ldr	r3, [pc, #384]	; (8007990 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007810:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007812:	f001 b87c 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8007816:	2300      	movs	r3, #0
 8007818:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800781a:	f001 b878 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :
      {
        frequency = 0U;
 800781e:	2300      	movs	r3, #0
 8007820:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007822:	f001 b874 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007826:	e9d7 2300 	ldrd	r2, r3, [r7]
 800782a:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800782e:	430b      	orrs	r3, r1
 8007830:	d158      	bne.n	80078e4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007832:	4b55      	ldr	r3, [pc, #340]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007834:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007838:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800783c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800783e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007844:	d03b      	beq.n	80078be <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007848:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800784c:	d846      	bhi.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800784e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007850:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007854:	d02e      	beq.n	80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007858:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800785c:	d83e      	bhi.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800785e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007864:	d00b      	beq.n	800787e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8007866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800786c:	d836      	bhi.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800786e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00d      	beq.n	8007890 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800787a:	d012      	beq.n	80078a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800787c:	e02e      	b.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800787e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007882:	4618      	mov	r0, r3
 8007884:	f7ff faf4 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800788c:	f001 b83f 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007890:	f107 0318 	add.w	r3, r7, #24
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff fc51 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800789e:	f001 b836 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078a2:	f107 030c 	add.w	r3, r7, #12
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7ff fdae 	bl	8007408 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80078b0:	f001 b82d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80078b4:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80078b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80078ba:	f001 b828 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80078be:	4b32      	ldr	r3, [pc, #200]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078ca:	d103      	bne.n	80078d4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 80078cc:	4b30      	ldr	r3, [pc, #192]	; (8007990 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80078ce:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80078d0:	f001 b81d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80078d8:	f001 b819 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 80078dc:	2300      	movs	r3, #0
 80078de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80078e0:	f001 b815 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 80078e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078e8:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 80078ec:	430b      	orrs	r3, r1
 80078ee:	d126      	bne.n	800793e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 80078f0:	4b25      	ldr	r3, [pc, #148]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80078f2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80078f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078fa:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80078fc:	4b22      	ldr	r3, [pc, #136]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007904:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007908:	d106      	bne.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800790a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800790c:	2b00      	cmp	r3, #0
 800790e:	d103      	bne.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8007910:	4b1f      	ldr	r3, [pc, #124]	; (8007990 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007912:	637b      	str	r3, [r7, #52]	; 0x34
 8007914:	f000 bffb 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007918:	4b1b      	ldr	r3, [pc, #108]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007920:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007924:	d107      	bne.n	8007936 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8007926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800792c:	d103      	bne.n	8007936 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800792e:	4b19      	ldr	r3, [pc, #100]	; (8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007930:	637b      	str	r3, [r7, #52]	; 0x34
 8007932:	f000 bfec 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8007936:	2300      	movs	r3, #0
 8007938:	637b      	str	r3, [r7, #52]	; 0x34
 800793a:	f000 bfe8 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800793e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007942:	f5a2 1180 	sub.w	r1, r2, #1048576	; 0x100000
 8007946:	430b      	orrs	r3, r1
 8007948:	d164      	bne.n	8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800794a:	4b0f      	ldr	r3, [pc, #60]	; (8007988 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800794c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007950:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8007954:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8007956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007958:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800795c:	d03d      	beq.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800795e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007960:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007964:	d852      	bhi.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800796c:	d014      	beq.n	8007998 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800796e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007970:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007974:	d84a      	bhi.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	2b00      	cmp	r3, #0
 800797a:	d01f      	beq.n	80079bc <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800797c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007982:	d012      	beq.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007984:	e042      	b.n	8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007986:	bf00      	nop
 8007988:	46020c00 	.word	0x46020c00
 800798c:	0007a120 	.word	0x0007a120
 8007990:	00f42400 	.word	0x00f42400
 8007994:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800799c:	4618      	mov	r0, r3
 800799e:	f7ff fa67 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80079a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80079a6:	f000 bfb2 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079aa:	f107 0318 	add.w	r3, r7, #24
 80079ae:	4618      	mov	r0, r3
 80079b0:	f7ff fbc4 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80079b8:	f000 bfa9 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 80079bc:	4bab      	ldr	r3, [pc, #684]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079c8:	d103      	bne.n	80079d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 80079ca:	4ba9      	ldr	r3, [pc, #676]	; (8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80079cc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80079ce:	f000 bf9e 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 80079d2:	2300      	movs	r3, #0
 80079d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80079d6:	f000 bf9a 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80079da:	4ba4      	ldr	r3, [pc, #656]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d005      	beq.n	80079f2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80079e6:	4ba1      	ldr	r3, [pc, #644]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	0e1b      	lsrs	r3, r3, #24
 80079ec:	f003 030f 	and.w	r3, r3, #15
 80079f0:	e006      	b.n	8007a00 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>
 80079f2:	4b9e      	ldr	r3, [pc, #632]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 80079f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80079f8:	041b      	lsls	r3, r3, #16
 80079fa:	0e1b      	lsrs	r3, r3, #24
 80079fc:	f003 030f 	and.w	r3, r3, #15
 8007a00:	4a9c      	ldr	r2, [pc, #624]	; (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8007a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a06:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a08:	f000 bf81 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default :

        frequency = 0U;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007a10:	f000 bf7d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007a14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a18:	f5a2 1100 	sub.w	r1, r2, #2097152	; 0x200000
 8007a1c:	430b      	orrs	r3, r1
 8007a1e:	d175      	bne.n	8007b0c <HAL_RCCEx_GetPeriphCLKFreq+0x438>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007a20:	4b92      	ldr	r3, [pc, #584]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007a22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a2a:	633b      	str	r3, [r7, #48]	; 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d15b      	bne.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x416>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007a32:	4b8e      	ldr	r3, [pc, #568]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007a38:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8007a3c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (srcclk)
 8007a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a40:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007a44:	d034      	beq.n	8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a48:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8007a4c:	d849      	bhi.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a54:	d00b      	beq.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a58:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007a5c:	d841      	bhi.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 8007a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d016      	beq.n	8007a92 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007a6a:	d009      	beq.n	8007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8007a6c:	e039      	b.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7ff f9fc 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7a:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8007a7c:	f000 bf47 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a80:	f107 0318 	add.w	r3, r7, #24
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff fb59 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007a8a:	69fb      	ldr	r3, [r7, #28]
 8007a8c:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8007a8e:	f000 bf3e 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007a92:	4b76      	ldr	r3, [pc, #472]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007a9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a9e:	d103      	bne.n	8007aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = HSI48_VALUE;
 8007aa0:	4b73      	ldr	r3, [pc, #460]	; (8007c70 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8007aa2:	637b      	str	r3, [r7, #52]	; 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007aa4:	f000 bf33 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
            frequency = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8007aac:	f000 bf2f 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007ab0:	4b6e      	ldr	r3, [pc, #440]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d005      	beq.n	8007ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
 8007abc:	4b6b      	ldr	r3, [pc, #428]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	0e1b      	lsrs	r3, r3, #24
 8007ac2:	f003 030f 	and.w	r3, r3, #15
 8007ac6:	e006      	b.n	8007ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 8007ac8:	4b68      	ldr	r3, [pc, #416]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007aca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007ace:	041b      	lsls	r3, r3, #16
 8007ad0:	0e1b      	lsrs	r3, r3, #24
 8007ad2:	f003 030f 	and.w	r3, r3, #15
 8007ad6:	4a67      	ldr	r2, [pc, #412]	; (8007c74 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8007ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007adc:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8007ade:	f000 bf16 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
        default :
        {
          frequency = 0U;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	637b      	str	r3, [r7, #52]	; 0x34
          break;
 8007ae6:	f000 bf12 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007af0:	d108      	bne.n	8007b04 <HAL_RCCEx_GetPeriphCLKFreq+0x430>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007af2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007af6:	4618      	mov	r0, r3
 8007af8:	f7ff f9ba 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afe:	637b      	str	r3, [r7, #52]	; 0x34
 8007b00:	f000 bf05 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else
    {
      frequency = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	637b      	str	r3, [r7, #52]	; 0x34
 8007b08:	f000 bf01 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b10:	1e51      	subs	r1, r2, #1
 8007b12:	430b      	orrs	r3, r1
 8007b14:	d136      	bne.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007b16:	4b55      	ldr	r3, [pc, #340]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007b18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007b1c:	f003 0303 	and.w	r3, r3, #3
 8007b20:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d104      	bne.n	8007b32 <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007b28:	f7fe fb34 	bl	8006194 <HAL_RCC_GetPCLK2Freq>
 8007b2c:	6378      	str	r0, [r7, #52]	; 0x34
 8007b2e:	f000 beee 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	d104      	bne.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007b38:	f7fe f9f6 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007b3c:	6378      	str	r0, [r7, #52]	; 0x34
 8007b3e:	f000 bee6 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007b42:	4b4a      	ldr	r3, [pc, #296]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b4e:	d106      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8007b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d103      	bne.n	8007b5e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
    {
      frequency = HSI_VALUE;
 8007b56:	4b48      	ldr	r3, [pc, #288]	; (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8007b58:	637b      	str	r3, [r7, #52]	; 0x34
 8007b5a:	f000 bed8 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007b5e:	4b43      	ldr	r3, [pc, #268]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007b64:	f003 0302 	and.w	r3, r3, #2
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d107      	bne.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6e:	2b03      	cmp	r3, #3
 8007b70:	d104      	bne.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
    {
      frequency = LSE_VALUE;
 8007b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b76:	637b      	str	r3, [r7, #52]	; 0x34
 8007b78:	f000 bec9 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	637b      	str	r3, [r7, #52]	; 0x34
 8007b80:	f000 bec5 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007b84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b88:	1e91      	subs	r1, r2, #2
 8007b8a:	430b      	orrs	r3, r1
 8007b8c:	d136      	bne.n	8007bfc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007b8e:	4b37      	ldr	r3, [pc, #220]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007b94:	f003 030c 	and.w	r3, r3, #12
 8007b98:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d104      	bne.n	8007baa <HAL_RCCEx_GetPeriphCLKFreq+0x4d6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007ba0:	f7fe fae4 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8007ba4:	6378      	str	r0, [r7, #52]	; 0x34
 8007ba6:	f000 beb2 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bac:	2b04      	cmp	r3, #4
 8007bae:	d104      	bne.n	8007bba <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007bb0:	f7fe f9ba 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007bb4:	6378      	str	r0, [r7, #52]	; 0x34
 8007bb6:	f000 beaa 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007bba:	4b2c      	ldr	r3, [pc, #176]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007bc6:	d106      	bne.n	8007bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bca:	2b08      	cmp	r3, #8
 8007bcc:	d103      	bne.n	8007bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x502>
    {
      frequency = HSI_VALUE;
 8007bce:	4b2a      	ldr	r3, [pc, #168]	; (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8007bd0:	637b      	str	r3, [r7, #52]	; 0x34
 8007bd2:	f000 be9c 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007bd6:	4b25      	ldr	r3, [pc, #148]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007bd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007bdc:	f003 0302 	and.w	r3, r3, #2
 8007be0:	2b02      	cmp	r3, #2
 8007be2:	d107      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8007be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be6:	2b0c      	cmp	r3, #12
 8007be8:	d104      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
    {
      frequency = LSE_VALUE;
 8007bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bee:	637b      	str	r3, [r7, #52]	; 0x34
 8007bf0:	f000 be8d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	637b      	str	r3, [r7, #52]	; 0x34
 8007bf8:	f000 be89 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007bfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c00:	1f11      	subs	r1, r2, #4
 8007c02:	430b      	orrs	r3, r1
 8007c04:	d13e      	bne.n	8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007c06:	4b19      	ldr	r3, [pc, #100]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007c0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007c10:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d104      	bne.n	8007c22 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007c18:	f7fe faa8 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8007c1c:	6378      	str	r0, [r7, #52]	; 0x34
 8007c1e:	f000 be76 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c24:	2b10      	cmp	r3, #16
 8007c26:	d104      	bne.n	8007c32 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007c28:	f7fe f97e 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007c2c:	6378      	str	r0, [r7, #52]	; 0x34
 8007c2e:	f000 be6e 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007c32:	4b0e      	ldr	r3, [pc, #56]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c3e:	d106      	bne.n	8007c4e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8007c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c42:	2b20      	cmp	r3, #32
 8007c44:	d103      	bne.n	8007c4e <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 8007c46:	4b0c      	ldr	r3, [pc, #48]	; (8007c78 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8007c48:	637b      	str	r3, [r7, #52]	; 0x34
 8007c4a:	f000 be60 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007c4e:	4b07      	ldr	r3, [pc, #28]	; (8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8007c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007c54:	f003 0302 	and.w	r3, r3, #2
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d10f      	bne.n	8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c5e:	2b30      	cmp	r3, #48	; 0x30
 8007c60:	d10c      	bne.n	8007c7c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = LSE_VALUE;
 8007c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c66:	637b      	str	r3, [r7, #52]	; 0x34
 8007c68:	f000 be51 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8007c6c:	46020c00 	.word	0x46020c00
 8007c70:	02dc6c00 	.word	0x02dc6c00
 8007c74:	0800d70c 	.word	0x0800d70c
 8007c78:	00f42400 	.word	0x00f42400
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	637b      	str	r3, [r7, #52]	; 0x34
 8007c80:	f000 be45 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007c84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c88:	f1a2 0108 	sub.w	r1, r2, #8
 8007c8c:	430b      	orrs	r3, r1
 8007c8e:	d136      	bne.n	8007cfe <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007c90:	4b9f      	ldr	r3, [pc, #636]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007c96:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c9a:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d104      	bne.n	8007cac <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007ca2:	f7fe fa63 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8007ca6:	6378      	str	r0, [r7, #52]	; 0x34
 8007ca8:	f000 be31 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cae:	2b40      	cmp	r3, #64	; 0x40
 8007cb0:	d104      	bne.n	8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007cb2:	f7fe f939 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007cb6:	6378      	str	r0, [r7, #52]	; 0x34
 8007cb8:	f000 be29 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007cbc:	4b94      	ldr	r3, [pc, #592]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007cc8:	d106      	bne.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 8007cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ccc:	2b80      	cmp	r3, #128	; 0x80
 8007cce:	d103      	bne.n	8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      frequency = HSI_VALUE;
 8007cd0:	4b90      	ldr	r3, [pc, #576]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007cd2:	637b      	str	r3, [r7, #52]	; 0x34
 8007cd4:	f000 be1b 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007cd8:	4b8d      	ldr	r3, [pc, #564]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007cda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007cde:	f003 0302 	and.w	r3, r3, #2
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d107      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce8:	2bc0      	cmp	r3, #192	; 0xc0
 8007cea:	d104      	bne.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = LSE_VALUE;
 8007cec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cf0:	637b      	str	r3, [r7, #52]	; 0x34
 8007cf2:	f000 be0c 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8007cfa:	f000 be08 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d02:	f1a2 0110 	sub.w	r1, r2, #16
 8007d06:	430b      	orrs	r3, r1
 8007d08:	d139      	bne.n	8007d7e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8007d0a:	4b81      	ldr	r3, [pc, #516]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007d10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d14:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8007d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d104      	bne.n	8007d26 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007d1c:	f7fe fa26 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8007d20:	6378      	str	r0, [r7, #52]	; 0x34
 8007d22:	f000 bdf4 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8007d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d2c:	d104      	bne.n	8007d38 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007d2e:	f7fe f8fb 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007d32:	6378      	str	r0, [r7, #52]	; 0x34
 8007d34:	f000 bdeb 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8007d38:	4b75      	ldr	r3, [pc, #468]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d44:	d107      	bne.n	8007d56 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 8007d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d4c:	d103      	bne.n	8007d56 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
    {
      frequency = HSI_VALUE;
 8007d4e:	4b71      	ldr	r3, [pc, #452]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007d50:	637b      	str	r3, [r7, #52]	; 0x34
 8007d52:	f000 bddc 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8007d56:	4b6e      	ldr	r3, [pc, #440]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007d58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007d5c:	f003 0302 	and.w	r3, r3, #2
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	d108      	bne.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d6a:	d104      	bne.n	8007d76 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = LSE_VALUE;
 8007d6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d70:	637b      	str	r3, [r7, #52]	; 0x34
 8007d72:	f000 bdcc 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8007d76:	2300      	movs	r3, #0
 8007d78:	637b      	str	r3, [r7, #52]	; 0x34
 8007d7a:	f000 bdc8 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8007d7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d82:	f1a2 0120 	sub.w	r1, r2, #32
 8007d86:	430b      	orrs	r3, r1
 8007d88:	d158      	bne.n	8007e3c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007d8a:	4b61      	ldr	r3, [pc, #388]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007d8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007d90:	f003 0307 	and.w	r3, r3, #7
 8007d94:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8007d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d104      	bne.n	8007da6 <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8007d9c:	f7fe fa0e 	bl	80061bc <HAL_RCC_GetPCLK3Freq>
 8007da0:	6378      	str	r0, [r7, #52]	; 0x34
 8007da2:	f000 bdb4 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8007da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d104      	bne.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007dac:	f7fe f8bc 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007db0:	6378      	str	r0, [r7, #52]	; 0x34
 8007db2:	f000 bdac 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8007db6:	4b56      	ldr	r3, [pc, #344]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc2:	d106      	bne.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
 8007dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d103      	bne.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
    {
      frequency = HSI_VALUE;
 8007dca:	4b52      	ldr	r3, [pc, #328]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007dcc:	637b      	str	r3, [r7, #52]	; 0x34
 8007dce:	f000 bd9e 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8007dd2:	4b4f      	ldr	r3, [pc, #316]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007dd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007dd8:	f003 0302 	and.w	r3, r3, #2
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d107      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de2:	2b03      	cmp	r3, #3
 8007de4:	d104      	bne.n	8007df0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
    {
      frequency = LSE_VALUE;
 8007de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dea:	637b      	str	r3, [r7, #52]	; 0x34
 8007dec:	f000 bd8f 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8007df0:	4b47      	ldr	r3, [pc, #284]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0320 	and.w	r3, r3, #32
 8007df8:	2b20      	cmp	r3, #32
 8007dfa:	d11b      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
 8007dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dfe:	2b04      	cmp	r3, #4
 8007e00:	d118      	bne.n	8007e34 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e02:	4b43      	ldr	r3, [pc, #268]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d005      	beq.n	8007e1a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8007e0e:	4b40      	ldr	r3, [pc, #256]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	0e1b      	lsrs	r3, r3, #24
 8007e14:	f003 030f 	and.w	r3, r3, #15
 8007e18:	e006      	b.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8007e1a:	4b3d      	ldr	r3, [pc, #244]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007e20:	041b      	lsls	r3, r3, #16
 8007e22:	0e1b      	lsrs	r3, r3, #24
 8007e24:	f003 030f 	and.w	r3, r3, #15
 8007e28:	4a3b      	ldr	r2, [pc, #236]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e2e:	637b      	str	r3, [r7, #52]	; 0x34
 8007e30:	f000 bd6d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8007e34:	2300      	movs	r3, #0
 8007e36:	637b      	str	r3, [r7, #52]	; 0x34
 8007e38:	f000 bd69 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8007e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e40:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8007e44:	430b      	orrs	r3, r1
 8007e46:	d169      	bne.n	8007f1c <HAL_RCCEx_GetPeriphCLKFreq+0x848>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8007e48:	4b31      	ldr	r3, [pc, #196]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007e4e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007e52:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8007e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e5a:	d104      	bne.n	8007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007e5c:	f7fe f864 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8007e60:	6378      	str	r0, [r7, #52]	; 0x34
 8007e62:	f000 bd54 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8007e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e6c:	d108      	bne.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e6e:	f107 0318 	add.w	r3, r7, #24
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7ff f962 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	637b      	str	r3, [r7, #52]	; 0x34
 8007e7c:	f000 bd47 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8007e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d104      	bne.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8007e86:	f7fe f957 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8007e8a:	6378      	str	r0, [r7, #52]	; 0x34
 8007e8c:	f000 bd3f 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8007e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e92:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8007e96:	d118      	bne.n	8007eca <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 8007e98:	4b1d      	ldr	r3, [pc, #116]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d005      	beq.n	8007eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8007ea4:	4b1a      	ldr	r3, [pc, #104]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	0f1b      	lsrs	r3, r3, #28
 8007eaa:	f003 030f 	and.w	r3, r3, #15
 8007eae:	e006      	b.n	8007ebe <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8007eb0:	4b17      	ldr	r3, [pc, #92]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007eb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007eb6:	041b      	lsls	r3, r3, #16
 8007eb8:	0f1b      	lsrs	r3, r3, #28
 8007eba:	f003 030f 	and.w	r3, r3, #15
 8007ebe:	4a16      	ldr	r2, [pc, #88]	; (8007f18 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ec4:	637b      	str	r3, [r7, #52]	; 0x34
 8007ec6:	f000 bd22 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8007eca:	4b11      	ldr	r3, [pc, #68]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ed2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007ed6:	d107      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007ede:	d103      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
    {
      frequency = HSE_VALUE;
 8007ee0:	4b0c      	ldr	r3, [pc, #48]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ee2:	637b      	str	r3, [r7, #52]	; 0x34
 8007ee4:	f000 bd13 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8007ee8:	4b09      	ldr	r3, [pc, #36]	; (8007f10 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ef4:	d107      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007efc:	d103      	bne.n	8007f06 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      frequency = HSI_VALUE;
 8007efe:	4b05      	ldr	r3, [pc, #20]	; (8007f14 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007f00:	637b      	str	r3, [r7, #52]	; 0x34
 8007f02:	f000 bd04 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	637b      	str	r3, [r7, #52]	; 0x34
 8007f0a:	f000 bd00 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8007f0e:	bf00      	nop
 8007f10:	46020c00 	.word	0x46020c00
 8007f14:	00f42400 	.word	0x00f42400
 8007f18:	0800d70c 	.word	0x0800d70c
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8007f1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f20:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8007f24:	430b      	orrs	r3, r1
 8007f26:	d14e      	bne.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8007f28:	4ba8      	ldr	r3, [pc, #672]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8007f2e:	f003 0307 	and.w	r3, r3, #7
 8007f32:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8007f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	d841      	bhi.n	8007fbe <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8007f3a:	a201      	add	r2, pc, #4	; (adr r2, 8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x86c>)
 8007f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f40:	08007f79 	.word	0x08007f79
 8007f44:	08007f55 	.word	0x08007f55
 8007f48:	08007f67 	.word	0x08007f67
 8007f4c:	08007f83 	.word	0x08007f83
 8007f50:	08007f8d 	.word	0x08007f8d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7fe ff89 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f62:	f000 bcd4 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f66:	f107 030c 	add.w	r3, r7, #12
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f7ff fa4c 	bl	8007408 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f74:	f000 bccb 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007f78:	f7fe f8de 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8007f7c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8007f7e:	f000 bcc6 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007f82:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007f86:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007f88:	f000 bcc1 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_MDF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007f8c:	4b8f      	ldr	r3, [pc, #572]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d005      	beq.n	8007fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8007f98:	4b8c      	ldr	r3, [pc, #560]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	0e1b      	lsrs	r3, r3, #24
 8007f9e:	f003 030f 	and.w	r3, r3, #15
 8007fa2:	e006      	b.n	8007fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007fa4:	4b89      	ldr	r3, [pc, #548]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007fa6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007faa:	041b      	lsls	r3, r3, #16
 8007fac:	0e1b      	lsrs	r3, r3, #24
 8007fae:	f003 030f 	and.w	r3, r3, #15
 8007fb2:	4a87      	ldr	r2, [pc, #540]	; (80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fb8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fba:	f000 bca8 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007fc2:	f000 bca4 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8007fc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007fca:	f5a2 3100 	sub.w	r1, r2, #131072	; 0x20000
 8007fce:	430b      	orrs	r3, r1
 8007fd0:	d15d      	bne.n	800808e <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8007fd2:	4b7e      	ldr	r3, [pc, #504]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8007fd8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8007fdc:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 8007fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007fe4:	d036      	beq.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007fec:	d84b      	bhi.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8007fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007ff4:	d029      	beq.n	800804a <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007ffc:	d843      	bhi.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008000:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008004:	d013      	beq.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8008006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008008:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800800c:	d83b      	bhi.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 800800e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008010:	2b00      	cmp	r3, #0
 8008012:	d015      	beq.n	8008040 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 8008014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008016:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800801a:	d134      	bne.n	8008086 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800801c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008020:	4618      	mov	r0, r3
 8008022:	f7fe ff25 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8008026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008028:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800802a:	f000 bc70 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800802e:	f107 030c 	add.w	r3, r7, #12
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff f9e8 	bl	8007408 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800803c:	f000 bc67 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008040:	f7fe f87a 	bl	8006138 <HAL_RCC_GetHCLKFreq>
 8008044:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8008046:	f000 bc62 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800804a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800804e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008050:	f000 bc5d 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_ADF1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008054:	4b5d      	ldr	r3, [pc, #372]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d005      	beq.n	800806c <HAL_RCCEx_GetPeriphCLKFreq+0x998>
 8008060:	4b5a      	ldr	r3, [pc, #360]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	0e1b      	lsrs	r3, r3, #24
 8008066:	f003 030f 	and.w	r3, r3, #15
 800806a:	e006      	b.n	800807a <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800806c:	4b57      	ldr	r3, [pc, #348]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800806e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008072:	041b      	lsls	r3, r3, #16
 8008074:	0e1b      	lsrs	r3, r3, #24
 8008076:	f003 030f 	and.w	r3, r3, #15
 800807a:	4a55      	ldr	r2, [pc, #340]	; (80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800807c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008080:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008082:	f000 bc44 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800808a:	f000 bc40 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800808e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008092:	f1a2 0140 	sub.w	r1, r2, #64	; 0x40
 8008096:	430b      	orrs	r3, r1
 8008098:	d14a      	bne.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800809a:	4b4c      	ldr	r3, [pc, #304]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800809c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80080a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80080a4:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80080a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d104      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80080ac:	f7fe f85e 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 80080b0:	6378      	str	r0, [r7, #52]	; 0x34
 80080b2:	f000 bc2c 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80080b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080bc:	d104      	bne.n	80080c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80080be:	f7fd ff33 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 80080c2:	6378      	str	r0, [r7, #52]	; 0x34
 80080c4:	f000 bc23 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80080c8:	4b40      	ldr	r3, [pc, #256]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080d4:	d107      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080dc:	d103      	bne.n	80080e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
    {
      frequency = HSI_VALUE;
 80080de:	4b3d      	ldr	r3, [pc, #244]	; (80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80080e0:	637b      	str	r3, [r7, #52]	; 0x34
 80080e2:	f000 bc14 	b.w	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80080e6:	4b39      	ldr	r3, [pc, #228]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0320 	and.w	r3, r3, #32
 80080ee:	2b20      	cmp	r3, #32
 80080f0:	d11b      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 80080f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f8:	d117      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80080fa:	4b34      	ldr	r3, [pc, #208]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008102:	2b00      	cmp	r3, #0
 8008104:	d005      	beq.n	8008112 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 8008106:	4b31      	ldr	r3, [pc, #196]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	0e1b      	lsrs	r3, r3, #24
 800810c:	f003 030f 	and.w	r3, r3, #15
 8008110:	e006      	b.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8008112:	4b2e      	ldr	r3, [pc, #184]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008114:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008118:	041b      	lsls	r3, r3, #16
 800811a:	0e1b      	lsrs	r3, r3, #24
 800811c:	f003 030f 	and.w	r3, r3, #15
 8008120:	4a2b      	ldr	r2, [pc, #172]	; (80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008126:	637b      	str	r3, [r7, #52]	; 0x34
 8008128:	e3f1      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800812a:	2300      	movs	r3, #0
 800812c:	637b      	str	r3, [r7, #52]	; 0x34
 800812e:	e3ee      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8008130:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008134:	f1a2 0180 	sub.w	r1, r2, #128	; 0x80
 8008138:	430b      	orrs	r3, r1
 800813a:	d14d      	bne.n	80081d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800813c:	4b23      	ldr	r3, [pc, #140]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800813e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008142:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008146:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814a:	2b00      	cmp	r3, #0
 800814c:	d103      	bne.n	8008156 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800814e:	f7fe f80d 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8008152:	6378      	str	r0, [r7, #52]	; 0x34
 8008154:	e3db      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8008156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008158:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800815c:	d103      	bne.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800815e:	f7fd fee3 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8008162:	6378      	str	r0, [r7, #52]	; 0x34
 8008164:	e3d3      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008166:	4b19      	ldr	r3, [pc, #100]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800816e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008172:	d106      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 8008174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008176:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800817a:	d102      	bne.n	8008182 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
    {
      frequency = HSI_VALUE;
 800817c:	4b15      	ldr	r3, [pc, #84]	; (80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800817e:	637b      	str	r3, [r7, #52]	; 0x34
 8008180:	e3c5      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8008182:	4b12      	ldr	r3, [pc, #72]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f003 0320 	and.w	r3, r3, #32
 800818a:	2b20      	cmp	r3, #32
 800818c:	d11b      	bne.n	80081c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 800818e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008190:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008194:	d117      	bne.n	80081c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008196:	4b0d      	ldr	r3, [pc, #52]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d005      	beq.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0xada>
 80081a2:	4b0a      	ldr	r3, [pc, #40]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	0e1b      	lsrs	r3, r3, #24
 80081a8:	f003 030f 	and.w	r3, r3, #15
 80081ac:	e006      	b.n	80081bc <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 80081ae:	4b07      	ldr	r3, [pc, #28]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80081b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80081b4:	041b      	lsls	r3, r3, #16
 80081b6:	0e1b      	lsrs	r3, r3, #24
 80081b8:	f003 030f 	and.w	r3, r3, #15
 80081bc:	4a04      	ldr	r2, [pc, #16]	; (80081d0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80081be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081c2:	637b      	str	r3, [r7, #52]	; 0x34
 80081c4:	e3a3      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	637b      	str	r3, [r7, #52]	; 0x34
 80081ca:	e3a0      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 80081cc:	46020c00 	.word	0x46020c00
 80081d0:	0800d70c 	.word	0x0800d70c
 80081d4:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80081d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081dc:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 80081e0:	430b      	orrs	r3, r1
 80081e2:	d148      	bne.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0xba2>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80081e4:	4b9d      	ldr	r3, [pc, #628]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80081e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80081ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80081ee:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 80081f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f2:	2bc0      	cmp	r3, #192	; 0xc0
 80081f4:	d024      	beq.n	8008240 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80081f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f8:	2bc0      	cmp	r3, #192	; 0xc0
 80081fa:	d839      	bhi.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 80081fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fe:	2b80      	cmp	r3, #128	; 0x80
 8008200:	d00d      	beq.n	800821e <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8008202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008204:	2b80      	cmp	r3, #128	; 0x80
 8008206:	d833      	bhi.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
 8008208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <HAL_RCCEx_GetPeriphCLKFreq+0xb42>
 800820e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008210:	2b40      	cmp	r3, #64	; 0x40
 8008212:	d011      	beq.n	8008238 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8008214:	e02c      	b.n	8008270 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8008216:	f7fd ffd1 	bl	80061bc <HAL_RCC_GetPCLK3Freq>
 800821a:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800821c:	e377      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800821e:	4b8f      	ldr	r3, [pc, #572]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800822a:	d102      	bne.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0xb5e>
        {
          frequency = HSI_VALUE;
 800822c:	4b8c      	ldr	r3, [pc, #560]	; (8008460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 800822e:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008230:	e36d      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8008232:	2300      	movs	r3, #0
 8008234:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008236:	e36a      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8008238:	f7fd fe76 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 800823c:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800823e:	e366      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)];
 8008240:	4b86      	ldr	r3, [pc, #536]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 800824c:	4b83      	ldr	r3, [pc, #524]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	0f1b      	lsrs	r3, r3, #28
 8008252:	f003 030f 	and.w	r3, r3, #15
 8008256:	e006      	b.n	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 8008258:	4b80      	ldr	r3, [pc, #512]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800825a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800825e:	041b      	lsls	r3, r3, #16
 8008260:	0f1b      	lsrs	r3, r3, #28
 8008262:	f003 030f 	and.w	r3, r3, #15
 8008266:	4a7f      	ldr	r2, [pc, #508]	; (8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8008268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800826c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800826e:	e34e      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      default:
      {
        frequency = 0U;
 8008270:	2300      	movs	r3, #0
 8008272:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008274:	e34b      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8008276:	e9d7 2300 	ldrd	r2, r3, [r7]
 800827a:	f5a2 0180 	sub.w	r1, r2, #4194304	; 0x400000
 800827e:	430b      	orrs	r3, r1
 8008280:	d147      	bne.n	8008312 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008282:	4b76      	ldr	r3, [pc, #472]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008288:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800828c:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800828e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008290:	2b00      	cmp	r3, #0
 8008292:	d103      	bne.n	800829c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008294:	f7fd ff6a 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 8008298:	6378      	str	r0, [r7, #52]	; 0x34
 800829a:	e338      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800829c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80082a2:	d103      	bne.n	80082ac <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80082a4:	f7fd fe40 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 80082a8:	6378      	str	r0, [r7, #52]	; 0x34
 80082aa:	e330      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80082ac:	4b6b      	ldr	r3, [pc, #428]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80082b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082b8:	d106      	bne.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 80082ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082c0:	d102      	bne.n	80082c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HSI_VALUE;
 80082c2:	4b67      	ldr	r3, [pc, #412]	; (8008460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80082c4:	637b      	str	r3, [r7, #52]	; 0x34
 80082c6:	e322      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80082c8:	4b64      	ldr	r3, [pc, #400]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f003 0320 	and.w	r3, r3, #32
 80082d0:	2b20      	cmp	r3, #32
 80082d2:	d11b      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
 80082d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80082da:	d117      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0xc38>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082dc:	4b5f      	ldr	r3, [pc, #380]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 80082e8:	4b5c      	ldr	r3, [pc, #368]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	0e1b      	lsrs	r3, r3, #24
 80082ee:	f003 030f 	and.w	r3, r3, #15
 80082f2:	e006      	b.n	8008302 <HAL_RCCEx_GetPeriphCLKFreq+0xc2e>
 80082f4:	4b59      	ldr	r3, [pc, #356]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80082f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80082fa:	041b      	lsls	r3, r3, #16
 80082fc:	0e1b      	lsrs	r3, r3, #24
 80082fe:	f003 030f 	and.w	r3, r3, #15
 8008302:	4a58      	ldr	r2, [pc, #352]	; (8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8008304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008308:	637b      	str	r3, [r7, #52]	; 0x34
 800830a:	e300      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	637b      	str	r3, [r7, #52]	; 0x34
 8008310:	e2fd      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8008312:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008316:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800831a:	430b      	orrs	r3, r1
 800831c:	d15b      	bne.n	80083d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd02>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800831e:	4b4f      	ldr	r3, [pc, #316]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008320:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8008324:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008328:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800832a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800832c:	2b00      	cmp	r3, #0
 800832e:	d117      	bne.n	8008360 <HAL_RCCEx_GetPeriphCLKFreq+0xc8c>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008330:	4b4a      	ldr	r3, [pc, #296]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008338:	2b00      	cmp	r3, #0
 800833a:	d005      	beq.n	8008348 <HAL_RCCEx_GetPeriphCLKFreq+0xc74>
 800833c:	4b47      	ldr	r3, [pc, #284]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	0e1b      	lsrs	r3, r3, #24
 8008342:	f003 030f 	and.w	r3, r3, #15
 8008346:	e006      	b.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0xc82>
 8008348:	4b44      	ldr	r3, [pc, #272]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800834a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800834e:	041b      	lsls	r3, r3, #16
 8008350:	0e1b      	lsrs	r3, r3, #24
 8008352:	f003 030f 	and.w	r3, r3, #15
 8008356:	4a43      	ldr	r2, [pc, #268]	; (8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 8008358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800835c:	637b      	str	r3, [r7, #52]	; 0x34
 800835e:	e2d6      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8008360:	4b3e      	ldr	r3, [pc, #248]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008362:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008366:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800836a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800836e:	d112      	bne.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 8008370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008372:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008376:	d10e      	bne.n	8008396 <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008378:	4b38      	ldr	r3, [pc, #224]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800837a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800837e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008382:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008386:	d102      	bne.n	800838e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
      {
        frequency = LSI_VALUE / 128U;
 8008388:	23fa      	movs	r3, #250	; 0xfa
 800838a:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800838c:	e2bf      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 800838e:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008392:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008394:	e2bb      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008396:	4b31      	ldr	r3, [pc, #196]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800839e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083a2:	d106      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
 80083a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083aa:	d102      	bne.n	80083b2 <HAL_RCCEx_GetPeriphCLKFreq+0xcde>
    {
      frequency = HSI_VALUE;
 80083ac:	4b2c      	ldr	r3, [pc, #176]	; (8008460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80083ae:	637b      	str	r3, [r7, #52]	; 0x34
 80083b0:	e2ad      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80083b2:	4b2a      	ldr	r3, [pc, #168]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80083b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80083b8:	f003 0302 	and.w	r3, r3, #2
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d107      	bne.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
 80083c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80083c6:	d103      	bne.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0xcfc>
    {
      frequency = LSE_VALUE;
 80083c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083cc:	637b      	str	r3, [r7, #52]	; 0x34
 80083ce:	e29e      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80083d0:	2300      	movs	r3, #0
 80083d2:	637b      	str	r3, [r7, #52]	; 0x34
 80083d4:	e29b      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80083d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083da:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80083de:	430b      	orrs	r3, r1
 80083e0:	d162      	bne.n	80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xdd4>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80083e2:	4b1e      	ldr	r3, [pc, #120]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80083e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80083e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80083ec:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80083ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d117      	bne.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xd50>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80083f4:	4b19      	ldr	r3, [pc, #100]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d005      	beq.n	800840c <HAL_RCCEx_GetPeriphCLKFreq+0xd38>
 8008400:	4b16      	ldr	r3, [pc, #88]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	0e1b      	lsrs	r3, r3, #24
 8008406:	f003 030f 	and.w	r3, r3, #15
 800840a:	e006      	b.n	800841a <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 800840c:	4b13      	ldr	r3, [pc, #76]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800840e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008412:	041b      	lsls	r3, r3, #16
 8008414:	0e1b      	lsrs	r3, r3, #24
 8008416:	f003 030f 	and.w	r3, r3, #15
 800841a:	4a12      	ldr	r2, [pc, #72]	; (8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>)
 800841c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008420:	637b      	str	r3, [r7, #52]	; 0x34
 8008422:	e274      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8008424:	4b0d      	ldr	r3, [pc, #52]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8008426:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800842a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800842e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008432:	d119      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
 8008434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800843a:	d115      	bne.n	8008468 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800843c:	4b07      	ldr	r3, [pc, #28]	; (800845c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800843e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008446:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800844a:	d102      	bne.n	8008452 <HAL_RCCEx_GetPeriphCLKFreq+0xd7e>
      {
        frequency = LSI_VALUE / 128U;
 800844c:	23fa      	movs	r3, #250	; 0xfa
 800844e:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008450:	e25d      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 8008452:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008456:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008458:	e259      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 800845a:	bf00      	nop
 800845c:	46020c00 	.word	0x46020c00
 8008460:	00f42400 	.word	0x00f42400
 8008464:	0800d70c 	.word	0x0800d70c
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008468:	4b9d      	ldr	r3, [pc, #628]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008470:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008474:	d106      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800847c:	d102      	bne.n	8008484 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
    {
      frequency = HSI_VALUE;
 800847e:	4b99      	ldr	r3, [pc, #612]	; (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8008480:	637b      	str	r3, [r7, #52]	; 0x34
 8008482:	e244      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008484:	4b96      	ldr	r3, [pc, #600]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008486:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800848a:	f003 0302 	and.w	r3, r3, #2
 800848e:	2b02      	cmp	r3, #2
 8008490:	d107      	bne.n	80084a2 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
 8008492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008494:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008498:	d103      	bne.n	80084a2 <HAL_RCCEx_GetPeriphCLKFreq+0xdce>
    {
      frequency = LSE_VALUE;
 800849a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800849e:	637b      	str	r3, [r7, #52]	; 0x34
 80084a0:	e235      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	637b      	str	r3, [r7, #52]	; 0x34
 80084a6:	e232      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80084a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ac:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 80084b0:	430b      	orrs	r3, r1
 80084b2:	d147      	bne.n	8008544 <HAL_RCCEx_GetPeriphCLKFreq+0xe70>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80084b4:	4b8a      	ldr	r3, [pc, #552]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80084b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80084ba:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80084be:	633b      	str	r3, [r7, #48]	; 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80084c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d103      	bne.n	80084ce <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80084c6:	f7fd fe51 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 80084ca:	6378      	str	r0, [r7, #52]	; 0x34
 80084cc:	e21f      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80084ce:	4b84      	ldr	r3, [pc, #528]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80084d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80084d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80084dc:	d112      	bne.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 80084de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80084e4:	d10e      	bne.n	8008504 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80084e6:	4b7e      	ldr	r3, [pc, #504]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80084e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80084ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80084f4:	d102      	bne.n	80084fc <HAL_RCCEx_GetPeriphCLKFreq+0xe28>
      {
        frequency = LSI_VALUE / 128U;
 80084f6:	23fa      	movs	r3, #250	; 0xfa
 80084f8:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80084fa:	e208      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 80084fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008500:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008502:	e204      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008504:	4b76      	ldr	r3, [pc, #472]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800850c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008510:	d106      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 8008512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008514:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008518:	d102      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
    {
      frequency = HSI_VALUE;
 800851a:	4b72      	ldr	r3, [pc, #456]	; (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 800851c:	637b      	str	r3, [r7, #52]	; 0x34
 800851e:	e1f6      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008520:	4b6f      	ldr	r3, [pc, #444]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008522:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	2b02      	cmp	r3, #2
 800852c:	d107      	bne.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800852e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008530:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008534:	d103      	bne.n	800853e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    {
      frequency = LSE_VALUE;
 8008536:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800853a:	637b      	str	r3, [r7, #52]	; 0x34
 800853c:	e1e7      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800853e:	2300      	movs	r3, #0
 8008540:	637b      	str	r3, [r7, #52]	; 0x34
 8008542:	e1e4      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8008544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008548:	f102 4178 	add.w	r1, r2, #4160749568	; 0xf8000000
 800854c:	430b      	orrs	r3, r1
 800854e:	d12d      	bne.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008550:	4b63      	ldr	r3, [pc, #396]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008552:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008556:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800855a:	633b      	str	r3, [r7, #48]	; 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800855c:	4b60      	ldr	r3, [pc, #384]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008568:	d105      	bne.n	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
 800856a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856c:	2b00      	cmp	r3, #0
 800856e:	d102      	bne.n	8008576 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HSE_VALUE;
 8008570:	4b5c      	ldr	r3, [pc, #368]	; (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8008572:	637b      	str	r3, [r7, #52]	; 0x34
 8008574:	e1cb      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8008576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008578:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800857c:	d107      	bne.n	800858e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800857e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008582:	4618      	mov	r0, r3
 8008584:	f7fe fc74 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858a:	637b      	str	r3, [r7, #52]	; 0x34
 800858c:	e1bf      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800858e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008590:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008594:	d107      	bne.n	80085a6 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008596:	f107 0318 	add.w	r3, r7, #24
 800859a:	4618      	mov	r0, r3
 800859c:	f7fe fdce 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80085a0:	69bb      	ldr	r3, [r7, #24]
 80085a2:	637b      	str	r3, [r7, #52]	; 0x34
 80085a4:	e1b3      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80085a6:	2300      	movs	r3, #0
 80085a8:	637b      	str	r3, [r7, #52]	; 0x34
 80085aa:	e1b0      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80085ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085b0:	f5a2 0100 	sub.w	r1, r2, #8388608	; 0x800000
 80085b4:	430b      	orrs	r3, r1
 80085b6:	d14d      	bne.n	8008654 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80085b8:	4b49      	ldr	r3, [pc, #292]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80085ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80085be:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80085c2:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 80085c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80085ca:	d028      	beq.n	800861e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80085d2:	d83c      	bhi.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 80085d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085da:	d013      	beq.n	8008604 <HAL_RCCEx_GetPeriphCLKFreq+0xf30>
 80085dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085e2:	d834      	bhi.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
 80085e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d004      	beq.n	80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085f0:	d004      	beq.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
 80085f2:	e02c      	b.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80085f4:	f7fd fdce 	bl	8006194 <HAL_RCC_GetPCLK2Freq>
 80085f8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80085fa:	e188      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80085fc:	f7fd fc94 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8008600:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8008602:	e184      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008604:	4b36      	ldr	r3, [pc, #216]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800860c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008610:	d102      	bne.n	8008618 <HAL_RCCEx_GetPeriphCLKFreq+0xf44>
        {
          frequency = HSI_VALUE;
 8008612:	4b34      	ldr	r3, [pc, #208]	; (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 8008614:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008616:	e17a      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 8008618:	2300      	movs	r3, #0
 800861a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800861c:	e177      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI1CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800861e:	4b30      	ldr	r3, [pc, #192]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 800862a:	4b2d      	ldr	r3, [pc, #180]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	0e1b      	lsrs	r3, r3, #24
 8008630:	f003 030f 	and.w	r3, r3, #15
 8008634:	e006      	b.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 8008636:	4b2a      	ldr	r3, [pc, #168]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008638:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800863c:	041b      	lsls	r3, r3, #16
 800863e:	0e1b      	lsrs	r3, r3, #24
 8008640:	f003 030f 	and.w	r3, r3, #15
 8008644:	4a28      	ldr	r2, [pc, #160]	; (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1014>)
 8008646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800864a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800864c:	e15f      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 800864e:	2300      	movs	r3, #0
 8008650:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008652:	e15c      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008654:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008658:	f102 417f 	add.w	r1, r2, #4278190080	; 0xff000000
 800865c:	430b      	orrs	r3, r1
 800865e:	d154      	bne.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x1036>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008660:	4b1f      	ldr	r3, [pc, #124]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 8008662:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008666:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800866a:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 800866c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008672:	d028      	beq.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8008674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008676:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800867a:	d843      	bhi.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008682:	d013      	beq.n	80086ac <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8008684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008686:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800868a:	d83b      	bhi.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
 800868c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800868e:	2b00      	cmp	r3, #0
 8008690:	d004      	beq.n	800869c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8008692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008698:	d004      	beq.n	80086a4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800869a:	e033      	b.n	8008704 <HAL_RCCEx_GetPeriphCLKFreq+0x1030>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800869c:	f7fd fd66 	bl	800616c <HAL_RCC_GetPCLK1Freq>
 80086a0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80086a2:	e134      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80086a4:	f7fd fc40 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 80086a8:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80086aa:	e130      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80086ac:	4b0c      	ldr	r3, [pc, #48]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b8:	d102      	bne.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 80086ba:	4b0a      	ldr	r3, [pc, #40]	; (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1010>)
 80086bc:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80086be:	e126      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80086c4:	e123      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI2CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086c6:	4b06      	ldr	r3, [pc, #24]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00c      	beq.n	80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x1018>
 80086d2:	4b03      	ldr	r3, [pc, #12]	; (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x100c>)
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	0e1b      	lsrs	r3, r3, #24
 80086d8:	f003 030f 	and.w	r3, r3, #15
 80086dc:	e00d      	b.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0x1026>
 80086de:	bf00      	nop
 80086e0:	46020c00 	.word	0x46020c00
 80086e4:	00f42400 	.word	0x00f42400
 80086e8:	0800d70c 	.word	0x0800d70c
 80086ec:	4b8a      	ldr	r3, [pc, #552]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80086ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80086f2:	041b      	lsls	r3, r3, #16
 80086f4:	0e1b      	lsrs	r3, r3, #24
 80086f6:	f003 030f 	and.w	r3, r3, #15
 80086fa:	4a88      	ldr	r2, [pc, #544]	; (800891c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 80086fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008700:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008702:	e104      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8008704:	2300      	movs	r3, #0
 8008706:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008708:	e101      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800870a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800870e:	f102 417e 	add.w	r1, r2, #4261412864	; 0xfe000000
 8008712:	430b      	orrs	r3, r1
 8008714:	d16e      	bne.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1120>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008716:	4b80      	ldr	r3, [pc, #512]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8008718:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800871c:	f003 0318 	and.w	r3, r3, #24
 8008720:	633b      	str	r3, [r7, #48]	; 0x30
    switch (srcclk)
 8008722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008724:	2b18      	cmp	r3, #24
 8008726:	d862      	bhi.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x111a>
 8008728:	a201      	add	r2, pc, #4	; (adr r2, 8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>)
 800872a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800872e:	bf00      	nop
 8008730:	08008795 	.word	0x08008795
 8008734:	080087ef 	.word	0x080087ef
 8008738:	080087ef 	.word	0x080087ef
 800873c:	080087ef 	.word	0x080087ef
 8008740:	080087ef 	.word	0x080087ef
 8008744:	080087ef 	.word	0x080087ef
 8008748:	080087ef 	.word	0x080087ef
 800874c:	080087ef 	.word	0x080087ef
 8008750:	0800879d 	.word	0x0800879d
 8008754:	080087ef 	.word	0x080087ef
 8008758:	080087ef 	.word	0x080087ef
 800875c:	080087ef 	.word	0x080087ef
 8008760:	080087ef 	.word	0x080087ef
 8008764:	080087ef 	.word	0x080087ef
 8008768:	080087ef 	.word	0x080087ef
 800876c:	080087ef 	.word	0x080087ef
 8008770:	080087a5 	.word	0x080087a5
 8008774:	080087ef 	.word	0x080087ef
 8008778:	080087ef 	.word	0x080087ef
 800877c:	080087ef 	.word	0x080087ef
 8008780:	080087ef 	.word	0x080087ef
 8008784:	080087ef 	.word	0x080087ef
 8008788:	080087ef 	.word	0x080087ef
 800878c:	080087ef 	.word	0x080087ef
 8008790:	080087bf 	.word	0x080087bf
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008794:	f7fd fd12 	bl	80061bc <HAL_RCC_GetPCLK3Freq>
 8008798:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 800879a:	e0b8      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800879c:	f7fd fbc4 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 80087a0:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 80087a2:	e0b4      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80087a4:	4b5c      	ldr	r3, [pc, #368]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087b0:	d102      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x10e4>
        {
          frequency = HSI_VALUE;
 80087b2:	4b5b      	ldr	r3, [pc, #364]	; (8008920 <HAL_RCCEx_GetPeriphCLKFreq+0x124c>)
 80087b4:	637b      	str	r3, [r7, #52]	; 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80087b6:	e0aa      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
          frequency = 0U;
 80087b8:	2300      	movs	r3, #0
 80087ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087bc:	e0a7      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_SPI3CLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80087be:	4b56      	ldr	r3, [pc, #344]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d005      	beq.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
 80087ca:	4b53      	ldr	r3, [pc, #332]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	0e1b      	lsrs	r3, r3, #24
 80087d0:	f003 030f 	and.w	r3, r3, #15
 80087d4:	e006      	b.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1110>
 80087d6:	4b50      	ldr	r3, [pc, #320]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80087d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80087dc:	041b      	lsls	r3, r3, #16
 80087de:	0e1b      	lsrs	r3, r3, #24
 80087e0:	f003 030f 	and.w	r3, r3, #15
 80087e4:	4a4d      	ldr	r2, [pc, #308]	; (800891c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 80087e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087ec:	e08f      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 80087ee:	2300      	movs	r3, #0
 80087f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80087f2:	e08c      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 80087f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087f8:	f102 417c 	add.w	r1, r2, #4227858432	; 0xfc000000
 80087fc:	430b      	orrs	r3, r1
 80087fe:	d14c      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x11c6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008800:	4b45      	ldr	r3, [pc, #276]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8008802:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8008806:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800880a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (srcclk)
 800880c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008812:	d013      	beq.n	800883c <HAL_RCCEx_GetPeriphCLKFreq+0x1168>
 8008814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008816:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800881a:	d83b      	bhi.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800881c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008822:	d013      	beq.n	800884c <HAL_RCCEx_GetPeriphCLKFreq+0x1178>
 8008824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008826:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800882a:	d833      	bhi.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
 800882c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800882e:	2b00      	cmp	r3, #0
 8008830:	d014      	beq.n	800885c <HAL_RCCEx_GetPeriphCLKFreq+0x1188>
 8008832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008834:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008838:	d014      	beq.n	8008864 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 800883a:	e02b      	b.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x11c0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800883c:	f107 0318 	add.w	r3, r7, #24
 8008840:	4618      	mov	r0, r3
 8008842:	f7fe fc7b 	bl	800713c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008846:	69fb      	ldr	r3, [r7, #28]
 8008848:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800884a:	e060      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800884c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008850:	4618      	mov	r0, r3
 8008852:	f7fe fb0d 	bl	8006e70 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008858:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800885a:	e058      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800885c:	f7fd fb64 	bl	8005f28 <HAL_RCC_GetSysClockFreq>
 8008860:	6378      	str	r0, [r7, #52]	; 0x34
        break;
 8008862:	e054      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      case RCC_OSPICLKSOURCE_MSIK:

        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008864:	4b2c      	ldr	r3, [pc, #176]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800886c:	2b00      	cmp	r3, #0
 800886e:	d005      	beq.n	800887c <HAL_RCCEx_GetPeriphCLKFreq+0x11a8>
 8008870:	4b29      	ldr	r3, [pc, #164]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	0e1b      	lsrs	r3, r3, #24
 8008876:	f003 030f 	and.w	r3, r3, #15
 800887a:	e006      	b.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 800887c:	4b26      	ldr	r3, [pc, #152]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 800887e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008882:	041b      	lsls	r3, r3, #16
 8008884:	0e1b      	lsrs	r3, r3, #24
 8008886:	f003 030f 	and.w	r3, r3, #15
 800888a:	4a24      	ldr	r2, [pc, #144]	; (800891c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>)
 800888c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008890:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008892:	e03c      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>

      default:

        frequency = 0U;
 8008894:	2300      	movs	r3, #0
 8008896:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8008898:	e039      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800889a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800889e:	f102 4170 	add.w	r1, r2, #4026531840	; 0xf0000000
 80088a2:	430b      	orrs	r3, r1
 80088a4:	d131      	bne.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x1236>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80088a6:	4b1c      	ldr	r3, [pc, #112]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80088a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80088ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088b0:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80088b2:	4b19      	ldr	r3, [pc, #100]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80088b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80088b8:	f003 0302 	and.w	r3, r3, #2
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d106      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
 80088c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d103      	bne.n	80088ce <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
    {
      frequency = LSE_VALUE;
 80088c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088ca:	637b      	str	r3, [r7, #52]	; 0x34
 80088cc:	e01f      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80088ce:	4b12      	ldr	r3, [pc, #72]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80088d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80088d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80088d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80088dc:	d112      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
 80088de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088e4:	d10e      	bne.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x1230>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088e6:	4b0c      	ldr	r3, [pc, #48]	; (8008918 <HAL_RCCEx_GetPeriphCLKFreq+0x1244>)
 80088e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80088ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088f4:	d102      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x1228>
      {
        frequency = LSI_VALUE / 128U;
 80088f6:	23fa      	movs	r3, #250	; 0xfa
 80088f8:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088fa:	e008      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
      else
      {
        frequency = LSI_VALUE;
 80088fc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008900:	637b      	str	r3, [r7, #52]	; 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008902:	e004      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008904:	2300      	movs	r3, #0
 8008906:	637b      	str	r3, [r7, #52]	; 0x34
 8008908:	e001      	b.n	800890e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
    }

  }
  else
  {
    frequency = 0;
 800890a:	2300      	movs	r3, #0
 800890c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  return (frequency);
 800890e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008910:	4618      	mov	r0, r3
 8008912:	3738      	adds	r7, #56	; 0x38
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}
 8008918:	46020c00 	.word	0x46020c00
 800891c:	0800d70c 	.word	0x0800d70c
 8008920:	00f42400 	.word	0x00f42400

08008924 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800892c:	4b47      	ldr	r3, [pc, #284]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a46      	ldr	r2, [pc, #280]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008932:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008936:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008938:	f7fa fa02 	bl	8002d40 <HAL_GetTick>
 800893c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800893e:	e008      	b.n	8008952 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008940:	f7fa f9fe 	bl	8002d40 <HAL_GetTick>
 8008944:	4602      	mov	r2, r0
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	2b02      	cmp	r3, #2
 800894c:	d901      	bls.n	8008952 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800894e:	2303      	movs	r3, #3
 8008950:	e077      	b.n	8008a42 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008952:	4b3e      	ldr	r3, [pc, #248]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800895a:	2b00      	cmp	r3, #0
 800895c:	d1f0      	bne.n	8008940 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800895e:	4b3b      	ldr	r3, [pc, #236]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008962:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008966:	f023 0303 	bic.w	r3, r3, #3
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6811      	ldr	r1, [r2, #0]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	6852      	ldr	r2, [r2, #4]
 8008972:	3a01      	subs	r2, #1
 8008974:	0212      	lsls	r2, r2, #8
 8008976:	430a      	orrs	r2, r1
 8008978:	4934      	ldr	r1, [pc, #208]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 800897a:	4313      	orrs	r3, r2
 800897c:	62cb      	str	r3, [r1, #44]	; 0x2c
 800897e:	4b33      	ldr	r3, [pc, #204]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008982:	4b33      	ldr	r3, [pc, #204]	; (8008a50 <RCCEx_PLL2_Config+0x12c>)
 8008984:	4013      	ands	r3, r2
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	6892      	ldr	r2, [r2, #8]
 800898a:	3a01      	subs	r2, #1
 800898c:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008990:	687a      	ldr	r2, [r7, #4]
 8008992:	68d2      	ldr	r2, [r2, #12]
 8008994:	3a01      	subs	r2, #1
 8008996:	0252      	lsls	r2, r2, #9
 8008998:	b292      	uxth	r2, r2
 800899a:	4311      	orrs	r1, r2
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	6912      	ldr	r2, [r2, #16]
 80089a0:	3a01      	subs	r2, #1
 80089a2:	0412      	lsls	r2, r2, #16
 80089a4:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 80089a8:	4311      	orrs	r1, r2
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	6952      	ldr	r2, [r2, #20]
 80089ae:	3a01      	subs	r2, #1
 80089b0:	0612      	lsls	r2, r2, #24
 80089b2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80089b6:	430a      	orrs	r2, r1
 80089b8:	4924      	ldr	r1, [pc, #144]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089ba:	4313      	orrs	r3, r2
 80089bc:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80089be:	4b23      	ldr	r3, [pc, #140]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c2:	f023 020c 	bic.w	r2, r3, #12
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	4920      	ldr	r1, [pc, #128]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80089d0:	4b1e      	ldr	r3, [pc, #120]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	491c      	ldr	r1, [pc, #112]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089da:	4313      	orrs	r3, r2
 80089dc:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80089de:	4b1b      	ldr	r3, [pc, #108]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e2:	4a1a      	ldr	r2, [pc, #104]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089e4:	f023 0310 	bic.w	r3, r3, #16
 80089e8:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80089ea:	4b18      	ldr	r3, [pc, #96]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089f2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	69d2      	ldr	r2, [r2, #28]
 80089fa:	00d2      	lsls	r2, r2, #3
 80089fc:	4913      	ldr	r1, [pc, #76]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 80089fe:	4313      	orrs	r3, r2
 8008a00:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008a02:	4b12      	ldr	r3, [pc, #72]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a06:	4a11      	ldr	r2, [pc, #68]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008a08:	f043 0310 	orr.w	r3, r3, #16
 8008a0c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008a0e:	4b0f      	ldr	r3, [pc, #60]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a0e      	ldr	r2, [pc, #56]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008a14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008a18:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008a1a:	f7fa f991 	bl	8002d40 <HAL_GetTick>
 8008a1e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008a20:	e008      	b.n	8008a34 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008a22:	f7fa f98d 	bl	8002d40 <HAL_GetTick>
 8008a26:	4602      	mov	r2, r0
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	1ad3      	subs	r3, r2, r3
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d901      	bls.n	8008a34 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008a30:	2303      	movs	r3, #3
 8008a32:	e006      	b.n	8008a42 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008a34:	4b05      	ldr	r3, [pc, #20]	; (8008a4c <RCCEx_PLL2_Config+0x128>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d0f0      	beq.n	8008a22 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008a40:	2300      	movs	r3, #0

}
 8008a42:	4618      	mov	r0, r3
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop
 8008a4c:	46020c00 	.word	0x46020c00
 8008a50:	80800000 	.word	0x80800000

08008a54 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008a5c:	4b47      	ldr	r3, [pc, #284]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a46      	ldr	r2, [pc, #280]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008a62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a66:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008a68:	f7fa f96a 	bl	8002d40 <HAL_GetTick>
 8008a6c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008a6e:	e008      	b.n	8008a82 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008a70:	f7fa f966 	bl	8002d40 <HAL_GetTick>
 8008a74:	4602      	mov	r2, r0
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	1ad3      	subs	r3, r2, r3
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d901      	bls.n	8008a82 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	e077      	b.n	8008b72 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008a82:	4b3e      	ldr	r3, [pc, #248]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1f0      	bne.n	8008a70 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008a8e:	4b3b      	ldr	r3, [pc, #236]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008a96:	f023 0303 	bic.w	r3, r3, #3
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	6811      	ldr	r1, [r2, #0]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	6852      	ldr	r2, [r2, #4]
 8008aa2:	3a01      	subs	r2, #1
 8008aa4:	0212      	lsls	r2, r2, #8
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	4934      	ldr	r1, [pc, #208]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	630b      	str	r3, [r1, #48]	; 0x30
 8008aae:	4b33      	ldr	r3, [pc, #204]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008ab0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ab2:	4b33      	ldr	r3, [pc, #204]	; (8008b80 <RCCEx_PLL3_Config+0x12c>)
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	6892      	ldr	r2, [r2, #8]
 8008aba:	3a01      	subs	r2, #1
 8008abc:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	68d2      	ldr	r2, [r2, #12]
 8008ac4:	3a01      	subs	r2, #1
 8008ac6:	0252      	lsls	r2, r2, #9
 8008ac8:	b292      	uxth	r2, r2
 8008aca:	4311      	orrs	r1, r2
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	6912      	ldr	r2, [r2, #16]
 8008ad0:	3a01      	subs	r2, #1
 8008ad2:	0412      	lsls	r2, r2, #16
 8008ad4:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8008ad8:	4311      	orrs	r1, r2
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	6952      	ldr	r2, [r2, #20]
 8008ade:	3a01      	subs	r2, #1
 8008ae0:	0612      	lsls	r2, r2, #24
 8008ae2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	4924      	ldr	r1, [pc, #144]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008aea:	4313      	orrs	r3, r2
 8008aec:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008aee:	4b23      	ldr	r3, [pc, #140]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008af2:	f023 020c 	bic.w	r2, r3, #12
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	4920      	ldr	r1, [pc, #128]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008afc:	4313      	orrs	r3, r2
 8008afe:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008b00:	4b1e      	ldr	r3, [pc, #120]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6a1b      	ldr	r3, [r3, #32]
 8008b08:	491c      	ldr	r1, [pc, #112]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008b0e:	4b1b      	ldr	r3, [pc, #108]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b12:	4a1a      	ldr	r2, [pc, #104]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b14:	f023 0310 	bic.w	r3, r3, #16
 8008b18:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008b1a:	4b18      	ldr	r3, [pc, #96]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b22:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	69d2      	ldr	r2, [r2, #28]
 8008b2a:	00d2      	lsls	r2, r2, #3
 8008b2c:	4913      	ldr	r1, [pc, #76]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008b32:	4b12      	ldr	r3, [pc, #72]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b36:	4a11      	ldr	r2, [pc, #68]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b38:	f043 0310 	orr.w	r3, r3, #16
 8008b3c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008b3e:	4b0f      	ldr	r3, [pc, #60]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a0e      	ldr	r2, [pc, #56]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b48:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008b4a:	f7fa f8f9 	bl	8002d40 <HAL_GetTick>
 8008b4e:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008b50:	e008      	b.n	8008b64 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008b52:	f7fa f8f5 	bl	8002d40 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d901      	bls.n	8008b64 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e006      	b.n	8008b72 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008b64:	4b05      	ldr	r3, [pc, #20]	; (8008b7c <RCCEx_PLL3_Config+0x128>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d0f0      	beq.n	8008b52 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	46020c00 	.word	0x46020c00
 8008b80:	80800000 	.word	0x80800000

08008b84 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b084      	sub	sp, #16
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d101      	bne.n	8008b96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e0dd      	b.n	8008d52 <HAL_SPI_Init+0x1ce>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a70      	ldr	r2, [pc, #448]	; (8008d5c <HAL_SPI_Init+0x1d8>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d004      	beq.n	8008baa <HAL_SPI_Init+0x26>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a6e      	ldr	r2, [pc, #440]	; (8008d60 <HAL_SPI_Init+0x1dc>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	e000      	b.n	8008bac <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008baa:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	629a      	str	r2, [r3, #40]	; 0x28

  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a69      	ldr	r2, [pc, #420]	; (8008d5c <HAL_SPI_Init+0x1d8>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d004      	beq.n	8008bc6 <HAL_SPI_Init+0x42>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a67      	ldr	r2, [pc, #412]	; (8008d60 <HAL_SPI_Init+0x1dc>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d105      	bne.n	8008bd2 <HAL_SPI_Init+0x4e>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	2b0f      	cmp	r3, #15
 8008bcc:	d901      	bls.n	8008bd2 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	e0bf      	b.n	8008d52 <HAL_SPI_Init+0x1ce>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f8ce 	bl	8008d74 <SPI_GetPacketSize>
 8008bd8:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a5f      	ldr	r2, [pc, #380]	; (8008d5c <HAL_SPI_Init+0x1d8>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d004      	beq.n	8008bee <HAL_SPI_Init+0x6a>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a5d      	ldr	r2, [pc, #372]	; (8008d60 <HAL_SPI_Init+0x1dc>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d102      	bne.n	8008bf4 <HAL_SPI_Init+0x70>
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2b08      	cmp	r3, #8
 8008bf2:	d816      	bhi.n	8008c22 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008bf8:	4a5a      	ldr	r2, [pc, #360]	; (8008d64 <HAL_SPI_Init+0x1e0>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d00e      	beq.n	8008c1c <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a59      	ldr	r2, [pc, #356]	; (8008d68 <HAL_SPI_Init+0x1e4>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d009      	beq.n	8008c1c <HAL_SPI_Init+0x98>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a57      	ldr	r2, [pc, #348]	; (8008d6c <HAL_SPI_Init+0x1e8>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d004      	beq.n	8008c1c <HAL_SPI_Init+0x98>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a56      	ldr	r2, [pc, #344]	; (8008d70 <HAL_SPI_Init+0x1ec>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d104      	bne.n	8008c26 <HAL_SPI_Init+0xa2>
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b10      	cmp	r3, #16
 8008c20:	d901      	bls.n	8008c26 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e095      	b.n	8008d52 <HAL_SPI_Init+0x1ce>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d106      	bne.n	8008c40 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f7f9 fc98 	bl	8002570 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2202      	movs	r2, #2
 8008c44:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	681a      	ldr	r2, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f022 0201 	bic.w	r2, r2, #1
 8008c56:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8008c62:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008c6c:	d119      	bne.n	8008ca2 <HAL_SPI_Init+0x11e>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008c76:	d103      	bne.n	8008c80 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d008      	beq.n	8008c92 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d10c      	bne.n	8008ca2 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008c8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008c90:	d107      	bne.n	8008ca2 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008ca0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	69da      	ldr	r2, [r3, #28]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008caa:	431a      	orrs	r2, r3
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	431a      	orrs	r2, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cb4:	ea42 0103 	orr.w	r1, r2, r3
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	68da      	ldr	r2, [r3, #12]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	430a      	orrs	r2, r1
 8008cc2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ccc:	431a      	orrs	r2, r3
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd2:	431a      	orrs	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	699b      	ldr	r3, [r3, #24]
 8008cd8:	431a      	orrs	r2, r3
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	431a      	orrs	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	695b      	ldr	r3, [r3, #20]
 8008ce4:	431a      	orrs	r2, r3
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	431a      	orrs	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	431a      	orrs	r2, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cf6:	431a      	orrs	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	431a      	orrs	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d02:	431a      	orrs	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d0e:	ea42 0103 	orr.w	r1, r2, r3
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	430a      	orrs	r2, r1
 8008d1c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d00a      	beq.n	8008d40 <HAL_SPI_Init+0x1bc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	430a      	orrs	r2, r1
 8008d3e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

  return HAL_OK;
 8008d50:	2300      	movs	r3, #0
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	46002000 	.word	0x46002000
 8008d60:	56002000 	.word	0x56002000
 8008d64:	40013000 	.word	0x40013000
 8008d68:	50013000 	.word	0x50013000
 8008d6c:	40003800 	.word	0x40003800
 8008d70:	50003800 	.word	0x50003800

08008d74 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b085      	sub	sp, #20
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008d80:	095b      	lsrs	r3, r3, #5
 8008d82:	3301      	adds	r3, #1
 8008d84:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	3307      	adds	r3, #7
 8008d92:	08db      	lsrs	r3, r3, #3
 8008d94:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	68fa      	ldr	r2, [r7, #12]
 8008d9a:	fb02 f303 	mul.w	r3, r2, r3
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr

08008daa <HAL_SPIEx_SetConfigAutonomousMode>:
  * @param  sConfig Pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi, SPI_AutonomousModeConfTypeDef *sConfig)
{
 8008daa:	b480      	push	{r7}
 8008dac:	b083      	sub	sp, #12
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d12e      	bne.n	8008e1e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8008dc6:	2b01      	cmp	r3, #1
 8008dc8:	d101      	bne.n	8008dce <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 8008dca:	2302      	movs	r3, #2
 8008dcc:	e028      	b.n	8008e20 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2202      	movs	r2, #2
 8008dda:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));

    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f022 0201 	bic.w	r2, r2, #1
 8008dec:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8008dfa:	ea42 0103 	orr.w	r1, r2, r3
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	689a      	ldr	r2, [r3, #8]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	430a      	orrs	r2, r1
 8008e08:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	e000      	b.n	8008e20 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008e1e:	2301      	movs	r3, #1
  }
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d001      	beq.n	8008e44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e06a      	b.n	8008f1a <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2202      	movs	r2, #2
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a35      	ldr	r2, [pc, #212]	; (8008f28 <HAL_TIM_Base_Start+0xfc>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d040      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a34      	ldr	r2, [pc, #208]	; (8008f2c <HAL_TIM_Base_Start+0x100>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d03b      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e68:	d036      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e72:	d031      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a2d      	ldr	r2, [pc, #180]	; (8008f30 <HAL_TIM_Base_Start+0x104>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d02c      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a2c      	ldr	r2, [pc, #176]	; (8008f34 <HAL_TIM_Base_Start+0x108>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d027      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a2a      	ldr	r2, [pc, #168]	; (8008f38 <HAL_TIM_Base_Start+0x10c>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d022      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a29      	ldr	r2, [pc, #164]	; (8008f3c <HAL_TIM_Base_Start+0x110>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d01d      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	4a27      	ldr	r2, [pc, #156]	; (8008f40 <HAL_TIM_Base_Start+0x114>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d018      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a26      	ldr	r2, [pc, #152]	; (8008f44 <HAL_TIM_Base_Start+0x118>)
 8008eac:	4293      	cmp	r3, r2
 8008eae:	d013      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a24      	ldr	r2, [pc, #144]	; (8008f48 <HAL_TIM_Base_Start+0x11c>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d00e      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a23      	ldr	r2, [pc, #140]	; (8008f4c <HAL_TIM_Base_Start+0x120>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d009      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a21      	ldr	r2, [pc, #132]	; (8008f50 <HAL_TIM_Base_Start+0x124>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d004      	beq.n	8008ed8 <HAL_TIM_Base_Start+0xac>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a20      	ldr	r2, [pc, #128]	; (8008f54 <HAL_TIM_Base_Start+0x128>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d115      	bne.n	8008f04 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	689a      	ldr	r2, [r3, #8]
 8008ede:	4b1e      	ldr	r3, [pc, #120]	; (8008f58 <HAL_TIM_Base_Start+0x12c>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2b06      	cmp	r3, #6
 8008ee8:	d015      	beq.n	8008f16 <HAL_TIM_Base_Start+0xea>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ef0:	d011      	beq.n	8008f16 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f042 0201 	orr.w	r2, r2, #1
 8008f00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f02:	e008      	b.n	8008f16 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f042 0201 	orr.w	r2, r2, #1
 8008f12:	601a      	str	r2, [r3, #0]
 8008f14:	e000      	b.n	8008f18 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40012c00 	.word	0x40012c00
 8008f2c:	50012c00 	.word	0x50012c00
 8008f30:	40000400 	.word	0x40000400
 8008f34:	50000400 	.word	0x50000400
 8008f38:	40000800 	.word	0x40000800
 8008f3c:	50000800 	.word	0x50000800
 8008f40:	40000c00 	.word	0x40000c00
 8008f44:	50000c00 	.word	0x50000c00
 8008f48:	40013400 	.word	0x40013400
 8008f4c:	50013400 	.word	0x50013400
 8008f50:	40014000 	.word	0x40014000
 8008f54:	50014000 	.word	0x50014000
 8008f58:	00010007 	.word	0x00010007

08008f5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b082      	sub	sp, #8
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d101      	bne.n	8008f6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e049      	b.n	8009002 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d106      	bne.n	8008f88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f7f9 fb84 	bl	8002690 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	3304      	adds	r3, #4
 8008f98:	4619      	mov	r1, r3
 8008f9a:	4610      	mov	r0, r2
 8008f9c:	f000 fc4e 	bl	800983c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	2201      	movs	r2, #1
 8008fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3708      	adds	r7, #8
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
	...

0800900c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d109      	bne.n	8009030 <HAL_TIM_PWM_Start+0x24>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009022:	b2db      	uxtb	r3, r3
 8009024:	2b01      	cmp	r3, #1
 8009026:	bf14      	ite	ne
 8009028:	2301      	movne	r3, #1
 800902a:	2300      	moveq	r3, #0
 800902c:	b2db      	uxtb	r3, r3
 800902e:	e03c      	b.n	80090aa <HAL_TIM_PWM_Start+0x9e>
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	2b04      	cmp	r3, #4
 8009034:	d109      	bne.n	800904a <HAL_TIM_PWM_Start+0x3e>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800903c:	b2db      	uxtb	r3, r3
 800903e:	2b01      	cmp	r3, #1
 8009040:	bf14      	ite	ne
 8009042:	2301      	movne	r3, #1
 8009044:	2300      	moveq	r3, #0
 8009046:	b2db      	uxtb	r3, r3
 8009048:	e02f      	b.n	80090aa <HAL_TIM_PWM_Start+0x9e>
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	2b08      	cmp	r3, #8
 800904e:	d109      	bne.n	8009064 <HAL_TIM_PWM_Start+0x58>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009056:	b2db      	uxtb	r3, r3
 8009058:	2b01      	cmp	r3, #1
 800905a:	bf14      	ite	ne
 800905c:	2301      	movne	r3, #1
 800905e:	2300      	moveq	r3, #0
 8009060:	b2db      	uxtb	r3, r3
 8009062:	e022      	b.n	80090aa <HAL_TIM_PWM_Start+0x9e>
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	2b0c      	cmp	r3, #12
 8009068:	d109      	bne.n	800907e <HAL_TIM_PWM_Start+0x72>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009070:	b2db      	uxtb	r3, r3
 8009072:	2b01      	cmp	r3, #1
 8009074:	bf14      	ite	ne
 8009076:	2301      	movne	r3, #1
 8009078:	2300      	moveq	r3, #0
 800907a:	b2db      	uxtb	r3, r3
 800907c:	e015      	b.n	80090aa <HAL_TIM_PWM_Start+0x9e>
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	2b10      	cmp	r3, #16
 8009082:	d109      	bne.n	8009098 <HAL_TIM_PWM_Start+0x8c>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800908a:	b2db      	uxtb	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	bf14      	ite	ne
 8009090:	2301      	movne	r3, #1
 8009092:	2300      	moveq	r3, #0
 8009094:	b2db      	uxtb	r3, r3
 8009096:	e008      	b.n	80090aa <HAL_TIM_PWM_Start+0x9e>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	bf14      	ite	ne
 80090a4:	2301      	movne	r3, #1
 80090a6:	2300      	moveq	r3, #0
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e0d8      	b.n	8009264 <HAL_TIM_PWM_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d104      	bne.n	80090c2 <HAL_TIM_PWM_Start+0xb6>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2202      	movs	r2, #2
 80090bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090c0:	e023      	b.n	800910a <HAL_TIM_PWM_Start+0xfe>
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	2b04      	cmp	r3, #4
 80090c6:	d104      	bne.n	80090d2 <HAL_TIM_PWM_Start+0xc6>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2202      	movs	r2, #2
 80090cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80090d0:	e01b      	b.n	800910a <HAL_TIM_PWM_Start+0xfe>
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	2b08      	cmp	r3, #8
 80090d6:	d104      	bne.n	80090e2 <HAL_TIM_PWM_Start+0xd6>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2202      	movs	r2, #2
 80090dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80090e0:	e013      	b.n	800910a <HAL_TIM_PWM_Start+0xfe>
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	2b0c      	cmp	r3, #12
 80090e6:	d104      	bne.n	80090f2 <HAL_TIM_PWM_Start+0xe6>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2202      	movs	r2, #2
 80090ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80090f0:	e00b      	b.n	800910a <HAL_TIM_PWM_Start+0xfe>
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	2b10      	cmp	r3, #16
 80090f6:	d104      	bne.n	8009102 <HAL_TIM_PWM_Start+0xf6>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2202      	movs	r2, #2
 80090fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009100:	e003      	b.n	800910a <HAL_TIM_PWM_Start+0xfe>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2202      	movs	r2, #2
 8009106:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2201      	movs	r2, #1
 8009110:	6839      	ldr	r1, [r7, #0]
 8009112:	4618      	mov	r0, r3
 8009114:	f001 f862 	bl	800a1dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4a53      	ldr	r2, [pc, #332]	; (800926c <HAL_TIM_PWM_Start+0x260>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d02c      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4a52      	ldr	r2, [pc, #328]	; (8009270 <HAL_TIM_PWM_Start+0x264>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d027      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4a50      	ldr	r2, [pc, #320]	; (8009274 <HAL_TIM_PWM_Start+0x268>)
 8009132:	4293      	cmp	r3, r2
 8009134:	d022      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a4f      	ldr	r2, [pc, #316]	; (8009278 <HAL_TIM_PWM_Start+0x26c>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d01d      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4a4d      	ldr	r2, [pc, #308]	; (800927c <HAL_TIM_PWM_Start+0x270>)
 8009146:	4293      	cmp	r3, r2
 8009148:	d018      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a4c      	ldr	r2, [pc, #304]	; (8009280 <HAL_TIM_PWM_Start+0x274>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d013      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a4a      	ldr	r2, [pc, #296]	; (8009284 <HAL_TIM_PWM_Start+0x278>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d00e      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a49      	ldr	r2, [pc, #292]	; (8009288 <HAL_TIM_PWM_Start+0x27c>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d009      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a47      	ldr	r2, [pc, #284]	; (800928c <HAL_TIM_PWM_Start+0x280>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d004      	beq.n	800917c <HAL_TIM_PWM_Start+0x170>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a46      	ldr	r2, [pc, #280]	; (8009290 <HAL_TIM_PWM_Start+0x284>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d101      	bne.n	8009180 <HAL_TIM_PWM_Start+0x174>
 800917c:	2301      	movs	r3, #1
 800917e:	e000      	b.n	8009182 <HAL_TIM_PWM_Start+0x176>
 8009180:	2300      	movs	r3, #0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d007      	beq.n	8009196 <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009194:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a34      	ldr	r2, [pc, #208]	; (800926c <HAL_TIM_PWM_Start+0x260>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d040      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a32      	ldr	r2, [pc, #200]	; (8009270 <HAL_TIM_PWM_Start+0x264>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d03b      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091b2:	d036      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80091bc:	d031      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	4a34      	ldr	r2, [pc, #208]	; (8009294 <HAL_TIM_PWM_Start+0x288>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d02c      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	4a32      	ldr	r2, [pc, #200]	; (8009298 <HAL_TIM_PWM_Start+0x28c>)
 80091ce:	4293      	cmp	r3, r2
 80091d0:	d027      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a31      	ldr	r2, [pc, #196]	; (800929c <HAL_TIM_PWM_Start+0x290>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d022      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a2f      	ldr	r2, [pc, #188]	; (80092a0 <HAL_TIM_PWM_Start+0x294>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d01d      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4a2e      	ldr	r2, [pc, #184]	; (80092a4 <HAL_TIM_PWM_Start+0x298>)
 80091ec:	4293      	cmp	r3, r2
 80091ee:	d018      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	4a2c      	ldr	r2, [pc, #176]	; (80092a8 <HAL_TIM_PWM_Start+0x29c>)
 80091f6:	4293      	cmp	r3, r2
 80091f8:	d013      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a1d      	ldr	r2, [pc, #116]	; (8009274 <HAL_TIM_PWM_Start+0x268>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d00e      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a1b      	ldr	r2, [pc, #108]	; (8009278 <HAL_TIM_PWM_Start+0x26c>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d009      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a1a      	ldr	r2, [pc, #104]	; (800927c <HAL_TIM_PWM_Start+0x270>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d004      	beq.n	8009222 <HAL_TIM_PWM_Start+0x216>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a18      	ldr	r2, [pc, #96]	; (8009280 <HAL_TIM_PWM_Start+0x274>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d115      	bne.n	800924e <HAL_TIM_PWM_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689a      	ldr	r2, [r3, #8]
 8009228:	4b20      	ldr	r3, [pc, #128]	; (80092ac <HAL_TIM_PWM_Start+0x2a0>)
 800922a:	4013      	ands	r3, r2
 800922c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2b06      	cmp	r3, #6
 8009232:	d015      	beq.n	8009260 <HAL_TIM_PWM_Start+0x254>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800923a:	d011      	beq.n	8009260 <HAL_TIM_PWM_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f042 0201 	orr.w	r2, r2, #1
 800924a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800924c:	e008      	b.n	8009260 <HAL_TIM_PWM_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	681a      	ldr	r2, [r3, #0]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f042 0201 	orr.w	r2, r2, #1
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	e000      	b.n	8009262 <HAL_TIM_PWM_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009260:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009262:	2300      	movs	r3, #0
}
 8009264:	4618      	mov	r0, r3
 8009266:	3710      	adds	r7, #16
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}
 800926c:	40012c00 	.word	0x40012c00
 8009270:	50012c00 	.word	0x50012c00
 8009274:	40013400 	.word	0x40013400
 8009278:	50013400 	.word	0x50013400
 800927c:	40014000 	.word	0x40014000
 8009280:	50014000 	.word	0x50014000
 8009284:	40014400 	.word	0x40014400
 8009288:	50014400 	.word	0x50014400
 800928c:	40014800 	.word	0x40014800
 8009290:	50014800 	.word	0x50014800
 8009294:	40000400 	.word	0x40000400
 8009298:	50000400 	.word	0x50000400
 800929c:	40000800 	.word	0x40000800
 80092a0:	50000800 	.word	0x50000800
 80092a4:	40000c00 	.word	0x40000c00
 80092a8:	50000c00 	.word	0x50000c00
 80092ac:	00010007 	.word	0x00010007

080092b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	f003 0302 	and.w	r3, r3, #2
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	d122      	bne.n	800930c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	f003 0302 	and.w	r3, r3, #2
 80092d0:	2b02      	cmp	r3, #2
 80092d2:	d11b      	bne.n	800930c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f06f 0202 	mvn.w	r2, #2
 80092dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2201      	movs	r2, #1
 80092e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	699b      	ldr	r3, [r3, #24]
 80092ea:	f003 0303 	and.w	r3, r3, #3
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 fa84 	bl	8009800 <HAL_TIM_IC_CaptureCallback>
 80092f8:	e005      	b.n	8009306 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fa76 	bl	80097ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 fa87 	bl	8009814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	f003 0304 	and.w	r3, r3, #4
 8009316:	2b04      	cmp	r3, #4
 8009318:	d122      	bne.n	8009360 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	68db      	ldr	r3, [r3, #12]
 8009320:	f003 0304 	and.w	r3, r3, #4
 8009324:	2b04      	cmp	r3, #4
 8009326:	d11b      	bne.n	8009360 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f06f 0204 	mvn.w	r2, #4
 8009330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2202      	movs	r2, #2
 8009336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	699b      	ldr	r3, [r3, #24]
 800933e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009342:	2b00      	cmp	r3, #0
 8009344:	d003      	beq.n	800934e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009346:	6878      	ldr	r0, [r7, #4]
 8009348:	f000 fa5a 	bl	8009800 <HAL_TIM_IC_CaptureCallback>
 800934c:	e005      	b.n	800935a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f000 fa4c 	bl	80097ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009354:	6878      	ldr	r0, [r7, #4]
 8009356:	f000 fa5d 	bl	8009814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	691b      	ldr	r3, [r3, #16]
 8009366:	f003 0308 	and.w	r3, r3, #8
 800936a:	2b08      	cmp	r3, #8
 800936c:	d122      	bne.n	80093b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	68db      	ldr	r3, [r3, #12]
 8009374:	f003 0308 	and.w	r3, r3, #8
 8009378:	2b08      	cmp	r3, #8
 800937a:	d11b      	bne.n	80093b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	f06f 0208 	mvn.w	r2, #8
 8009384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2204      	movs	r2, #4
 800938a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	69db      	ldr	r3, [r3, #28]
 8009392:	f003 0303 	and.w	r3, r3, #3
 8009396:	2b00      	cmp	r3, #0
 8009398:	d003      	beq.n	80093a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f000 fa30 	bl	8009800 <HAL_TIM_IC_CaptureCallback>
 80093a0:	e005      	b.n	80093ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f000 fa22 	bl	80097ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 fa33 	bl	8009814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	691b      	ldr	r3, [r3, #16]
 80093ba:	f003 0310 	and.w	r3, r3, #16
 80093be:	2b10      	cmp	r3, #16
 80093c0:	d122      	bne.n	8009408 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	68db      	ldr	r3, [r3, #12]
 80093c8:	f003 0310 	and.w	r3, r3, #16
 80093cc:	2b10      	cmp	r3, #16
 80093ce:	d11b      	bne.n	8009408 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f06f 0210 	mvn.w	r2, #16
 80093d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2208      	movs	r2, #8
 80093de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	69db      	ldr	r3, [r3, #28]
 80093e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d003      	beq.n	80093f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f000 fa06 	bl	8009800 <HAL_TIM_IC_CaptureCallback>
 80093f4:	e005      	b.n	8009402 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f9f8 	bl	80097ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 fa09 	bl	8009814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	691b      	ldr	r3, [r3, #16]
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b01      	cmp	r3, #1
 8009414:	d10e      	bne.n	8009434 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	f003 0301 	and.w	r3, r3, #1
 8009420:	2b01      	cmp	r3, #1
 8009422:	d107      	bne.n	8009434 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f06f 0201 	mvn.w	r2, #1
 800942c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f9d2 	bl	80097d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	691b      	ldr	r3, [r3, #16]
 800943a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800943e:	2b80      	cmp	r3, #128	; 0x80
 8009440:	d10e      	bne.n	8009460 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800944c:	2b80      	cmp	r3, #128	; 0x80
 800944e:	d107      	bne.n	8009460 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 ffb0 	bl	800a3c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	691b      	ldr	r3, [r3, #16]
 8009466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800946a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800946e:	d10e      	bne.n	800948e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800947a:	2b80      	cmp	r3, #128	; 0x80
 800947c:	d107      	bne.n	800948e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 ffa3 	bl	800a3d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	691b      	ldr	r3, [r3, #16]
 8009494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009498:	2b40      	cmp	r3, #64	; 0x40
 800949a:	d10e      	bne.n	80094ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094a6:	2b40      	cmp	r3, #64	; 0x40
 80094a8:	d107      	bne.n	80094ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 f9b7 	bl	8009828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	f003 0320 	and.w	r3, r3, #32
 80094c4:	2b20      	cmp	r3, #32
 80094c6:	d10e      	bne.n	80094e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	68db      	ldr	r3, [r3, #12]
 80094ce:	f003 0320 	and.w	r3, r3, #32
 80094d2:	2b20      	cmp	r3, #32
 80094d4:	d107      	bne.n	80094e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f06f 0220 	mvn.w	r2, #32
 80094de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f000 ff63 	bl	800a3ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	691b      	ldr	r3, [r3, #16]
 80094ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80094f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094f4:	d10f      	bne.n	8009516 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	68db      	ldr	r3, [r3, #12]
 80094fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009500:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009504:	d107      	bne.n	8009516 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800950e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 ff69 	bl	800a3e8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009520:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009524:	d10f      	bne.n	8009546 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009530:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009534:	d107      	bne.n	8009546 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800953e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 ff5b 	bl	800a3fc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	691b      	ldr	r3, [r3, #16]
 800954c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009550:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009554:	d10f      	bne.n	8009576 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009560:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009564:	d107      	bne.n	8009576 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800956e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 ff4d 	bl	800a410 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009580:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009584:	d10f      	bne.n	80095a6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009590:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009594:	d107      	bne.n	80095a6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800959e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 ff3f 	bl	800a424 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095a6:	bf00      	nop
 80095a8:	3708      	adds	r7, #8
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}
	...

080095b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b086      	sub	sp, #24
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	60f8      	str	r0, [r7, #12]
 80095b8:	60b9      	str	r1, [r7, #8]
 80095ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80095bc:	2300      	movs	r3, #0
 80095be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d101      	bne.n	80095ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80095ca:	2302      	movs	r3, #2
 80095cc:	e0ff      	b.n	80097ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2201      	movs	r2, #1
 80095d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2b14      	cmp	r3, #20
 80095da:	f200 80f0 	bhi.w	80097be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80095de:	a201      	add	r2, pc, #4	; (adr r2, 80095e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80095e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e4:	08009639 	.word	0x08009639
 80095e8:	080097bf 	.word	0x080097bf
 80095ec:	080097bf 	.word	0x080097bf
 80095f0:	080097bf 	.word	0x080097bf
 80095f4:	08009679 	.word	0x08009679
 80095f8:	080097bf 	.word	0x080097bf
 80095fc:	080097bf 	.word	0x080097bf
 8009600:	080097bf 	.word	0x080097bf
 8009604:	080096bb 	.word	0x080096bb
 8009608:	080097bf 	.word	0x080097bf
 800960c:	080097bf 	.word	0x080097bf
 8009610:	080097bf 	.word	0x080097bf
 8009614:	080096fb 	.word	0x080096fb
 8009618:	080097bf 	.word	0x080097bf
 800961c:	080097bf 	.word	0x080097bf
 8009620:	080097bf 	.word	0x080097bf
 8009624:	0800973d 	.word	0x0800973d
 8009628:	080097bf 	.word	0x080097bf
 800962c:	080097bf 	.word	0x080097bf
 8009630:	080097bf 	.word	0x080097bf
 8009634:	0800977d 	.word	0x0800977d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68b9      	ldr	r1, [r7, #8]
 800963e:	4618      	mov	r0, r3
 8009640:	f000 f9f6 	bl	8009a30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	699a      	ldr	r2, [r3, #24]
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f042 0208 	orr.w	r2, r2, #8
 8009652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	699a      	ldr	r2, [r3, #24]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f022 0204 	bic.w	r2, r2, #4
 8009662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	6999      	ldr	r1, [r3, #24]
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	691a      	ldr	r2, [r3, #16]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	430a      	orrs	r2, r1
 8009674:	619a      	str	r2, [r3, #24]
      break;
 8009676:	e0a5      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	68b9      	ldr	r1, [r7, #8]
 800967e:	4618      	mov	r0, r3
 8009680:	f000 fa98 	bl	8009bb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	699a      	ldr	r2, [r3, #24]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	699a      	ldr	r2, [r3, #24]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	6999      	ldr	r1, [r3, #24]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	021a      	lsls	r2, r3, #8
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	430a      	orrs	r2, r1
 80096b6:	619a      	str	r2, [r3, #24]
      break;
 80096b8:	e084      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	68b9      	ldr	r1, [r7, #8]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f000 fb27 	bl	8009d14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	69da      	ldr	r2, [r3, #28]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f042 0208 	orr.w	r2, r2, #8
 80096d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	69da      	ldr	r2, [r3, #28]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f022 0204 	bic.w	r2, r2, #4
 80096e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	69d9      	ldr	r1, [r3, #28]
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	691a      	ldr	r2, [r3, #16]
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	430a      	orrs	r2, r1
 80096f6:	61da      	str	r2, [r3, #28]
      break;
 80096f8:	e064      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	68b9      	ldr	r1, [r7, #8]
 8009700:	4618      	mov	r0, r3
 8009702:	f000 fbb5 	bl	8009e70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	69da      	ldr	r2, [r3, #28]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	69da      	ldr	r2, [r3, #28]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	69d9      	ldr	r1, [r3, #28]
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	021a      	lsls	r2, r3, #8
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	430a      	orrs	r2, r1
 8009738:	61da      	str	r2, [r3, #28]
      break;
 800973a:	e043      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	68b9      	ldr	r1, [r7, #8]
 8009742:	4618      	mov	r0, r3
 8009744:	f000 fc44 	bl	8009fd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	f042 0208 	orr.w	r2, r2, #8
 8009756:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f022 0204 	bic.w	r2, r2, #4
 8009766:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	691a      	ldr	r2, [r3, #16]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	430a      	orrs	r2, r1
 8009778:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800977a:	e023      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	68b9      	ldr	r1, [r7, #8]
 8009782:	4618      	mov	r0, r3
 8009784:	f000 fca6 	bl	800a0d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009796:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097a6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80097ae:	68bb      	ldr	r3, [r7, #8]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	021a      	lsls	r2, r3, #8
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	430a      	orrs	r2, r1
 80097ba:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80097bc:	e002      	b.n	80097c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80097be:	2301      	movs	r3, #1
 80097c0:	75fb      	strb	r3, [r7, #23]
      break;
 80097c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80097cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3718      	adds	r7, #24
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop

080097d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80097e0:	bf00      	nop
 80097e2:	370c      	adds	r7, #12
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009808:	bf00      	nop
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800981c:	bf00      	nop
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800983c:	b480      	push	{r7}
 800983e:	b085      	sub	sp, #20
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
 8009844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	4a68      	ldr	r2, [pc, #416]	; (80099f0 <TIM_Base_SetConfig+0x1b4>)
 8009850:	4293      	cmp	r3, r2
 8009852:	d02b      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a67      	ldr	r2, [pc, #412]	; (80099f4 <TIM_Base_SetConfig+0x1b8>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d027      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009862:	d023      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800986a:	d01f      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a62      	ldr	r2, [pc, #392]	; (80099f8 <TIM_Base_SetConfig+0x1bc>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d01b      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4a61      	ldr	r2, [pc, #388]	; (80099fc <TIM_Base_SetConfig+0x1c0>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d017      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	4a60      	ldr	r2, [pc, #384]	; (8009a00 <TIM_Base_SetConfig+0x1c4>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d013      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4a5f      	ldr	r2, [pc, #380]	; (8009a04 <TIM_Base_SetConfig+0x1c8>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d00f      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a5e      	ldr	r2, [pc, #376]	; (8009a08 <TIM_Base_SetConfig+0x1cc>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d00b      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a5d      	ldr	r2, [pc, #372]	; (8009a0c <TIM_Base_SetConfig+0x1d0>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d007      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a5c      	ldr	r2, [pc, #368]	; (8009a10 <TIM_Base_SetConfig+0x1d4>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d003      	beq.n	80098ac <TIM_Base_SetConfig+0x70>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a5b      	ldr	r2, [pc, #364]	; (8009a14 <TIM_Base_SetConfig+0x1d8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d108      	bne.n	80098be <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	4313      	orrs	r3, r2
 80098bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4a4b      	ldr	r2, [pc, #300]	; (80099f0 <TIM_Base_SetConfig+0x1b4>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d043      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	4a4a      	ldr	r2, [pc, #296]	; (80099f4 <TIM_Base_SetConfig+0x1b8>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d03f      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098d4:	d03b      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80098dc:	d037      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	4a45      	ldr	r2, [pc, #276]	; (80099f8 <TIM_Base_SetConfig+0x1bc>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d033      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	4a44      	ldr	r2, [pc, #272]	; (80099fc <TIM_Base_SetConfig+0x1c0>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d02f      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	4a43      	ldr	r2, [pc, #268]	; (8009a00 <TIM_Base_SetConfig+0x1c4>)
 80098f2:	4293      	cmp	r3, r2
 80098f4:	d02b      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	4a42      	ldr	r2, [pc, #264]	; (8009a04 <TIM_Base_SetConfig+0x1c8>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d027      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	4a41      	ldr	r2, [pc, #260]	; (8009a08 <TIM_Base_SetConfig+0x1cc>)
 8009902:	4293      	cmp	r3, r2
 8009904:	d023      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	4a40      	ldr	r2, [pc, #256]	; (8009a0c <TIM_Base_SetConfig+0x1d0>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d01f      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	4a3f      	ldr	r2, [pc, #252]	; (8009a10 <TIM_Base_SetConfig+0x1d4>)
 8009912:	4293      	cmp	r3, r2
 8009914:	d01b      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a3e      	ldr	r2, [pc, #248]	; (8009a14 <TIM_Base_SetConfig+0x1d8>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d017      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4a3d      	ldr	r2, [pc, #244]	; (8009a18 <TIM_Base_SetConfig+0x1dc>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d013      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	4a3c      	ldr	r2, [pc, #240]	; (8009a1c <TIM_Base_SetConfig+0x1e0>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d00f      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a3b      	ldr	r2, [pc, #236]	; (8009a20 <TIM_Base_SetConfig+0x1e4>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d00b      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a3a      	ldr	r2, [pc, #232]	; (8009a24 <TIM_Base_SetConfig+0x1e8>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d007      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a39      	ldr	r2, [pc, #228]	; (8009a28 <TIM_Base_SetConfig+0x1ec>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d003      	beq.n	800994e <TIM_Base_SetConfig+0x112>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a38      	ldr	r2, [pc, #224]	; (8009a2c <TIM_Base_SetConfig+0x1f0>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d108      	bne.n	8009960 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	4313      	orrs	r3, r2
 800995e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	695b      	ldr	r3, [r3, #20]
 800996a:	4313      	orrs	r3, r2
 800996c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a1a      	ldr	r2, [pc, #104]	; (80099f0 <TIM_Base_SetConfig+0x1b4>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d023      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a19      	ldr	r2, [pc, #100]	; (80099f4 <TIM_Base_SetConfig+0x1b8>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d01f      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a1e      	ldr	r2, [pc, #120]	; (8009a10 <TIM_Base_SetConfig+0x1d4>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d01b      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	4a1d      	ldr	r2, [pc, #116]	; (8009a14 <TIM_Base_SetConfig+0x1d8>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d017      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	4a1c      	ldr	r2, [pc, #112]	; (8009a18 <TIM_Base_SetConfig+0x1dc>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	d013      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a1b      	ldr	r2, [pc, #108]	; (8009a1c <TIM_Base_SetConfig+0x1e0>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d00f      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a1a      	ldr	r2, [pc, #104]	; (8009a20 <TIM_Base_SetConfig+0x1e4>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00b      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a19      	ldr	r2, [pc, #100]	; (8009a24 <TIM_Base_SetConfig+0x1e8>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d007      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a18      	ldr	r2, [pc, #96]	; (8009a28 <TIM_Base_SetConfig+0x1ec>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d003      	beq.n	80099d4 <TIM_Base_SetConfig+0x198>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a17      	ldr	r2, [pc, #92]	; (8009a2c <TIM_Base_SetConfig+0x1f0>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d103      	bne.n	80099dc <TIM_Base_SetConfig+0x1a0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	691a      	ldr	r2, [r3, #16]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2201      	movs	r2, #1
 80099e0:	615a      	str	r2, [r3, #20]
}
 80099e2:	bf00      	nop
 80099e4:	3714      	adds	r7, #20
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	40012c00 	.word	0x40012c00
 80099f4:	50012c00 	.word	0x50012c00
 80099f8:	40000400 	.word	0x40000400
 80099fc:	50000400 	.word	0x50000400
 8009a00:	40000800 	.word	0x40000800
 8009a04:	50000800 	.word	0x50000800
 8009a08:	40000c00 	.word	0x40000c00
 8009a0c:	50000c00 	.word	0x50000c00
 8009a10:	40013400 	.word	0x40013400
 8009a14:	50013400 	.word	0x50013400
 8009a18:	40014000 	.word	0x40014000
 8009a1c:	50014000 	.word	0x50014000
 8009a20:	40014400 	.word	0x40014400
 8009a24:	50014400 	.word	0x50014400
 8009a28:	40014800 	.word	0x40014800
 8009a2c:	50014800 	.word	0x50014800

08009a30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a30:	b480      	push	{r7}
 8009a32:	b087      	sub	sp, #28
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6a1b      	ldr	r3, [r3, #32]
 8009a3e:	f023 0201 	bic.w	r2, r3, #1
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a1b      	ldr	r3, [r3, #32]
 8009a4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	699b      	ldr	r3, [r3, #24]
 8009a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f023 0303 	bic.w	r3, r3, #3
 8009a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68fa      	ldr	r2, [r7, #12]
 8009a72:	4313      	orrs	r3, r2
 8009a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f023 0302 	bic.w	r3, r3, #2
 8009a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	4a40      	ldr	r2, [pc, #256]	; (8009b8c <TIM_OC1_SetConfig+0x15c>)
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	d023      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	4a3f      	ldr	r2, [pc, #252]	; (8009b90 <TIM_OC1_SetConfig+0x160>)
 8009a94:	4293      	cmp	r3, r2
 8009a96:	d01f      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	4a3e      	ldr	r2, [pc, #248]	; (8009b94 <TIM_OC1_SetConfig+0x164>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d01b      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	4a3d      	ldr	r2, [pc, #244]	; (8009b98 <TIM_OC1_SetConfig+0x168>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d017      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4a3c      	ldr	r2, [pc, #240]	; (8009b9c <TIM_OC1_SetConfig+0x16c>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d013      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	4a3b      	ldr	r2, [pc, #236]	; (8009ba0 <TIM_OC1_SetConfig+0x170>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d00f      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	4a3a      	ldr	r2, [pc, #232]	; (8009ba4 <TIM_OC1_SetConfig+0x174>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d00b      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	4a39      	ldr	r2, [pc, #228]	; (8009ba8 <TIM_OC1_SetConfig+0x178>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d007      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a38      	ldr	r2, [pc, #224]	; (8009bac <TIM_OC1_SetConfig+0x17c>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d003      	beq.n	8009ad8 <TIM_OC1_SetConfig+0xa8>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a37      	ldr	r2, [pc, #220]	; (8009bb0 <TIM_OC1_SetConfig+0x180>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d10c      	bne.n	8009af2 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	f023 0308 	bic.w	r3, r3, #8
 8009ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	f023 0304 	bic.w	r3, r3, #4
 8009af0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	4a25      	ldr	r2, [pc, #148]	; (8009b8c <TIM_OC1_SetConfig+0x15c>)
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d023      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	4a24      	ldr	r2, [pc, #144]	; (8009b90 <TIM_OC1_SetConfig+0x160>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d01f      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	4a23      	ldr	r2, [pc, #140]	; (8009b94 <TIM_OC1_SetConfig+0x164>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d01b      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	4a22      	ldr	r2, [pc, #136]	; (8009b98 <TIM_OC1_SetConfig+0x168>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d017      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	4a21      	ldr	r2, [pc, #132]	; (8009b9c <TIM_OC1_SetConfig+0x16c>)
 8009b16:	4293      	cmp	r3, r2
 8009b18:	d013      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a20      	ldr	r2, [pc, #128]	; (8009ba0 <TIM_OC1_SetConfig+0x170>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d00f      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	4a1f      	ldr	r2, [pc, #124]	; (8009ba4 <TIM_OC1_SetConfig+0x174>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d00b      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	4a1e      	ldr	r2, [pc, #120]	; (8009ba8 <TIM_OC1_SetConfig+0x178>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d007      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	4a1d      	ldr	r2, [pc, #116]	; (8009bac <TIM_OC1_SetConfig+0x17c>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d003      	beq.n	8009b42 <TIM_OC1_SetConfig+0x112>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a1c      	ldr	r2, [pc, #112]	; (8009bb0 <TIM_OC1_SetConfig+0x180>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d111      	bne.n	8009b66 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b42:	693b      	ldr	r3, [r7, #16]
 8009b44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	695b      	ldr	r3, [r3, #20]
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	699b      	ldr	r3, [r3, #24]
 8009b60:	693a      	ldr	r2, [r7, #16]
 8009b62:	4313      	orrs	r3, r2
 8009b64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	693a      	ldr	r2, [r7, #16]
 8009b6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	685a      	ldr	r2, [r3, #4]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	697a      	ldr	r2, [r7, #20]
 8009b7e:	621a      	str	r2, [r3, #32]
}
 8009b80:	bf00      	nop
 8009b82:	371c      	adds	r7, #28
 8009b84:	46bd      	mov	sp, r7
 8009b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8a:	4770      	bx	lr
 8009b8c:	40012c00 	.word	0x40012c00
 8009b90:	50012c00 	.word	0x50012c00
 8009b94:	40013400 	.word	0x40013400
 8009b98:	50013400 	.word	0x50013400
 8009b9c:	40014000 	.word	0x40014000
 8009ba0:	50014000 	.word	0x50014000
 8009ba4:	40014400 	.word	0x40014400
 8009ba8:	50014400 	.word	0x50014400
 8009bac:	40014800 	.word	0x40014800
 8009bb0:	50014800 	.word	0x50014800

08009bb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bb4:	b480      	push	{r7}
 8009bb6:	b087      	sub	sp, #28
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
 8009bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a1b      	ldr	r3, [r3, #32]
 8009bc2:	f023 0210 	bic.w	r2, r3, #16
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a1b      	ldr	r3, [r3, #32]
 8009bce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	699b      	ldr	r3, [r3, #24]
 8009bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	021b      	lsls	r3, r3, #8
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	f023 0320 	bic.w	r3, r3, #32
 8009c02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	011b      	lsls	r3, r3, #4
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	4a36      	ldr	r2, [pc, #216]	; (8009cec <TIM_OC2_SetConfig+0x138>)
 8009c14:	4293      	cmp	r3, r2
 8009c16:	d00b      	beq.n	8009c30 <TIM_OC2_SetConfig+0x7c>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	4a35      	ldr	r2, [pc, #212]	; (8009cf0 <TIM_OC2_SetConfig+0x13c>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d007      	beq.n	8009c30 <TIM_OC2_SetConfig+0x7c>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a34      	ldr	r2, [pc, #208]	; (8009cf4 <TIM_OC2_SetConfig+0x140>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d003      	beq.n	8009c30 <TIM_OC2_SetConfig+0x7c>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	4a33      	ldr	r2, [pc, #204]	; (8009cf8 <TIM_OC2_SetConfig+0x144>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d10d      	bne.n	8009c4c <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	68db      	ldr	r3, [r3, #12]
 8009c3c:	011b      	lsls	r3, r3, #4
 8009c3e:	697a      	ldr	r2, [r7, #20]
 8009c40:	4313      	orrs	r3, r2
 8009c42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	4a27      	ldr	r2, [pc, #156]	; (8009cec <TIM_OC2_SetConfig+0x138>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d023      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	4a26      	ldr	r2, [pc, #152]	; (8009cf0 <TIM_OC2_SetConfig+0x13c>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d01f      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	4a25      	ldr	r2, [pc, #148]	; (8009cf4 <TIM_OC2_SetConfig+0x140>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d01b      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	4a24      	ldr	r2, [pc, #144]	; (8009cf8 <TIM_OC2_SetConfig+0x144>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d017      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4a23      	ldr	r2, [pc, #140]	; (8009cfc <TIM_OC2_SetConfig+0x148>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d013      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	4a22      	ldr	r2, [pc, #136]	; (8009d00 <TIM_OC2_SetConfig+0x14c>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d00f      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	4a21      	ldr	r2, [pc, #132]	; (8009d04 <TIM_OC2_SetConfig+0x150>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d00b      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4a20      	ldr	r2, [pc, #128]	; (8009d08 <TIM_OC2_SetConfig+0x154>)
 8009c88:	4293      	cmp	r3, r2
 8009c8a:	d007      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	4a1f      	ldr	r2, [pc, #124]	; (8009d0c <TIM_OC2_SetConfig+0x158>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d003      	beq.n	8009c9c <TIM_OC2_SetConfig+0xe8>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	4a1e      	ldr	r2, [pc, #120]	; (8009d10 <TIM_OC2_SetConfig+0x15c>)
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d113      	bne.n	8009cc4 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009ca2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009caa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	695b      	ldr	r3, [r3, #20]
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	693a      	ldr	r2, [r7, #16]
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	693a      	ldr	r2, [r7, #16]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	693a      	ldr	r2, [r7, #16]
 8009cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	68fa      	ldr	r2, [r7, #12]
 8009cce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	685a      	ldr	r2, [r3, #4]
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	697a      	ldr	r2, [r7, #20]
 8009cdc:	621a      	str	r2, [r3, #32]
}
 8009cde:	bf00      	nop
 8009ce0:	371c      	adds	r7, #28
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr
 8009cea:	bf00      	nop
 8009cec:	40012c00 	.word	0x40012c00
 8009cf0:	50012c00 	.word	0x50012c00
 8009cf4:	40013400 	.word	0x40013400
 8009cf8:	50013400 	.word	0x50013400
 8009cfc:	40014000 	.word	0x40014000
 8009d00:	50014000 	.word	0x50014000
 8009d04:	40014400 	.word	0x40014400
 8009d08:	50014400 	.word	0x50014400
 8009d0c:	40014800 	.word	0x40014800
 8009d10:	50014800 	.word	0x50014800

08009d14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b087      	sub	sp, #28
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6a1b      	ldr	r3, [r3, #32]
 8009d22:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6a1b      	ldr	r3, [r3, #32]
 8009d2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	685b      	ldr	r3, [r3, #4]
 8009d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f023 0303 	bic.w	r3, r3, #3
 8009d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009d60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	021b      	lsls	r3, r3, #8
 8009d68:	697a      	ldr	r2, [r7, #20]
 8009d6a:	4313      	orrs	r3, r2
 8009d6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a35      	ldr	r2, [pc, #212]	; (8009e48 <TIM_OC3_SetConfig+0x134>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d00b      	beq.n	8009d8e <TIM_OC3_SetConfig+0x7a>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a34      	ldr	r2, [pc, #208]	; (8009e4c <TIM_OC3_SetConfig+0x138>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d007      	beq.n	8009d8e <TIM_OC3_SetConfig+0x7a>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a33      	ldr	r2, [pc, #204]	; (8009e50 <TIM_OC3_SetConfig+0x13c>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d003      	beq.n	8009d8e <TIM_OC3_SetConfig+0x7a>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	4a32      	ldr	r2, [pc, #200]	; (8009e54 <TIM_OC3_SetConfig+0x140>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d10d      	bne.n	8009daa <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	021b      	lsls	r3, r3, #8
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a26      	ldr	r2, [pc, #152]	; (8009e48 <TIM_OC3_SetConfig+0x134>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d023      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a25      	ldr	r2, [pc, #148]	; (8009e4c <TIM_OC3_SetConfig+0x138>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d01f      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	4a24      	ldr	r2, [pc, #144]	; (8009e50 <TIM_OC3_SetConfig+0x13c>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d01b      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	4a23      	ldr	r2, [pc, #140]	; (8009e54 <TIM_OC3_SetConfig+0x140>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d017      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	4a22      	ldr	r2, [pc, #136]	; (8009e58 <TIM_OC3_SetConfig+0x144>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d013      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	4a21      	ldr	r2, [pc, #132]	; (8009e5c <TIM_OC3_SetConfig+0x148>)
 8009dd6:	4293      	cmp	r3, r2
 8009dd8:	d00f      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	4a20      	ldr	r2, [pc, #128]	; (8009e60 <TIM_OC3_SetConfig+0x14c>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d00b      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4a1f      	ldr	r2, [pc, #124]	; (8009e64 <TIM_OC3_SetConfig+0x150>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d007      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	4a1e      	ldr	r2, [pc, #120]	; (8009e68 <TIM_OC3_SetConfig+0x154>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d003      	beq.n	8009dfa <TIM_OC3_SetConfig+0xe6>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	4a1d      	ldr	r2, [pc, #116]	; (8009e6c <TIM_OC3_SetConfig+0x158>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d113      	bne.n	8009e22 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009dfa:	693b      	ldr	r3, [r7, #16]
 8009dfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	695b      	ldr	r3, [r3, #20]
 8009e0e:	011b      	lsls	r3, r3, #4
 8009e10:	693a      	ldr	r2, [r7, #16]
 8009e12:	4313      	orrs	r3, r2
 8009e14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	699b      	ldr	r3, [r3, #24]
 8009e1a:	011b      	lsls	r3, r3, #4
 8009e1c:	693a      	ldr	r2, [r7, #16]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	68fa      	ldr	r2, [r7, #12]
 8009e2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	685a      	ldr	r2, [r3, #4]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	697a      	ldr	r2, [r7, #20]
 8009e3a:	621a      	str	r2, [r3, #32]
}
 8009e3c:	bf00      	nop
 8009e3e:	371c      	adds	r7, #28
 8009e40:	46bd      	mov	sp, r7
 8009e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e46:	4770      	bx	lr
 8009e48:	40012c00 	.word	0x40012c00
 8009e4c:	50012c00 	.word	0x50012c00
 8009e50:	40013400 	.word	0x40013400
 8009e54:	50013400 	.word	0x50013400
 8009e58:	40014000 	.word	0x40014000
 8009e5c:	50014000 	.word	0x50014000
 8009e60:	40014400 	.word	0x40014400
 8009e64:	50014400 	.word	0x50014400
 8009e68:	40014800 	.word	0x40014800
 8009e6c:	50014800 	.word	0x50014800

08009e70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e70:	b480      	push	{r7}
 8009e72:	b087      	sub	sp, #28
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6a1b      	ldr	r3, [r3, #32]
 8009e7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a1b      	ldr	r3, [r3, #32]
 8009e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009eaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	021b      	lsls	r3, r3, #8
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009ebe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	031b      	lsls	r3, r3, #12
 8009ec6:	697a      	ldr	r2, [r7, #20]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	4a36      	ldr	r2, [pc, #216]	; (8009fa8 <TIM_OC4_SetConfig+0x138>)
 8009ed0:	4293      	cmp	r3, r2
 8009ed2:	d00b      	beq.n	8009eec <TIM_OC4_SetConfig+0x7c>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	4a35      	ldr	r2, [pc, #212]	; (8009fac <TIM_OC4_SetConfig+0x13c>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d007      	beq.n	8009eec <TIM_OC4_SetConfig+0x7c>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	4a34      	ldr	r2, [pc, #208]	; (8009fb0 <TIM_OC4_SetConfig+0x140>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d003      	beq.n	8009eec <TIM_OC4_SetConfig+0x7c>
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	4a33      	ldr	r2, [pc, #204]	; (8009fb4 <TIM_OC4_SetConfig+0x144>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d10d      	bne.n	8009f08 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009eec:	697b      	ldr	r3, [r7, #20]
 8009eee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	031b      	lsls	r3, r3, #12
 8009efa:	697a      	ldr	r2, [r7, #20]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009f00:	697b      	ldr	r3, [r7, #20]
 8009f02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	4a27      	ldr	r2, [pc, #156]	; (8009fa8 <TIM_OC4_SetConfig+0x138>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d023      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	4a26      	ldr	r2, [pc, #152]	; (8009fac <TIM_OC4_SetConfig+0x13c>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d01f      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	4a25      	ldr	r2, [pc, #148]	; (8009fb0 <TIM_OC4_SetConfig+0x140>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d01b      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	4a24      	ldr	r2, [pc, #144]	; (8009fb4 <TIM_OC4_SetConfig+0x144>)
 8009f24:	4293      	cmp	r3, r2
 8009f26:	d017      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	4a23      	ldr	r2, [pc, #140]	; (8009fb8 <TIM_OC4_SetConfig+0x148>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d013      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	4a22      	ldr	r2, [pc, #136]	; (8009fbc <TIM_OC4_SetConfig+0x14c>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d00f      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	4a21      	ldr	r2, [pc, #132]	; (8009fc0 <TIM_OC4_SetConfig+0x150>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d00b      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4a20      	ldr	r2, [pc, #128]	; (8009fc4 <TIM_OC4_SetConfig+0x154>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d007      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	4a1f      	ldr	r2, [pc, #124]	; (8009fc8 <TIM_OC4_SetConfig+0x158>)
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	d003      	beq.n	8009f58 <TIM_OC4_SetConfig+0xe8>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	4a1e      	ldr	r2, [pc, #120]	; (8009fcc <TIM_OC4_SetConfig+0x15c>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d113      	bne.n	8009f80 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f5e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009f66:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009f68:	683b      	ldr	r3, [r7, #0]
 8009f6a:	695b      	ldr	r3, [r3, #20]
 8009f6c:	019b      	lsls	r3, r3, #6
 8009f6e:	693a      	ldr	r2, [r7, #16]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	699b      	ldr	r3, [r3, #24]
 8009f78:	019b      	lsls	r3, r3, #6
 8009f7a:	693a      	ldr	r2, [r7, #16]
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	693a      	ldr	r2, [r7, #16]
 8009f84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	685a      	ldr	r2, [r3, #4]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	697a      	ldr	r2, [r7, #20]
 8009f98:	621a      	str	r2, [r3, #32]
}
 8009f9a:	bf00      	nop
 8009f9c:	371c      	adds	r7, #28
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr
 8009fa6:	bf00      	nop
 8009fa8:	40012c00 	.word	0x40012c00
 8009fac:	50012c00 	.word	0x50012c00
 8009fb0:	40013400 	.word	0x40013400
 8009fb4:	50013400 	.word	0x50013400
 8009fb8:	40014000 	.word	0x40014000
 8009fbc:	50014000 	.word	0x50014000
 8009fc0:	40014400 	.word	0x40014400
 8009fc4:	50014400 	.word	0x50014400
 8009fc8:	40014800 	.word	0x40014800
 8009fcc:	50014800 	.word	0x50014800

08009fd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b087      	sub	sp, #28
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6a1b      	ldr	r3, [r3, #32]
 8009fde:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a1b      	ldr	r3, [r3, #32]
 8009fea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	4313      	orrs	r3, r2
 800a00c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a014:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	689b      	ldr	r3, [r3, #8]
 800a01a:	041b      	lsls	r3, r3, #16
 800a01c:	693a      	ldr	r2, [r7, #16]
 800a01e:	4313      	orrs	r3, r2
 800a020:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a21      	ldr	r2, [pc, #132]	; (800a0ac <TIM_OC5_SetConfig+0xdc>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d023      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4a20      	ldr	r2, [pc, #128]	; (800a0b0 <TIM_OC5_SetConfig+0xe0>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d01f      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	4a1f      	ldr	r2, [pc, #124]	; (800a0b4 <TIM_OC5_SetConfig+0xe4>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d01b      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a1e      	ldr	r2, [pc, #120]	; (800a0b8 <TIM_OC5_SetConfig+0xe8>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d017      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a1d      	ldr	r2, [pc, #116]	; (800a0bc <TIM_OC5_SetConfig+0xec>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d013      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a1c      	ldr	r2, [pc, #112]	; (800a0c0 <TIM_OC5_SetConfig+0xf0>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d00f      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a1b      	ldr	r2, [pc, #108]	; (800a0c4 <TIM_OC5_SetConfig+0xf4>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d00b      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a1a      	ldr	r2, [pc, #104]	; (800a0c8 <TIM_OC5_SetConfig+0xf8>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d007      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a19      	ldr	r2, [pc, #100]	; (800a0cc <TIM_OC5_SetConfig+0xfc>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d003      	beq.n	800a072 <TIM_OC5_SetConfig+0xa2>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a18      	ldr	r2, [pc, #96]	; (800a0d0 <TIM_OC5_SetConfig+0x100>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d109      	bne.n	800a086 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a078:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	695b      	ldr	r3, [r3, #20]
 800a07e:	021b      	lsls	r3, r3, #8
 800a080:	697a      	ldr	r2, [r7, #20]
 800a082:	4313      	orrs	r3, r2
 800a084:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	697a      	ldr	r2, [r7, #20]
 800a08a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68fa      	ldr	r2, [r7, #12]
 800a090:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	685a      	ldr	r2, [r3, #4]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	693a      	ldr	r2, [r7, #16]
 800a09e:	621a      	str	r2, [r3, #32]
}
 800a0a0:	bf00      	nop
 800a0a2:	371c      	adds	r7, #28
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr
 800a0ac:	40012c00 	.word	0x40012c00
 800a0b0:	50012c00 	.word	0x50012c00
 800a0b4:	40013400 	.word	0x40013400
 800a0b8:	50013400 	.word	0x50013400
 800a0bc:	40014000 	.word	0x40014000
 800a0c0:	50014000 	.word	0x50014000
 800a0c4:	40014400 	.word	0x40014400
 800a0c8:	50014400 	.word	0x50014400
 800a0cc:	40014800 	.word	0x40014800
 800a0d0:	50014800 	.word	0x50014800

0800a0d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b087      	sub	sp, #28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a1b      	ldr	r3, [r3, #32]
 800a0e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a1b      	ldr	r3, [r3, #32]
 800a0ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a102:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	021b      	lsls	r3, r3, #8
 800a10e:	68fa      	ldr	r2, [r7, #12]
 800a110:	4313      	orrs	r3, r2
 800a112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a11a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	689b      	ldr	r3, [r3, #8]
 800a120:	051b      	lsls	r3, r3, #20
 800a122:	693a      	ldr	r2, [r7, #16]
 800a124:	4313      	orrs	r3, r2
 800a126:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a22      	ldr	r2, [pc, #136]	; (800a1b4 <TIM_OC6_SetConfig+0xe0>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d023      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	4a21      	ldr	r2, [pc, #132]	; (800a1b8 <TIM_OC6_SetConfig+0xe4>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d01f      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a20      	ldr	r2, [pc, #128]	; (800a1bc <TIM_OC6_SetConfig+0xe8>)
 800a13c:	4293      	cmp	r3, r2
 800a13e:	d01b      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a1f      	ldr	r2, [pc, #124]	; (800a1c0 <TIM_OC6_SetConfig+0xec>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d017      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a1e      	ldr	r2, [pc, #120]	; (800a1c4 <TIM_OC6_SetConfig+0xf0>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d013      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a1d      	ldr	r2, [pc, #116]	; (800a1c8 <TIM_OC6_SetConfig+0xf4>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d00f      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a1c      	ldr	r2, [pc, #112]	; (800a1cc <TIM_OC6_SetConfig+0xf8>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d00b      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a1b      	ldr	r2, [pc, #108]	; (800a1d0 <TIM_OC6_SetConfig+0xfc>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d007      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a1a      	ldr	r2, [pc, #104]	; (800a1d4 <TIM_OC6_SetConfig+0x100>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d003      	beq.n	800a178 <TIM_OC6_SetConfig+0xa4>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a19      	ldr	r2, [pc, #100]	; (800a1d8 <TIM_OC6_SetConfig+0x104>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d109      	bne.n	800a18c <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a17e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	695b      	ldr	r3, [r3, #20]
 800a184:	029b      	lsls	r3, r3, #10
 800a186:	697a      	ldr	r2, [r7, #20]
 800a188:	4313      	orrs	r3, r2
 800a18a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	697a      	ldr	r2, [r7, #20]
 800a190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	68fa      	ldr	r2, [r7, #12]
 800a196:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	685a      	ldr	r2, [r3, #4]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	693a      	ldr	r2, [r7, #16]
 800a1a4:	621a      	str	r2, [r3, #32]
}
 800a1a6:	bf00      	nop
 800a1a8:	371c      	adds	r7, #28
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b0:	4770      	bx	lr
 800a1b2:	bf00      	nop
 800a1b4:	40012c00 	.word	0x40012c00
 800a1b8:	50012c00 	.word	0x50012c00
 800a1bc:	40013400 	.word	0x40013400
 800a1c0:	50013400 	.word	0x50013400
 800a1c4:	40014000 	.word	0x40014000
 800a1c8:	50014000 	.word	0x50014000
 800a1cc:	40014400 	.word	0x40014400
 800a1d0:	50014400 	.word	0x50014400
 800a1d4:	40014800 	.word	0x40014800
 800a1d8:	50014800 	.word	0x50014800

0800a1dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1dc:	b480      	push	{r7}
 800a1de:	b087      	sub	sp, #28
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	60b9      	str	r1, [r7, #8]
 800a1e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	f003 031f 	and.w	r3, r3, #31
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a1f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6a1a      	ldr	r2, [r3, #32]
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	43db      	mvns	r3, r3
 800a1fe:	401a      	ands	r2, r3
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6a1a      	ldr	r2, [r3, #32]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	f003 031f 	and.w	r3, r3, #31
 800a20e:	6879      	ldr	r1, [r7, #4]
 800a210:	fa01 f303 	lsl.w	r3, r1, r3
 800a214:	431a      	orrs	r2, r3
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	621a      	str	r2, [r3, #32]
}
 800a21a:	bf00      	nop
 800a21c:	371c      	adds	r7, #28
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
	...

0800a228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a228:	b480      	push	{r7}
 800a22a:	b085      	sub	sp, #20
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d101      	bne.n	800a240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a23c:	2302      	movs	r3, #2
 800a23e:	e097      	b.n	800a370 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2201      	movs	r2, #1
 800a244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2202      	movs	r2, #2
 800a24c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	689b      	ldr	r3, [r3, #8]
 800a25e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a45      	ldr	r2, [pc, #276]	; (800a37c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d00e      	beq.n	800a288 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4a44      	ldr	r2, [pc, #272]	; (800a380 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d009      	beq.n	800a288 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	4a42      	ldr	r2, [pc, #264]	; (800a384 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d004      	beq.n	800a288 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	4a41      	ldr	r2, [pc, #260]	; (800a388 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a284:	4293      	cmp	r3, r2
 800a286:	d108      	bne.n	800a29a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a28e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	4313      	orrs	r3, r2
 800a298:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a2a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	68fa      	ldr	r2, [r7, #12]
 800a2b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a2f      	ldr	r2, [pc, #188]	; (800a37c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d040      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a2e      	ldr	r2, [pc, #184]	; (800a380 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d03b      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2d4:	d036      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a2de:	d031      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a29      	ldr	r2, [pc, #164]	; (800a38c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d02c      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a28      	ldr	r2, [pc, #160]	; (800a390 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d027      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a26      	ldr	r2, [pc, #152]	; (800a394 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d022      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a25      	ldr	r2, [pc, #148]	; (800a398 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d01d      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a23      	ldr	r2, [pc, #140]	; (800a39c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d018      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a22      	ldr	r2, [pc, #136]	; (800a3a0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d013      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a18      	ldr	r2, [pc, #96]	; (800a384 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d00e      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	4a17      	ldr	r2, [pc, #92]	; (800a388 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d009      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a1b      	ldr	r2, [pc, #108]	; (800a3a4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d004      	beq.n	800a344 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a1a      	ldr	r2, [pc, #104]	; (800a3a8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d10c      	bne.n	800a35e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a34a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	689b      	ldr	r3, [r3, #8]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	4313      	orrs	r3, r2
 800a354:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	68ba      	ldr	r2, [r7, #8]
 800a35c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2201      	movs	r2, #1
 800a362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a36e:	2300      	movs	r3, #0
}
 800a370:	4618      	mov	r0, r3
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	40012c00 	.word	0x40012c00
 800a380:	50012c00 	.word	0x50012c00
 800a384:	40013400 	.word	0x40013400
 800a388:	50013400 	.word	0x50013400
 800a38c:	40000400 	.word	0x40000400
 800a390:	50000400 	.word	0x50000400
 800a394:	40000800 	.word	0x40000800
 800a398:	50000800 	.word	0x50000800
 800a39c:	40000c00 	.word	0x40000c00
 800a3a0:	50000c00 	.word	0x50000c00
 800a3a4:	40014000 	.word	0x40014000
 800a3a8:	50014000 	.word	0x50014000

0800a3ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a3b4:	bf00      	nop
 800a3b6:	370c      	adds	r7, #12
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a418:	bf00      	nop
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b082      	sub	sp, #8
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d101      	bne.n	800a44a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a446:	2301      	movs	r3, #1
 800a448:	e042      	b.n	800a4d0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a450:	2b00      	cmp	r3, #0
 800a452:	d106      	bne.n	800a462 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f7f8 f979 	bl	8002754 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2224      	movs	r2, #36	; 0x24
 800a466:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	681a      	ldr	r2, [r3, #0]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f022 0201 	bic.w	r2, r2, #1
 800a478:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a47a:	6878      	ldr	r0, [r7, #4]
 800a47c:	f000 f82c 	bl	800a4d8 <UART_SetConfig>
 800a480:	4603      	mov	r3, r0
 800a482:	2b01      	cmp	r3, #1
 800a484:	d101      	bne.n	800a48a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a486:	2301      	movs	r3, #1
 800a488:	e022      	b.n	800a4d0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d002      	beq.n	800a498 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 f9c2 	bl	800a81c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	685a      	ldr	r2, [r3, #4]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a4a6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	689a      	ldr	r2, [r3, #8]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a4b6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f042 0201 	orr.w	r2, r2, #1
 800a4c6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fa49 	bl	800a960 <UART_CheckIdleState>
 800a4ce:	4603      	mov	r3, r0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3708      	adds	r7, #8
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a4d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a4dc:	b094      	sub	sp, #80	; 0x50
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a4e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4ea:	681a      	ldr	r2, [r3, #0]
 800a4ec:	4b7e      	ldr	r3, [pc, #504]	; (800a6e8 <UART_SetConfig+0x210>)
 800a4ee:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a4f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f2:	689a      	ldr	r2, [r3, #8]
 800a4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f6:	691b      	ldr	r3, [r3, #16]
 800a4f8:	431a      	orrs	r2, r3
 800a4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4fc:	695b      	ldr	r3, [r3, #20]
 800a4fe:	431a      	orrs	r2, r3
 800a500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a502:	69db      	ldr	r3, [r3, #28]
 800a504:	4313      	orrs	r3, r2
 800a506:	64fb      	str	r3, [r7, #76]	; 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4977      	ldr	r1, [pc, #476]	; (800a6ec <UART_SetConfig+0x214>)
 800a510:	4019      	ands	r1, r3
 800a512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a518:	430b      	orrs	r3, r1
 800a51a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a528:	68d9      	ldr	r1, [r3, #12]
 800a52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a52c:	681a      	ldr	r2, [r3, #0]
 800a52e:	ea40 0301 	orr.w	r3, r0, r1
 800a532:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a536:	699b      	ldr	r3, [r3, #24]
 800a538:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a53a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	4b6a      	ldr	r3, [pc, #424]	; (800a6e8 <UART_SetConfig+0x210>)
 800a540:	429a      	cmp	r2, r3
 800a542:	d009      	beq.n	800a558 <UART_SetConfig+0x80>
 800a544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	4b69      	ldr	r3, [pc, #420]	; (800a6f0 <UART_SetConfig+0x218>)
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d004      	beq.n	800a558 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a54e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a550:	6a1a      	ldr	r2, [r3, #32]
 800a552:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a554:	4313      	orrs	r3, r2
 800a556:	64fb      	str	r3, [r7, #76]	; 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	f023 416e 	bic.w	r1, r3, #3992977408	; 0xee000000
 800a562:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 800a566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a568:	681a      	ldr	r2, [r3, #0]
 800a56a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a56c:	430b      	orrs	r3, r1
 800a56e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a576:	f023 000f 	bic.w	r0, r3, #15
 800a57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a57c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800a57e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	ea40 0301 	orr.w	r3, r0, r1
 800a586:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	4b59      	ldr	r3, [pc, #356]	; (800a6f4 <UART_SetConfig+0x21c>)
 800a58e:	429a      	cmp	r2, r3
 800a590:	d102      	bne.n	800a598 <UART_SetConfig+0xc0>
 800a592:	2301      	movs	r3, #1
 800a594:	64bb      	str	r3, [r7, #72]	; 0x48
 800a596:	e029      	b.n	800a5ec <UART_SetConfig+0x114>
 800a598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a59a:	681a      	ldr	r2, [r3, #0]
 800a59c:	4b56      	ldr	r3, [pc, #344]	; (800a6f8 <UART_SetConfig+0x220>)
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d102      	bne.n	800a5a8 <UART_SetConfig+0xd0>
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5a6:	e021      	b.n	800a5ec <UART_SetConfig+0x114>
 800a5a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	4b53      	ldr	r3, [pc, #332]	; (800a6fc <UART_SetConfig+0x224>)
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d102      	bne.n	800a5b8 <UART_SetConfig+0xe0>
 800a5b2:	2304      	movs	r3, #4
 800a5b4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5b6:	e019      	b.n	800a5ec <UART_SetConfig+0x114>
 800a5b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	4b50      	ldr	r3, [pc, #320]	; (800a700 <UART_SetConfig+0x228>)
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d102      	bne.n	800a5c8 <UART_SetConfig+0xf0>
 800a5c2:	2308      	movs	r3, #8
 800a5c4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5c6:	e011      	b.n	800a5ec <UART_SetConfig+0x114>
 800a5c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ca:	681a      	ldr	r2, [r3, #0]
 800a5cc:	4b4d      	ldr	r3, [pc, #308]	; (800a704 <UART_SetConfig+0x22c>)
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d102      	bne.n	800a5d8 <UART_SetConfig+0x100>
 800a5d2:	2310      	movs	r3, #16
 800a5d4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5d6:	e009      	b.n	800a5ec <UART_SetConfig+0x114>
 800a5d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5da:	681a      	ldr	r2, [r3, #0]
 800a5dc:	4b42      	ldr	r3, [pc, #264]	; (800a6e8 <UART_SetConfig+0x210>)
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d102      	bne.n	800a5e8 <UART_SetConfig+0x110>
 800a5e2:	2320      	movs	r3, #32
 800a5e4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a5e6:	e001      	b.n	800a5ec <UART_SetConfig+0x114>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a5ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ee:	681a      	ldr	r2, [r3, #0]
 800a5f0:	4b3d      	ldr	r3, [pc, #244]	; (800a6e8 <UART_SetConfig+0x210>)
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d005      	beq.n	800a602 <UART_SetConfig+0x12a>
 800a5f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	4b3d      	ldr	r3, [pc, #244]	; (800a6f0 <UART_SetConfig+0x218>)
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	f040 8085 	bne.w	800a70c <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a602:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a604:	2200      	movs	r2, #0
 800a606:	623b      	str	r3, [r7, #32]
 800a608:	627a      	str	r2, [r7, #36]	; 0x24
 800a60a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800a60e:	f7fd f861 	bl	80076d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800a612:	6438      	str	r0, [r7, #64]	; 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800a614:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a616:	2b00      	cmp	r3, #0
 800a618:	f000 80e8 	beq.w	800a7ec <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a61e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a620:	4a39      	ldr	r2, [pc, #228]	; (800a708 <UART_SetConfig+0x230>)
 800a622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a626:	461a      	mov	r2, r3
 800a628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a62a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a62e:	637b      	str	r3, [r7, #52]	; 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a630:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a632:	685a      	ldr	r2, [r3, #4]
 800a634:	4613      	mov	r3, r2
 800a636:	005b      	lsls	r3, r3, #1
 800a638:	4413      	add	r3, r2
 800a63a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d305      	bcc.n	800a64c <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a648:	429a      	cmp	r2, r3
 800a64a:	d903      	bls.n	800a654 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a652:	e048      	b.n	800a6e6 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a656:	2200      	movs	r2, #0
 800a658:	61bb      	str	r3, [r7, #24]
 800a65a:	61fa      	str	r2, [r7, #28]
 800a65c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a660:	4a29      	ldr	r2, [pc, #164]	; (800a708 <UART_SetConfig+0x230>)
 800a662:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a666:	b29b      	uxth	r3, r3
 800a668:	2200      	movs	r2, #0
 800a66a:	613b      	str	r3, [r7, #16]
 800a66c:	617a      	str	r2, [r7, #20]
 800a66e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a672:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a676:	f7f6 fac3 	bl	8000c00 <__aeabi_uldivmod>
 800a67a:	4602      	mov	r2, r0
 800a67c:	460b      	mov	r3, r1
 800a67e:	4610      	mov	r0, r2
 800a680:	4619      	mov	r1, r3
 800a682:	f04f 0200 	mov.w	r2, #0
 800a686:	f04f 0300 	mov.w	r3, #0
 800a68a:	020b      	lsls	r3, r1, #8
 800a68c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a690:	0202      	lsls	r2, r0, #8
 800a692:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a694:	6849      	ldr	r1, [r1, #4]
 800a696:	0849      	lsrs	r1, r1, #1
 800a698:	2000      	movs	r0, #0
 800a69a:	460c      	mov	r4, r1
 800a69c:	4605      	mov	r5, r0
 800a69e:	eb12 0804 	adds.w	r8, r2, r4
 800a6a2:	eb43 0905 	adc.w	r9, r3, r5
 800a6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	60bb      	str	r3, [r7, #8]
 800a6ae:	60fa      	str	r2, [r7, #12]
 800a6b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a6b4:	4640      	mov	r0, r8
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	f7f6 faa2 	bl	8000c00 <__aeabi_uldivmod>
 800a6bc:	4602      	mov	r2, r0
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4613      	mov	r3, r2
 800a6c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a6c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a6ca:	d308      	bcc.n	800a6de <UART_SetConfig+0x206>
 800a6cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6d2:	d204      	bcs.n	800a6de <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800a6d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a6da:	60da      	str	r2, [r3, #12]
 800a6dc:	e003      	b.n	800a6e6 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if (pclk != 0U)
 800a6e4:	e082      	b.n	800a7ec <UART_SetConfig+0x314>
 800a6e6:	e081      	b.n	800a7ec <UART_SetConfig+0x314>
 800a6e8:	46002400 	.word	0x46002400
 800a6ec:	cfff69f3 	.word	0xcfff69f3
 800a6f0:	56002400 	.word	0x56002400
 800a6f4:	40013800 	.word	0x40013800
 800a6f8:	40004400 	.word	0x40004400
 800a6fc:	40004800 	.word	0x40004800
 800a700:	40004c00 	.word	0x40004c00
 800a704:	40005000 	.word	0x40005000
 800a708:	0800d7cc 	.word	0x0800d7cc
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a70e:	69db      	ldr	r3, [r3, #28]
 800a710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a714:	d13c      	bne.n	800a790 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a718:	2200      	movs	r2, #0
 800a71a:	603b      	str	r3, [r7, #0]
 800a71c:	607a      	str	r2, [r7, #4]
 800a71e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a722:	f7fc ffd7 	bl	80076d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800a726:	6438      	str	r0, [r7, #64]	; 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d05e      	beq.n	800a7ec <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a732:	4a39      	ldr	r2, [pc, #228]	; (800a818 <UART_SetConfig+0x340>)
 800a734:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a738:	461a      	mov	r2, r3
 800a73a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a73c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a740:	005a      	lsls	r2, r3, #1
 800a742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	085b      	lsrs	r3, r3, #1
 800a748:	441a      	add	r2, r3
 800a74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a74c:	685b      	ldr	r3, [r3, #4]
 800a74e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a752:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a756:	2b0f      	cmp	r3, #15
 800a758:	d916      	bls.n	800a788 <UART_SetConfig+0x2b0>
 800a75a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a75c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a760:	d212      	bcs.n	800a788 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a762:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a764:	b29b      	uxth	r3, r3
 800a766:	f023 030f 	bic.w	r3, r3, #15
 800a76a:	877b      	strh	r3, [r7, #58]	; 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a76c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a76e:	085b      	lsrs	r3, r3, #1
 800a770:	b29b      	uxth	r3, r3
 800a772:	f003 0307 	and.w	r3, r3, #7
 800a776:	b29a      	uxth	r2, r3
 800a778:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800a77a:	4313      	orrs	r3, r2
 800a77c:	877b      	strh	r3, [r7, #58]	; 0x3a
        huart->Instance->BRR = brrtemp;
 800a77e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800a784:	60da      	str	r2, [r3, #12]
 800a786:	e031      	b.n	800a7ec <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a788:	2301      	movs	r3, #1
 800a78a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800a78e:	e02d      	b.n	800a7ec <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800a790:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a792:	2200      	movs	r2, #0
 800a794:	469a      	mov	sl, r3
 800a796:	4693      	mov	fp, r2
 800a798:	4650      	mov	r0, sl
 800a79a:	4659      	mov	r1, fp
 800a79c:	f7fc ff9a 	bl	80076d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800a7a0:	6438      	str	r0, [r7, #64]	; 0x40

    if (pclk != 0U)
 800a7a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d021      	beq.n	800a7ec <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7ac:	4a1a      	ldr	r2, [pc, #104]	; (800a818 <UART_SetConfig+0x340>)
 800a7ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a7b6:	fbb3 f2f2 	udiv	r2, r3, r2
 800a7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	085b      	lsrs	r3, r3, #1
 800a7c0:	441a      	add	r2, r3
 800a7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ca:	63fb      	str	r3, [r7, #60]	; 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7ce:	2b0f      	cmp	r3, #15
 800a7d0:	d909      	bls.n	800a7e6 <UART_SetConfig+0x30e>
 800a7d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7d8:	d205      	bcs.n	800a7e6 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7dc:	b29a      	uxth	r2, r3
 800a7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	60da      	str	r2, [r3, #12]
 800a7e4:	e002      	b.n	800a7ec <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a7ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a7f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7fe:	2200      	movs	r2, #0
 800a800:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a804:	2200      	movs	r2, #0
 800a806:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a808:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3750      	adds	r7, #80	; 0x50
 800a810:	46bd      	mov	sp, r7
 800a812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a816:	bf00      	nop
 800a818:	0800d7cc 	.word	0x0800d7cc

0800a81c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b083      	sub	sp, #12
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a828:	f003 0301 	and.w	r3, r3, #1
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d00a      	beq.n	800a846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	685b      	ldr	r3, [r3, #4]
 800a836:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	430a      	orrs	r2, r1
 800a844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a84a:	f003 0302 	and.w	r3, r3, #2
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d00a      	beq.n	800a868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	430a      	orrs	r2, r1
 800a866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a86c:	f003 0304 	and.w	r3, r3, #4
 800a870:	2b00      	cmp	r3, #0
 800a872:	d00a      	beq.n	800a88a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	430a      	orrs	r2, r1
 800a888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a88e:	f003 0308 	and.w	r3, r3, #8
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00a      	beq.n	800a8ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	430a      	orrs	r2, r1
 800a8aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8b0:	f003 0310 	and.w	r3, r3, #16
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00a      	beq.n	800a8ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	430a      	orrs	r2, r1
 800a8cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8d2:	f003 0320 	and.w	r3, r3, #32
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00a      	beq.n	800a8f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	689b      	ldr	r3, [r3, #8]
 800a8e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	430a      	orrs	r2, r1
 800a8ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d01a      	beq.n	800a932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	430a      	orrs	r2, r1
 800a910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a91a:	d10a      	bne.n	800a932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	685b      	ldr	r3, [r3, #4]
 800a922:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	430a      	orrs	r2, r1
 800a930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d00a      	beq.n	800a954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	430a      	orrs	r2, r1
 800a952:	605a      	str	r2, [r3, #4]
  }
}
 800a954:	bf00      	nop
 800a956:	370c      	adds	r7, #12
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b086      	sub	sp, #24
 800a964:	af02      	add	r7, sp, #8
 800a966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2200      	movs	r2, #0
 800a96c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a970:	f7f8 f9e6 	bl	8002d40 <HAL_GetTick>
 800a974:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f003 0308 	and.w	r3, r3, #8
 800a980:	2b08      	cmp	r3, #8
 800a982:	d10e      	bne.n	800a9a2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a984:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a988:	9300      	str	r3, [sp, #0]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f82f 	bl	800a9f6 <UART_WaitOnFlagUntilTimeout>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d001      	beq.n	800a9a2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a99e:	2303      	movs	r3, #3
 800a9a0:	e025      	b.n	800a9ee <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	f003 0304 	and.w	r3, r3, #4
 800a9ac:	2b04      	cmp	r3, #4
 800a9ae:	d10e      	bne.n	800a9ce <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9b4:	9300      	str	r3, [sp, #0]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f000 f819 	bl	800a9f6 <UART_WaitOnFlagUntilTimeout>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d001      	beq.n	800a9ce <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	e00f      	b.n	800a9ee <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2220      	movs	r2, #32
 800a9d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2220      	movs	r2, #32
 800a9da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a9ec:	2300      	movs	r3, #0
}
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	3710      	adds	r7, #16
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}

0800a9f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9f6:	b580      	push	{r7, lr}
 800a9f8:	b09c      	sub	sp, #112	; 0x70
 800a9fa:	af00      	add	r7, sp, #0
 800a9fc:	60f8      	str	r0, [r7, #12]
 800a9fe:	60b9      	str	r1, [r7, #8]
 800aa00:	603b      	str	r3, [r7, #0]
 800aa02:	4613      	mov	r3, r2
 800aa04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa06:	e0a9      	b.n	800ab5c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa0e:	f000 80a5 	beq.w	800ab5c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa12:	f7f8 f995 	bl	8002d40 <HAL_GetTick>
 800aa16:	4602      	mov	r2, r0
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d302      	bcc.n	800aa28 <UART_WaitOnFlagUntilTimeout+0x32>
 800aa22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d140      	bne.n	800aaaa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa30:	e853 3f00 	ldrex	r3, [r3]
 800aa34:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aa36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa38:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aa3c:	667b      	str	r3, [r7, #100]	; 0x64
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	461a      	mov	r2, r3
 800aa44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa46:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa48:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa4c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aa4e:	e841 2300 	strex	r3, r2, [r1]
 800aa52:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800aa54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d1e6      	bne.n	800aa28 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	3308      	adds	r3, #8
 800aa60:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa64:	e853 3f00 	ldrex	r3, [r3]
 800aa68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa6c:	f023 0301 	bic.w	r3, r3, #1
 800aa70:	663b      	str	r3, [r7, #96]	; 0x60
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	3308      	adds	r3, #8
 800aa78:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aa7a:	64ba      	str	r2, [r7, #72]	; 0x48
 800aa7c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aa80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa82:	e841 2300 	strex	r3, r2, [r1]
 800aa86:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800aa88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d1e5      	bne.n	800aa5a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2220      	movs	r2, #32
 800aa92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	2220      	movs	r2, #32
 800aa9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800aaa6:	2303      	movs	r3, #3
 800aaa8:	e069      	b.n	800ab7e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f003 0304 	and.w	r3, r3, #4
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d051      	beq.n	800ab5c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	69db      	ldr	r3, [r3, #28]
 800aabe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aac2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aac6:	d149      	bne.n	800ab5c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aad0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aada:	e853 3f00 	ldrex	r3, [r3]
 800aade:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aae6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	461a      	mov	r2, r3
 800aaee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aaf0:	637b      	str	r3, [r7, #52]	; 0x34
 800aaf2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aaf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aaf8:	e841 2300 	strex	r3, r2, [r1]
 800aafc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800aafe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d1e6      	bne.n	800aad2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3308      	adds	r3, #8
 800ab0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	697b      	ldr	r3, [r7, #20]
 800ab0e:	e853 3f00 	ldrex	r3, [r3]
 800ab12:	613b      	str	r3, [r7, #16]
   return(result);
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	f023 0301 	bic.w	r3, r3, #1
 800ab1a:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	3308      	adds	r3, #8
 800ab22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ab24:	623a      	str	r2, [r7, #32]
 800ab26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab28:	69f9      	ldr	r1, [r7, #28]
 800ab2a:	6a3a      	ldr	r2, [r7, #32]
 800ab2c:	e841 2300 	strex	r3, r2, [r1]
 800ab30:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d1e5      	bne.n	800ab04 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	2220      	movs	r2, #32
 800ab3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	2220      	movs	r2, #32
 800ab44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	2220      	movs	r2, #32
 800ab4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	2200      	movs	r2, #0
 800ab54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e010      	b.n	800ab7e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	69da      	ldr	r2, [r3, #28]
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	4013      	ands	r3, r2
 800ab66:	68ba      	ldr	r2, [r7, #8]
 800ab68:	429a      	cmp	r2, r3
 800ab6a:	bf0c      	ite	eq
 800ab6c:	2301      	moveq	r3, #1
 800ab6e:	2300      	movne	r3, #0
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	461a      	mov	r2, r3
 800ab74:	79fb      	ldrb	r3, [r7, #7]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	f43f af46 	beq.w	800aa08 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab7c:	2300      	movs	r3, #0
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3770      	adds	r7, #112	; 0x70
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab86:	b480      	push	{r7}
 800ab88:	b085      	sub	sp, #20
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ab94:	2b01      	cmp	r3, #1
 800ab96:	d101      	bne.n	800ab9c <HAL_UARTEx_DisableFifoMode+0x16>
 800ab98:	2302      	movs	r3, #2
 800ab9a:	e027      	b.n	800abec <HAL_UARTEx_DisableFifoMode+0x66>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2201      	movs	r2, #1
 800aba0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2224      	movs	r2, #36	; 0x24
 800aba8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	681a      	ldr	r2, [r3, #0]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f022 0201 	bic.w	r2, r2, #1
 800abc2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800abca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2220      	movs	r2, #32
 800abde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3714      	adds	r7, #20
 800abf0:	46bd      	mov	sp, r7
 800abf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf6:	4770      	bx	lr

0800abf8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b084      	sub	sp, #16
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d101      	bne.n	800ac10 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	e02d      	b.n	800ac6c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2201      	movs	r2, #1
 800ac14:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2224      	movs	r2, #36	; 0x24
 800ac1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	681a      	ldr	r2, [r3, #0]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	f022 0201 	bic.w	r2, r2, #1
 800ac36:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	689b      	ldr	r3, [r3, #8]
 800ac3e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	683a      	ldr	r2, [r7, #0]
 800ac48:	430a      	orrs	r2, r1
 800ac4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f000 f84f 	bl	800acf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	68fa      	ldr	r2, [r7, #12]
 800ac58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2220      	movs	r2, #32
 800ac5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ac6a:	2300      	movs	r3, #0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3710      	adds	r7, #16
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b084      	sub	sp, #16
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d101      	bne.n	800ac8c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac88:	2302      	movs	r3, #2
 800ac8a:	e02d      	b.n	800ace8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2201      	movs	r2, #1
 800ac90:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2224      	movs	r2, #36	; 0x24
 800ac98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f022 0201 	bic.w	r2, r2, #1
 800acb2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	430a      	orrs	r2, r1
 800acc6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 f811 	bl	800acf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2220      	movs	r2, #32
 800acda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ace6:	2300      	movs	r3, #0
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3710      	adds	r7, #16
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b085      	sub	sp, #20
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d108      	bne.n	800ad12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2201      	movs	r2, #1
 800ad04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ad10:	e031      	b.n	800ad76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ad12:	2308      	movs	r3, #8
 800ad14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ad16:	2308      	movs	r3, #8
 800ad18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	0e5b      	lsrs	r3, r3, #25
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	f003 0307 	and.w	r3, r3, #7
 800ad28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	689b      	ldr	r3, [r3, #8]
 800ad30:	0f5b      	lsrs	r3, r3, #29
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	f003 0307 	and.w	r3, r3, #7
 800ad38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad3a:	7bbb      	ldrb	r3, [r7, #14]
 800ad3c:	7b3a      	ldrb	r2, [r7, #12]
 800ad3e:	4911      	ldr	r1, [pc, #68]	; (800ad84 <UARTEx_SetNbDataToProcess+0x94>)
 800ad40:	5c8a      	ldrb	r2, [r1, r2]
 800ad42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad46:	7b3a      	ldrb	r2, [r7, #12]
 800ad48:	490f      	ldr	r1, [pc, #60]	; (800ad88 <UARTEx_SetNbDataToProcess+0x98>)
 800ad4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad4c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad50:	b29a      	uxth	r2, r3
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad58:	7bfb      	ldrb	r3, [r7, #15]
 800ad5a:	7b7a      	ldrb	r2, [r7, #13]
 800ad5c:	4909      	ldr	r1, [pc, #36]	; (800ad84 <UARTEx_SetNbDataToProcess+0x94>)
 800ad5e:	5c8a      	ldrb	r2, [r1, r2]
 800ad60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad64:	7b7a      	ldrb	r2, [r7, #13]
 800ad66:	4908      	ldr	r1, [pc, #32]	; (800ad88 <UARTEx_SetNbDataToProcess+0x98>)
 800ad68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad6a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad6e:	b29a      	uxth	r2, r3
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ad76:	bf00      	nop
 800ad78:	3714      	adds	r7, #20
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad80:	4770      	bx	lr
 800ad82:	bf00      	nop
 800ad84:	0800d7e4 	.word	0x0800d7e4
 800ad88:	0800d7ec 	.word	0x0800d7ec

0800ad8c <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b083      	sub	sp, #12
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
 800ad94:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f043 0202 	orr.w	r2, r3, #2
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	685a      	ldr	r2, [r3, #4]
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	021b      	lsls	r3, r3, #8
 800adac:	431a      	orrs	r2, r3
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f023 0202 	bic.w	r2, r3, #2
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	601a      	str	r2, [r3, #0]
}
 800adbe:	bf00      	nop
 800adc0:	370c      	adds	r7, #12
 800adc2:	46bd      	mov	sp, r7
 800adc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc8:	4770      	bx	lr

0800adca <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800adca:	b480      	push	{r7}
 800adcc:	b08b      	sub	sp, #44	; 0x2c
 800adce:	af00      	add	r7, sp, #0
 800add0:	60f8      	str	r0, [r7, #12]
 800add2:	60b9      	str	r1, [r7, #8]
 800add4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681a      	ldr	r2, [r3, #0]
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	fa93 f3a3 	rbit	r3, r3
 800ade4:	613b      	str	r3, [r7, #16]
  return result;
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800adea:	69bb      	ldr	r3, [r7, #24]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d101      	bne.n	800adf4 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800adf0:	2320      	movs	r3, #32
 800adf2:	e003      	b.n	800adfc <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800adf4:	69bb      	ldr	r3, [r7, #24]
 800adf6:	fab3 f383 	clz	r3, r3
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	005b      	lsls	r3, r3, #1
 800adfe:	2103      	movs	r1, #3
 800ae00:	fa01 f303 	lsl.w	r3, r1, r3
 800ae04:	43db      	mvns	r3, r3
 800ae06:	401a      	ands	r2, r3
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	fa93 f3a3 	rbit	r3, r3
 800ae12:	61fb      	str	r3, [r7, #28]
  return result;
 800ae14:	69fb      	ldr	r3, [r7, #28]
 800ae16:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800ae18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d101      	bne.n	800ae22 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800ae1e:	2320      	movs	r3, #32
 800ae20:	e003      	b.n	800ae2a <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800ae22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae24:	fab3 f383 	clz	r3, r3
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	005b      	lsls	r3, r3, #1
 800ae2c:	6879      	ldr	r1, [r7, #4]
 800ae2e:	fa01 f303 	lsl.w	r3, r1, r3
 800ae32:	431a      	orrs	r2, r3
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	601a      	str	r2, [r3, #0]
}
 800ae38:	bf00      	nop
 800ae3a:	372c      	adds	r7, #44	; 0x2c
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr

0800ae44 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b085      	sub	sp, #20
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	60f8      	str	r0, [r7, #12]
 800ae4c:	60b9      	str	r1, [r7, #8]
 800ae4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	685a      	ldr	r2, [r3, #4]
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	43db      	mvns	r3, r3
 800ae58:	401a      	ands	r2, r3
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	6879      	ldr	r1, [r7, #4]
 800ae5e:	fb01 f303 	mul.w	r3, r1, r3
 800ae62:	431a      	orrs	r2, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	605a      	str	r2, [r3, #4]
}
 800ae68:	bf00      	nop
 800ae6a:	3714      	adds	r7, #20
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae72:	4770      	bx	lr

0800ae74 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b08b      	sub	sp, #44	; 0x2c
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	689a      	ldr	r2, [r3, #8]
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	fa93 f3a3 	rbit	r3, r3
 800ae8e:	613b      	str	r3, [r7, #16]
  return result;
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ae94:	69bb      	ldr	r3, [r7, #24]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d101      	bne.n	800ae9e <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800ae9a:	2320      	movs	r3, #32
 800ae9c:	e003      	b.n	800aea6 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	fab3 f383 	clz	r3, r3
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	005b      	lsls	r3, r3, #1
 800aea8:	2103      	movs	r1, #3
 800aeaa:	fa01 f303 	lsl.w	r3, r1, r3
 800aeae:	43db      	mvns	r3, r3
 800aeb0:	401a      	ands	r2, r3
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aeb6:	6a3b      	ldr	r3, [r7, #32]
 800aeb8:	fa93 f3a3 	rbit	r3, r3
 800aebc:	61fb      	str	r3, [r7, #28]
  return result;
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800aec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d101      	bne.n	800aecc <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800aec8:	2320      	movs	r3, #32
 800aeca:	e003      	b.n	800aed4 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800aecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aece:	fab3 f383 	clz	r3, r3
 800aed2:	b2db      	uxtb	r3, r3
 800aed4:	005b      	lsls	r3, r3, #1
 800aed6:	6879      	ldr	r1, [r7, #4]
 800aed8:	fa01 f303 	lsl.w	r3, r1, r3
 800aedc:	431a      	orrs	r2, r3
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800aee2:	bf00      	nop
 800aee4:	372c      	adds	r7, #44	; 0x2c
 800aee6:	46bd      	mov	sp, r7
 800aee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeec:	4770      	bx	lr

0800aeee <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800aeee:	b480      	push	{r7}
 800aef0:	b08b      	sub	sp, #44	; 0x2c
 800aef2:	af00      	add	r7, sp, #0
 800aef4:	60f8      	str	r0, [r7, #12]
 800aef6:	60b9      	str	r1, [r7, #8]
 800aef8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	68da      	ldr	r2, [r3, #12]
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	fa93 f3a3 	rbit	r3, r3
 800af08:	613b      	str	r3, [r7, #16]
  return result;
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800af0e:	69bb      	ldr	r3, [r7, #24]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d101      	bne.n	800af18 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800af14:	2320      	movs	r3, #32
 800af16:	e003      	b.n	800af20 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800af18:	69bb      	ldr	r3, [r7, #24]
 800af1a:	fab3 f383 	clz	r3, r3
 800af1e:	b2db      	uxtb	r3, r3
 800af20:	005b      	lsls	r3, r3, #1
 800af22:	2103      	movs	r1, #3
 800af24:	fa01 f303 	lsl.w	r3, r1, r3
 800af28:	43db      	mvns	r3, r3
 800af2a:	401a      	ands	r2, r3
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af30:	6a3b      	ldr	r3, [r7, #32]
 800af32:	fa93 f3a3 	rbit	r3, r3
 800af36:	61fb      	str	r3, [r7, #28]
  return result;
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800af3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d101      	bne.n	800af46 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800af42:	2320      	movs	r3, #32
 800af44:	e003      	b.n	800af4e <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800af46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af48:	fab3 f383 	clz	r3, r3
 800af4c:	b2db      	uxtb	r3, r3
 800af4e:	005b      	lsls	r3, r3, #1
 800af50:	6879      	ldr	r1, [r7, #4]
 800af52:	fa01 f303 	lsl.w	r3, r1, r3
 800af56:	431a      	orrs	r2, r3
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	60da      	str	r2, [r3, #12]
}
 800af5c:	bf00      	nop
 800af5e:	372c      	adds	r7, #44	; 0x2c
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800af68:	b480      	push	{r7}
 800af6a:	b08b      	sub	sp, #44	; 0x2c
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	6a1a      	ldr	r2, [r3, #32]
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af7c:	697b      	ldr	r3, [r7, #20]
 800af7e:	fa93 f3a3 	rbit	r3, r3
 800af82:	613b      	str	r3, [r7, #16]
  return result;
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d101      	bne.n	800af92 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800af8e:	2320      	movs	r3, #32
 800af90:	e003      	b.n	800af9a <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	fab3 f383 	clz	r3, r3
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	210f      	movs	r1, #15
 800af9e:	fa01 f303 	lsl.w	r3, r1, r3
 800afa2:	43db      	mvns	r3, r3
 800afa4:	401a      	ands	r2, r3
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800afaa:	6a3b      	ldr	r3, [r7, #32]
 800afac:	fa93 f3a3 	rbit	r3, r3
 800afb0:	61fb      	str	r3, [r7, #28]
  return result;
 800afb2:	69fb      	ldr	r3, [r7, #28]
 800afb4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800afb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d101      	bne.n	800afc0 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800afbc:	2320      	movs	r3, #32
 800afbe:	e003      	b.n	800afc8 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800afc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc2:	fab3 f383 	clz	r3, r3
 800afc6:	b2db      	uxtb	r3, r3
 800afc8:	009b      	lsls	r3, r3, #2
 800afca:	6879      	ldr	r1, [r7, #4]
 800afcc:	fa01 f303 	lsl.w	r3, r1, r3
 800afd0:	431a      	orrs	r2, r3
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 800afd6:	bf00      	nop
 800afd8:	372c      	adds	r7, #44	; 0x2c
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr

0800afe2 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800afe2:	b480      	push	{r7}
 800afe4:	b08b      	sub	sp, #44	; 0x2c
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	60f8      	str	r0, [r7, #12]
 800afea:	60b9      	str	r1, [r7, #8]
 800afec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	0a1b      	lsrs	r3, r3, #8
 800aff6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	fa93 f3a3 	rbit	r3, r3
 800affe:	613b      	str	r3, [r7, #16]
  return result;
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b004:	69bb      	ldr	r3, [r7, #24]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d101      	bne.n	800b00e <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800b00a:	2320      	movs	r3, #32
 800b00c:	e003      	b.n	800b016 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800b00e:	69bb      	ldr	r3, [r7, #24]
 800b010:	fab3 f383 	clz	r3, r3
 800b014:	b2db      	uxtb	r3, r3
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	210f      	movs	r1, #15
 800b01a:	fa01 f303 	lsl.w	r3, r1, r3
 800b01e:	43db      	mvns	r3, r3
 800b020:	401a      	ands	r2, r3
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	0a1b      	lsrs	r3, r3, #8
 800b026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b028:	6a3b      	ldr	r3, [r7, #32]
 800b02a:	fa93 f3a3 	rbit	r3, r3
 800b02e:	61fb      	str	r3, [r7, #28]
  return result;
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800b034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b036:	2b00      	cmp	r3, #0
 800b038:	d101      	bne.n	800b03e <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800b03a:	2320      	movs	r3, #32
 800b03c:	e003      	b.n	800b046 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800b03e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b040:	fab3 f383 	clz	r3, r3
 800b044:	b2db      	uxtb	r3, r3
 800b046:	009b      	lsls	r3, r3, #2
 800b048:	6879      	ldr	r1, [r7, #4]
 800b04a:	fa01 f303 	lsl.w	r3, r1, r3
 800b04e:	431a      	orrs	r2, r3
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800b054:	bf00      	nop
 800b056:	372c      	adds	r7, #44	; 0x2c
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b08a      	sub	sp, #40	; 0x28
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b070:	69bb      	ldr	r3, [r7, #24]
 800b072:	fa93 f3a3 	rbit	r3, r3
 800b076:	617b      	str	r3, [r7, #20]
  return result;
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800b07c:	69fb      	ldr	r3, [r7, #28]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d101      	bne.n	800b086 <LL_GPIO_Init+0x26>
    return 32U;
 800b082:	2320      	movs	r3, #32
 800b084:	e003      	b.n	800b08e <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	fab3 f383 	clz	r3, r3
 800b08c:	b2db      	uxtb	r3, r3
 800b08e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800b090:	e050      	b.n	800b134 <LL_GPIO_Init+0xd4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	2101      	movs	r1, #1
 800b098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09a:	fa01 f303 	lsl.w	r3, r1, r3
 800b09e:	4013      	ands	r3, r2
 800b0a0:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800b0a2:	6a3b      	ldr	r3, [r7, #32]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d042      	beq.n	800b12e <LL_GPIO_Init+0xce>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	6a39      	ldr	r1, [r7, #32]
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f7ff fe8a 	bl	800adca <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	2b01      	cmp	r3, #1
 800b0bc:	d003      	beq.n	800b0c6 <LL_GPIO_Init+0x66>
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	2b02      	cmp	r3, #2
 800b0c4:	d106      	bne.n	800b0d4 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	689b      	ldr	r3, [r3, #8]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	6a39      	ldr	r1, [r7, #32]
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f7ff fed0 	bl	800ae74 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	691b      	ldr	r3, [r3, #16]
 800b0d8:	461a      	mov	r2, r3
 800b0da:	6a39      	ldr	r1, [r7, #32]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7ff ff06 	bl	800aeee <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	2b02      	cmp	r3, #2
 800b0e8:	d121      	bne.n	800b12e <LL_GPIO_Init+0xce>
 800b0ea:	6a3b      	ldr	r3, [r7, #32]
 800b0ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	fa93 f3a3 	rbit	r3, r3
 800b0f4:	60bb      	str	r3, [r7, #8]
  return result;
 800b0f6:	68bb      	ldr	r3, [r7, #8]
 800b0f8:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d101      	bne.n	800b104 <LL_GPIO_Init+0xa4>
    return 32U;
 800b100:	2320      	movs	r3, #32
 800b102:	e003      	b.n	800b10c <LL_GPIO_Init+0xac>
  return __builtin_clz(value);
 800b104:	693b      	ldr	r3, [r7, #16]
 800b106:	fab3 f383 	clz	r3, r3
 800b10a:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 800b10c:	2b07      	cmp	r3, #7
 800b10e:	d807      	bhi.n	800b120 <LL_GPIO_Init+0xc0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	695b      	ldr	r3, [r3, #20]
 800b114:	461a      	mov	r2, r3
 800b116:	6a39      	ldr	r1, [r7, #32]
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f7ff ff25 	bl	800af68 <LL_GPIO_SetAFPin_0_7>
 800b11e:	e006      	b.n	800b12e <LL_GPIO_Init+0xce>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	695b      	ldr	r3, [r3, #20]
 800b124:	461a      	mov	r2, r3
 800b126:	6a39      	ldr	r1, [r7, #32]
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f7ff ff5a 	bl	800afe2 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800b12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b130:	3301      	adds	r3, #1
 800b132:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b13a:	fa22 f303 	lsr.w	r3, r2, r3
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1a7      	bne.n	800b092 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	2b01      	cmp	r3, #1
 800b148:	d003      	beq.n	800b152 <LL_GPIO_Init+0xf2>
 800b14a:	683b      	ldr	r3, [r7, #0]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	2b02      	cmp	r3, #2
 800b150:	d107      	bne.n	800b162 <LL_GPIO_Init+0x102>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	6819      	ldr	r1, [r3, #0]
 800b156:	683b      	ldr	r3, [r7, #0]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	461a      	mov	r2, r3
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f7ff fe71 	bl	800ae44 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800b162:	2300      	movs	r3, #0
}
 800b164:	4618      	mov	r0, r3
 800b166:	3728      	adds	r7, #40	; 0x28
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b16c:	b084      	sub	sp, #16
 800b16e:	b580      	push	{r7, lr}
 800b170:	b084      	sub	sp, #16
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
 800b176:	f107 001c 	add.w	r0, r7, #28
 800b17a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	f000 fa72 	bl	800b674 <USB_CoreReset>
 800b190:	4603      	mov	r3, r0
 800b192:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800b194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b196:	2b00      	cmp	r3, #0
 800b198:	d106      	bne.n	800b1a8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b19e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	639a      	str	r2, [r3, #56]	; 0x38
 800b1a6:	e005      	b.n	800b1b4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */

  return ret;
 800b1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3710      	adds	r7, #16
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b1c0:	b004      	add	sp, #16
 800b1c2:	4770      	bx	lr

0800b1c4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b083      	sub	sp, #12
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	689b      	ldr	r3, [r3, #8]
 800b1d0:	f023 0201 	bic.w	r2, r3, #1
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b1d8:	2300      	movs	r3, #0
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	370c      	adds	r7, #12
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e4:	4770      	bx	lr

0800b1e6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	68db      	ldr	r3, [r3, #12]
 800b1fa:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b202:	78fb      	ldrb	r3, [r7, #3]
 800b204:	2b01      	cmp	r3, #1
 800b206:	d115      	bne.n	800b234 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	68db      	ldr	r3, [r3, #12]
 800b20c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b214:	2001      	movs	r0, #1
 800b216:	f7f7 fd9f 	bl	8002d58 <HAL_Delay>
      ms++;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	3301      	adds	r3, #1
 800b21e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f000 fa19 	bl	800b658 <USB_GetMode>
 800b226:	4603      	mov	r3, r0
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d01e      	beq.n	800b26a <USB_SetCurrentMode+0x84>
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2b31      	cmp	r3, #49	; 0x31
 800b230:	d9f0      	bls.n	800b214 <USB_SetCurrentMode+0x2e>
 800b232:	e01a      	b.n	800b26a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b234:	78fb      	ldrb	r3, [r7, #3]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d115      	bne.n	800b266 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b246:	2001      	movs	r0, #1
 800b248:	f7f7 fd86 	bl	8002d58 <HAL_Delay>
      ms++;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	3301      	adds	r3, #1
 800b250:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 fa00 	bl	800b658 <USB_GetMode>
 800b258:	4603      	mov	r3, r0
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d005      	beq.n	800b26a <USB_SetCurrentMode+0x84>
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	2b31      	cmp	r3, #49	; 0x31
 800b262:	d9f0      	bls.n	800b246 <USB_SetCurrentMode+0x60>
 800b264:	e001      	b.n	800b26a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b266:	2301      	movs	r3, #1
 800b268:	e005      	b.n	800b276 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2b32      	cmp	r3, #50	; 0x32
 800b26e:	d101      	bne.n	800b274 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b270:	2301      	movs	r3, #1
 800b272:	e000      	b.n	800b276 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b274:	2300      	movs	r3, #0
}
 800b276:	4618      	mov	r0, r3
 800b278:	3710      	adds	r7, #16
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bd80      	pop	{r7, pc}
	...

0800b280 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b280:	b084      	sub	sp, #16
 800b282:	b580      	push	{r7, lr}
 800b284:	b086      	sub	sp, #24
 800b286:	af00      	add	r7, sp, #0
 800b288:	6078      	str	r0, [r7, #4]
 800b28a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b28e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b292:	2300      	movs	r3, #0
 800b294:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b29a:	2300      	movs	r3, #0
 800b29c:	613b      	str	r3, [r7, #16]
 800b29e:	e009      	b.n	800b2b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b2a0:	687a      	ldr	r2, [r7, #4]
 800b2a2:	693b      	ldr	r3, [r7, #16]
 800b2a4:	3340      	adds	r3, #64	; 0x40
 800b2a6:	009b      	lsls	r3, r3, #2
 800b2a8:	4413      	add	r3, r2
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	613b      	str	r3, [r7, #16]
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	2b0e      	cmp	r3, #14
 800b2b8:	d9f2      	bls.n	800b2a0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b2ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d11c      	bne.n	800b2fa <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	68fa      	ldr	r2, [r7, #12]
 800b2ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b2ce:	f043 0302 	orr.w	r3, r3, #2
 800b2d2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2d8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	639a      	str	r2, [r3, #56]	; 0x38
    /* B-peripheral session valid override enable */
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	601a      	str	r2, [r3, #0]
 800b2f8:	e005      	b.n	800b306 <USB_DevInit+0x86>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b30c:	461a      	mov	r2, r3
 800b30e:	2300      	movs	r3, #0
 800b310:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b318:	4619      	mov	r1, r3
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b320:	461a      	mov	r2, r3
 800b322:	680b      	ldr	r3, [r1, #0]
 800b324:	6013      	str	r3, [r2, #0]
  }
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b326:	2103      	movs	r1, #3
 800b328:	6878      	ldr	r0, [r7, #4]
 800b32a:	f000 f95b 	bl	800b5e4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b32e:	2110      	movs	r1, #16
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f000 f8f3 	bl	800b51c <USB_FlushTxFifo>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d001      	beq.n	800b340 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 f91f 	bl	800b584 <USB_FlushRxFifo>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d001      	beq.n	800b350 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b356:	461a      	mov	r2, r3
 800b358:	2300      	movs	r3, #0
 800b35a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b362:	461a      	mov	r2, r3
 800b364:	2300      	movs	r3, #0
 800b366:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b36e:	461a      	mov	r2, r3
 800b370:	2300      	movs	r3, #0
 800b372:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b374:	2300      	movs	r3, #0
 800b376:	613b      	str	r3, [r7, #16]
 800b378:	e043      	b.n	800b402 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b37a:	693b      	ldr	r3, [r7, #16]
 800b37c:	015a      	lsls	r2, r3, #5
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	4413      	add	r3, r2
 800b382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b38c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b390:	d118      	bne.n	800b3c4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10a      	bne.n	800b3ae <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	015a      	lsls	r2, r3, #5
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	4413      	add	r3, r2
 800b3a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3a4:	461a      	mov	r2, r3
 800b3a6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b3aa:	6013      	str	r3, [r2, #0]
 800b3ac:	e013      	b.n	800b3d6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b3ae:	693b      	ldr	r3, [r7, #16]
 800b3b0:	015a      	lsls	r2, r3, #5
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	4413      	add	r3, r2
 800b3b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b3c0:	6013      	str	r3, [r2, #0]
 800b3c2:	e008      	b.n	800b3d6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	015a      	lsls	r2, r3, #5
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	015a      	lsls	r2, r3, #5
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	4413      	add	r3, r2
 800b3de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	015a      	lsls	r2, r3, #5
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b3fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	3301      	adds	r3, #1
 800b400:	613b      	str	r3, [r7, #16]
 800b402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b404:	693a      	ldr	r2, [r7, #16]
 800b406:	429a      	cmp	r2, r3
 800b408:	d3b7      	bcc.n	800b37a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b40a:	2300      	movs	r3, #0
 800b40c:	613b      	str	r3, [r7, #16]
 800b40e:	e043      	b.n	800b498 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	015a      	lsls	r2, r3, #5
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	4413      	add	r3, r2
 800b418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b422:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b426:	d118      	bne.n	800b45a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d10a      	bne.n	800b444 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	015a      	lsls	r2, r3, #5
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	4413      	add	r3, r2
 800b436:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b43a:	461a      	mov	r2, r3
 800b43c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b440:	6013      	str	r3, [r2, #0]
 800b442:	e013      	b.n	800b46c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b444:	693b      	ldr	r3, [r7, #16]
 800b446:	015a      	lsls	r2, r3, #5
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	4413      	add	r3, r2
 800b44c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b450:	461a      	mov	r2, r3
 800b452:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b456:	6013      	str	r3, [r2, #0]
 800b458:	e008      	b.n	800b46c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	015a      	lsls	r2, r3, #5
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	4413      	add	r3, r2
 800b462:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b466:	461a      	mov	r2, r3
 800b468:	2300      	movs	r3, #0
 800b46a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	015a      	lsls	r2, r3, #5
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	4413      	add	r3, r2
 800b474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b478:	461a      	mov	r2, r3
 800b47a:	2300      	movs	r3, #0
 800b47c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	015a      	lsls	r2, r3, #5
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	4413      	add	r3, r2
 800b486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b48a:	461a      	mov	r2, r3
 800b48c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b490:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	3301      	adds	r3, #1
 800b496:	613b      	str	r3, [r7, #16]
 800b498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b49a:	693a      	ldr	r2, [r7, #16]
 800b49c:	429a      	cmp	r2, r3
 800b49e:	d3b7      	bcc.n	800b410 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4a6:	691b      	ldr	r3, [r3, #16]
 800b4a8:	68fa      	ldr	r2, [r7, #12]
 800b4aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b4b2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b4c0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b4c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d105      	bne.n	800b4d4 <USB_DevInit+0x254>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	f043 0210 	orr.w	r2, r3, #16
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	699a      	ldr	r2, [r3, #24]
 800b4d8:	4b0f      	ldr	r3, [pc, #60]	; (800b518 <USB_DevInit+0x298>)
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b4e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d005      	beq.n	800b4f2 <USB_DevInit+0x272>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	699b      	ldr	r3, [r3, #24]
 800b4ea:	f043 0208 	orr.w	r2, r3, #8
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b4f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d107      	bne.n	800b508 <USB_DevInit+0x288>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	699b      	ldr	r3, [r3, #24]
 800b4fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b500:	f043 0304 	orr.w	r3, r3, #4
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b508:	7dfb      	ldrb	r3, [r7, #23]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3718      	adds	r7, #24
 800b50e:	46bd      	mov	sp, r7
 800b510:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b514:	b004      	add	sp, #16
 800b516:	4770      	bx	lr
 800b518:	803c3800 	.word	0x803c3800

0800b51c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b51c:	b480      	push	{r7}
 800b51e:	b085      	sub	sp, #20
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b526:	2300      	movs	r3, #0
 800b528:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	3301      	adds	r3, #1
 800b52e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	4a13      	ldr	r2, [pc, #76]	; (800b580 <USB_FlushTxFifo+0x64>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d901      	bls.n	800b53c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b538:	2303      	movs	r3, #3
 800b53a:	e01b      	b.n	800b574 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	2b00      	cmp	r3, #0
 800b542:	daf2      	bge.n	800b52a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b544:	2300      	movs	r3, #0
 800b546:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	019b      	lsls	r3, r3, #6
 800b54c:	f043 0220 	orr.w	r2, r3, #32
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	3301      	adds	r3, #1
 800b558:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	4a08      	ldr	r2, [pc, #32]	; (800b580 <USB_FlushTxFifo+0x64>)
 800b55e:	4293      	cmp	r3, r2
 800b560:	d901      	bls.n	800b566 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b562:	2303      	movs	r3, #3
 800b564:	e006      	b.n	800b574 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	691b      	ldr	r3, [r3, #16]
 800b56a:	f003 0320 	and.w	r3, r3, #32
 800b56e:	2b20      	cmp	r3, #32
 800b570:	d0f0      	beq.n	800b554 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b572:	2300      	movs	r3, #0
}
 800b574:	4618      	mov	r0, r3
 800b576:	3714      	adds	r7, #20
 800b578:	46bd      	mov	sp, r7
 800b57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57e:	4770      	bx	lr
 800b580:	00030d40 	.word	0x00030d40

0800b584 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b584:	b480      	push	{r7}
 800b586:	b085      	sub	sp, #20
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b58c:	2300      	movs	r3, #0
 800b58e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	3301      	adds	r3, #1
 800b594:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	4a11      	ldr	r2, [pc, #68]	; (800b5e0 <USB_FlushRxFifo+0x5c>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d901      	bls.n	800b5a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b59e:	2303      	movs	r3, #3
 800b5a0:	e018      	b.n	800b5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	691b      	ldr	r3, [r3, #16]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	daf2      	bge.n	800b590 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2210      	movs	r2, #16
 800b5b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	4a08      	ldr	r2, [pc, #32]	; (800b5e0 <USB_FlushRxFifo+0x5c>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d901      	bls.n	800b5c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b5c2:	2303      	movs	r3, #3
 800b5c4:	e006      	b.n	800b5d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	691b      	ldr	r3, [r3, #16]
 800b5ca:	f003 0310 	and.w	r3, r3, #16
 800b5ce:	2b10      	cmp	r3, #16
 800b5d0:	d0f0      	beq.n	800b5b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b5d2:	2300      	movs	r3, #0
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3714      	adds	r7, #20
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr
 800b5e0:	00030d40 	.word	0x00030d40

0800b5e4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b085      	sub	sp, #20
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	78fb      	ldrb	r3, [r7, #3]
 800b5fe:	68f9      	ldr	r1, [r7, #12]
 800b600:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b604:	4313      	orrs	r3, r2
 800b606:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3714      	adds	r7, #20
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr

0800b616 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b616:	b480      	push	{r7}
 800b618:	b085      	sub	sp, #20
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	68fa      	ldr	r2, [r7, #12]
 800b62c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b630:	f023 0303 	bic.w	r3, r3, #3
 800b634:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b63c:	685b      	ldr	r3, [r3, #4]
 800b63e:	68fa      	ldr	r2, [r7, #12]
 800b640:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b644:	f043 0302 	orr.w	r3, r3, #2
 800b648:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3714      	adds	r7, #20
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b658:	b480      	push	{r7}
 800b65a:	b083      	sub	sp, #12
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	695b      	ldr	r3, [r3, #20]
 800b664:	f003 0301 	and.w	r3, r3, #1
}
 800b668:	4618      	mov	r0, r3
 800b66a:	370c      	adds	r7, #12
 800b66c:	46bd      	mov	sp, r7
 800b66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b672:	4770      	bx	lr

0800b674 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b674:	b480      	push	{r7}
 800b676:	b085      	sub	sp, #20
 800b678:	af00      	add	r7, sp, #0
 800b67a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b67c:	2300      	movs	r3, #0
 800b67e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	3301      	adds	r3, #1
 800b684:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	4a13      	ldr	r2, [pc, #76]	; (800b6d8 <USB_CoreReset+0x64>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d901      	bls.n	800b692 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b68e:	2303      	movs	r3, #3
 800b690:	e01b      	b.n	800b6ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	691b      	ldr	r3, [r3, #16]
 800b696:	2b00      	cmp	r3, #0
 800b698:	daf2      	bge.n	800b680 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b69a:	2300      	movs	r3, #0
 800b69c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	f043 0201 	orr.w	r2, r3, #1
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	3301      	adds	r3, #1
 800b6ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	4a09      	ldr	r2, [pc, #36]	; (800b6d8 <USB_CoreReset+0x64>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d901      	bls.n	800b6bc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b6b8:	2303      	movs	r3, #3
 800b6ba:	e006      	b.n	800b6ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	691b      	ldr	r3, [r3, #16]
 800b6c0:	f003 0301 	and.w	r3, r3, #1
 800b6c4:	2b01      	cmp	r3, #1
 800b6c6:	d0f0      	beq.n	800b6aa <USB_CoreReset+0x36>

  return HAL_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3714      	adds	r7, #20
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr
 800b6d6:	bf00      	nop
 800b6d8:	00030d40 	.word	0x00030d40

0800b6dc <__errno>:
 800b6dc:	4b01      	ldr	r3, [pc, #4]	; (800b6e4 <__errno+0x8>)
 800b6de:	6818      	ldr	r0, [r3, #0]
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	2000000c 	.word	0x2000000c

0800b6e8 <__libc_init_array>:
 800b6e8:	b570      	push	{r4, r5, r6, lr}
 800b6ea:	4d0d      	ldr	r5, [pc, #52]	; (800b720 <__libc_init_array+0x38>)
 800b6ec:	2600      	movs	r6, #0
 800b6ee:	4c0d      	ldr	r4, [pc, #52]	; (800b724 <__libc_init_array+0x3c>)
 800b6f0:	1b64      	subs	r4, r4, r5
 800b6f2:	10a4      	asrs	r4, r4, #2
 800b6f4:	42a6      	cmp	r6, r4
 800b6f6:	d109      	bne.n	800b70c <__libc_init_array+0x24>
 800b6f8:	4d0b      	ldr	r5, [pc, #44]	; (800b728 <__libc_init_array+0x40>)
 800b6fa:	2600      	movs	r6, #0
 800b6fc:	4c0b      	ldr	r4, [pc, #44]	; (800b72c <__libc_init_array+0x44>)
 800b6fe:	f001 ff3d 	bl	800d57c <_init>
 800b702:	1b64      	subs	r4, r4, r5
 800b704:	10a4      	asrs	r4, r4, #2
 800b706:	42a6      	cmp	r6, r4
 800b708:	d105      	bne.n	800b716 <__libc_init_array+0x2e>
 800b70a:	bd70      	pop	{r4, r5, r6, pc}
 800b70c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b710:	3601      	adds	r6, #1
 800b712:	4798      	blx	r3
 800b714:	e7ee      	b.n	800b6f4 <__libc_init_array+0xc>
 800b716:	f855 3b04 	ldr.w	r3, [r5], #4
 800b71a:	3601      	adds	r6, #1
 800b71c:	4798      	blx	r3
 800b71e:	e7f2      	b.n	800b706 <__libc_init_array+0x1e>
 800b720:	0800d8c8 	.word	0x0800d8c8
 800b724:	0800d8c8 	.word	0x0800d8c8
 800b728:	0800d8c8 	.word	0x0800d8c8
 800b72c:	0800d8cc 	.word	0x0800d8cc

0800b730 <memcpy>:
 800b730:	440a      	add	r2, r1
 800b732:	1e43      	subs	r3, r0, #1
 800b734:	4291      	cmp	r1, r2
 800b736:	d100      	bne.n	800b73a <memcpy+0xa>
 800b738:	4770      	bx	lr
 800b73a:	b510      	push	{r4, lr}
 800b73c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b740:	4291      	cmp	r1, r2
 800b742:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b746:	d1f9      	bne.n	800b73c <memcpy+0xc>
 800b748:	bd10      	pop	{r4, pc}

0800b74a <memset>:
 800b74a:	4402      	add	r2, r0
 800b74c:	4603      	mov	r3, r0
 800b74e:	4293      	cmp	r3, r2
 800b750:	d100      	bne.n	800b754 <memset+0xa>
 800b752:	4770      	bx	lr
 800b754:	f803 1b01 	strb.w	r1, [r3], #1
 800b758:	e7f9      	b.n	800b74e <memset+0x4>
	...

0800b75c <iprintf>:
 800b75c:	b40f      	push	{r0, r1, r2, r3}
 800b75e:	4b0a      	ldr	r3, [pc, #40]	; (800b788 <iprintf+0x2c>)
 800b760:	b513      	push	{r0, r1, r4, lr}
 800b762:	681c      	ldr	r4, [r3, #0]
 800b764:	b124      	cbz	r4, 800b770 <iprintf+0x14>
 800b766:	69a3      	ldr	r3, [r4, #24]
 800b768:	b913      	cbnz	r3, 800b770 <iprintf+0x14>
 800b76a:	4620      	mov	r0, r4
 800b76c:	f000 f8b8 	bl	800b8e0 <__sinit>
 800b770:	ab05      	add	r3, sp, #20
 800b772:	9a04      	ldr	r2, [sp, #16]
 800b774:	68a1      	ldr	r1, [r4, #8]
 800b776:	4620      	mov	r0, r4
 800b778:	9301      	str	r3, [sp, #4]
 800b77a:	f000 fa0f 	bl	800bb9c <_vfiprintf_r>
 800b77e:	b002      	add	sp, #8
 800b780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b784:	b004      	add	sp, #16
 800b786:	4770      	bx	lr
 800b788:	2000000c 	.word	0x2000000c

0800b78c <strncmp>:
 800b78c:	b510      	push	{r4, lr}
 800b78e:	b17a      	cbz	r2, 800b7b0 <strncmp+0x24>
 800b790:	4603      	mov	r3, r0
 800b792:	3901      	subs	r1, #1
 800b794:	1884      	adds	r4, r0, r2
 800b796:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b79a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b79e:	4290      	cmp	r0, r2
 800b7a0:	d101      	bne.n	800b7a6 <strncmp+0x1a>
 800b7a2:	42a3      	cmp	r3, r4
 800b7a4:	d101      	bne.n	800b7aa <strncmp+0x1e>
 800b7a6:	1a80      	subs	r0, r0, r2
 800b7a8:	bd10      	pop	{r4, pc}
 800b7aa:	2800      	cmp	r0, #0
 800b7ac:	d1f3      	bne.n	800b796 <strncmp+0xa>
 800b7ae:	e7fa      	b.n	800b7a6 <strncmp+0x1a>
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	e7f9      	b.n	800b7a8 <strncmp+0x1c>

0800b7b4 <strncpy>:
 800b7b4:	3901      	subs	r1, #1
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	b132      	cbz	r2, 800b7ca <strncpy+0x16>
 800b7bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b7c0:	3a01      	subs	r2, #1
 800b7c2:	f803 4b01 	strb.w	r4, [r3], #1
 800b7c6:	2c00      	cmp	r4, #0
 800b7c8:	d1f7      	bne.n	800b7ba <strncpy+0x6>
 800b7ca:	441a      	add	r2, r3
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d100      	bne.n	800b7d4 <strncpy+0x20>
 800b7d2:	bd10      	pop	{r4, pc}
 800b7d4:	f803 1b01 	strb.w	r1, [r3], #1
 800b7d8:	e7f9      	b.n	800b7ce <strncpy+0x1a>

0800b7da <__strtok_r>:
 800b7da:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7dc:	b908      	cbnz	r0, 800b7e2 <__strtok_r+0x8>
 800b7de:	6810      	ldr	r0, [r2, #0]
 800b7e0:	b188      	cbz	r0, 800b806 <__strtok_r+0x2c>
 800b7e2:	4604      	mov	r4, r0
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	460f      	mov	r7, r1
 800b7e8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b7ec:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b7f0:	b91e      	cbnz	r6, 800b7fa <__strtok_r+0x20>
 800b7f2:	b965      	cbnz	r5, 800b80e <__strtok_r+0x34>
 800b7f4:	4628      	mov	r0, r5
 800b7f6:	6015      	str	r5, [r2, #0]
 800b7f8:	e005      	b.n	800b806 <__strtok_r+0x2c>
 800b7fa:	42b5      	cmp	r5, r6
 800b7fc:	d1f6      	bne.n	800b7ec <__strtok_r+0x12>
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d1f0      	bne.n	800b7e4 <__strtok_r+0xa>
 800b802:	6014      	str	r4, [r2, #0]
 800b804:	7003      	strb	r3, [r0, #0]
 800b806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b808:	461c      	mov	r4, r3
 800b80a:	e00c      	b.n	800b826 <__strtok_r+0x4c>
 800b80c:	b915      	cbnz	r5, 800b814 <__strtok_r+0x3a>
 800b80e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b812:	460e      	mov	r6, r1
 800b814:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b818:	42ab      	cmp	r3, r5
 800b81a:	d1f7      	bne.n	800b80c <__strtok_r+0x32>
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d0f3      	beq.n	800b808 <__strtok_r+0x2e>
 800b820:	2300      	movs	r3, #0
 800b822:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b826:	6014      	str	r4, [r2, #0]
 800b828:	e7ed      	b.n	800b806 <__strtok_r+0x2c>

0800b82a <strtok_r>:
 800b82a:	2301      	movs	r3, #1
 800b82c:	f7ff bfd5 	b.w	800b7da <__strtok_r>

0800b830 <std>:
 800b830:	2300      	movs	r3, #0
 800b832:	b510      	push	{r4, lr}
 800b834:	4604      	mov	r4, r0
 800b836:	6083      	str	r3, [r0, #8]
 800b838:	8181      	strh	r1, [r0, #12]
 800b83a:	4619      	mov	r1, r3
 800b83c:	6643      	str	r3, [r0, #100]	; 0x64
 800b83e:	81c2      	strh	r2, [r0, #14]
 800b840:	2208      	movs	r2, #8
 800b842:	6183      	str	r3, [r0, #24]
 800b844:	e9c0 3300 	strd	r3, r3, [r0]
 800b848:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b84c:	305c      	adds	r0, #92	; 0x5c
 800b84e:	f7ff ff7c 	bl	800b74a <memset>
 800b852:	4b05      	ldr	r3, [pc, #20]	; (800b868 <std+0x38>)
 800b854:	6224      	str	r4, [r4, #32]
 800b856:	6263      	str	r3, [r4, #36]	; 0x24
 800b858:	4b04      	ldr	r3, [pc, #16]	; (800b86c <std+0x3c>)
 800b85a:	62a3      	str	r3, [r4, #40]	; 0x28
 800b85c:	4b04      	ldr	r3, [pc, #16]	; (800b870 <std+0x40>)
 800b85e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b860:	4b04      	ldr	r3, [pc, #16]	; (800b874 <std+0x44>)
 800b862:	6323      	str	r3, [r4, #48]	; 0x30
 800b864:	bd10      	pop	{r4, pc}
 800b866:	bf00      	nop
 800b868:	0800c149 	.word	0x0800c149
 800b86c:	0800c16b 	.word	0x0800c16b
 800b870:	0800c1a3 	.word	0x0800c1a3
 800b874:	0800c1c7 	.word	0x0800c1c7

0800b878 <_cleanup_r>:
 800b878:	4901      	ldr	r1, [pc, #4]	; (800b880 <_cleanup_r+0x8>)
 800b87a:	f000 b8af 	b.w	800b9dc <_fwalk_reent>
 800b87e:	bf00      	nop
 800b880:	0800c49d 	.word	0x0800c49d

0800b884 <__sfmoreglue>:
 800b884:	b570      	push	{r4, r5, r6, lr}
 800b886:	2268      	movs	r2, #104	; 0x68
 800b888:	1e4d      	subs	r5, r1, #1
 800b88a:	460e      	mov	r6, r1
 800b88c:	4355      	muls	r5, r2
 800b88e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b892:	f000 f8e5 	bl	800ba60 <_malloc_r>
 800b896:	4604      	mov	r4, r0
 800b898:	b140      	cbz	r0, 800b8ac <__sfmoreglue+0x28>
 800b89a:	2100      	movs	r1, #0
 800b89c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b8a0:	e9c0 1600 	strd	r1, r6, [r0]
 800b8a4:	300c      	adds	r0, #12
 800b8a6:	60a0      	str	r0, [r4, #8]
 800b8a8:	f7ff ff4f 	bl	800b74a <memset>
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	bd70      	pop	{r4, r5, r6, pc}

0800b8b0 <__sfp_lock_acquire>:
 800b8b0:	4801      	ldr	r0, [pc, #4]	; (800b8b8 <__sfp_lock_acquire+0x8>)
 800b8b2:	f000 b8b3 	b.w	800ba1c <__retarget_lock_acquire_recursive>
 800b8b6:	bf00      	nop
 800b8b8:	200009d1 	.word	0x200009d1

0800b8bc <__sfp_lock_release>:
 800b8bc:	4801      	ldr	r0, [pc, #4]	; (800b8c4 <__sfp_lock_release+0x8>)
 800b8be:	f000 b8ae 	b.w	800ba1e <__retarget_lock_release_recursive>
 800b8c2:	bf00      	nop
 800b8c4:	200009d1 	.word	0x200009d1

0800b8c8 <__sinit_lock_acquire>:
 800b8c8:	4801      	ldr	r0, [pc, #4]	; (800b8d0 <__sinit_lock_acquire+0x8>)
 800b8ca:	f000 b8a7 	b.w	800ba1c <__retarget_lock_acquire_recursive>
 800b8ce:	bf00      	nop
 800b8d0:	200009d2 	.word	0x200009d2

0800b8d4 <__sinit_lock_release>:
 800b8d4:	4801      	ldr	r0, [pc, #4]	; (800b8dc <__sinit_lock_release+0x8>)
 800b8d6:	f000 b8a2 	b.w	800ba1e <__retarget_lock_release_recursive>
 800b8da:	bf00      	nop
 800b8dc:	200009d2 	.word	0x200009d2

0800b8e0 <__sinit>:
 800b8e0:	b510      	push	{r4, lr}
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	f7ff fff0 	bl	800b8c8 <__sinit_lock_acquire>
 800b8e8:	69a3      	ldr	r3, [r4, #24]
 800b8ea:	b11b      	cbz	r3, 800b8f4 <__sinit+0x14>
 800b8ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8f0:	f7ff bff0 	b.w	800b8d4 <__sinit_lock_release>
 800b8f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b8f8:	6523      	str	r3, [r4, #80]	; 0x50
 800b8fa:	4620      	mov	r0, r4
 800b8fc:	4b12      	ldr	r3, [pc, #72]	; (800b948 <__sinit+0x68>)
 800b8fe:	4a13      	ldr	r2, [pc, #76]	; (800b94c <__sinit+0x6c>)
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	62a2      	str	r2, [r4, #40]	; 0x28
 800b904:	42a3      	cmp	r3, r4
 800b906:	bf04      	itt	eq
 800b908:	2301      	moveq	r3, #1
 800b90a:	61a3      	streq	r3, [r4, #24]
 800b90c:	f000 f820 	bl	800b950 <__sfp>
 800b910:	6060      	str	r0, [r4, #4]
 800b912:	4620      	mov	r0, r4
 800b914:	f000 f81c 	bl	800b950 <__sfp>
 800b918:	60a0      	str	r0, [r4, #8]
 800b91a:	4620      	mov	r0, r4
 800b91c:	f000 f818 	bl	800b950 <__sfp>
 800b920:	2200      	movs	r2, #0
 800b922:	2104      	movs	r1, #4
 800b924:	60e0      	str	r0, [r4, #12]
 800b926:	6860      	ldr	r0, [r4, #4]
 800b928:	f7ff ff82 	bl	800b830 <std>
 800b92c:	2201      	movs	r2, #1
 800b92e:	2109      	movs	r1, #9
 800b930:	68a0      	ldr	r0, [r4, #8]
 800b932:	f7ff ff7d 	bl	800b830 <std>
 800b936:	2202      	movs	r2, #2
 800b938:	2112      	movs	r1, #18
 800b93a:	68e0      	ldr	r0, [r4, #12]
 800b93c:	f7ff ff78 	bl	800b830 <std>
 800b940:	2301      	movs	r3, #1
 800b942:	61a3      	str	r3, [r4, #24]
 800b944:	e7d2      	b.n	800b8ec <__sinit+0xc>
 800b946:	bf00      	nop
 800b948:	0800d7f4 	.word	0x0800d7f4
 800b94c:	0800b879 	.word	0x0800b879

0800b950 <__sfp>:
 800b950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b952:	4607      	mov	r7, r0
 800b954:	f7ff ffac 	bl	800b8b0 <__sfp_lock_acquire>
 800b958:	4b1e      	ldr	r3, [pc, #120]	; (800b9d4 <__sfp+0x84>)
 800b95a:	681e      	ldr	r6, [r3, #0]
 800b95c:	69b3      	ldr	r3, [r6, #24]
 800b95e:	b913      	cbnz	r3, 800b966 <__sfp+0x16>
 800b960:	4630      	mov	r0, r6
 800b962:	f7ff ffbd 	bl	800b8e0 <__sinit>
 800b966:	3648      	adds	r6, #72	; 0x48
 800b968:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b96c:	3b01      	subs	r3, #1
 800b96e:	d503      	bpl.n	800b978 <__sfp+0x28>
 800b970:	6833      	ldr	r3, [r6, #0]
 800b972:	b30b      	cbz	r3, 800b9b8 <__sfp+0x68>
 800b974:	6836      	ldr	r6, [r6, #0]
 800b976:	e7f7      	b.n	800b968 <__sfp+0x18>
 800b978:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b97c:	b9d5      	cbnz	r5, 800b9b4 <__sfp+0x64>
 800b97e:	4b16      	ldr	r3, [pc, #88]	; (800b9d8 <__sfp+0x88>)
 800b980:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b984:	6665      	str	r5, [r4, #100]	; 0x64
 800b986:	60e3      	str	r3, [r4, #12]
 800b988:	f000 f847 	bl	800ba1a <__retarget_lock_init_recursive>
 800b98c:	f7ff ff96 	bl	800b8bc <__sfp_lock_release>
 800b990:	2208      	movs	r2, #8
 800b992:	4629      	mov	r1, r5
 800b994:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b998:	6025      	str	r5, [r4, #0]
 800b99a:	61a5      	str	r5, [r4, #24]
 800b99c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b9a0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b9a4:	f7ff fed1 	bl	800b74a <memset>
 800b9a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b9ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9b4:	3468      	adds	r4, #104	; 0x68
 800b9b6:	e7d9      	b.n	800b96c <__sfp+0x1c>
 800b9b8:	2104      	movs	r1, #4
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	f7ff ff62 	bl	800b884 <__sfmoreglue>
 800b9c0:	4604      	mov	r4, r0
 800b9c2:	6030      	str	r0, [r6, #0]
 800b9c4:	2800      	cmp	r0, #0
 800b9c6:	d1d5      	bne.n	800b974 <__sfp+0x24>
 800b9c8:	f7ff ff78 	bl	800b8bc <__sfp_lock_release>
 800b9cc:	230c      	movs	r3, #12
 800b9ce:	603b      	str	r3, [r7, #0]
 800b9d0:	e7ee      	b.n	800b9b0 <__sfp+0x60>
 800b9d2:	bf00      	nop
 800b9d4:	0800d7f4 	.word	0x0800d7f4
 800b9d8:	ffff0001 	.word	0xffff0001

0800b9dc <_fwalk_reent>:
 800b9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9e0:	4606      	mov	r6, r0
 800b9e2:	4688      	mov	r8, r1
 800b9e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b9e8:	2700      	movs	r7, #0
 800b9ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9ee:	f1b9 0901 	subs.w	r9, r9, #1
 800b9f2:	d505      	bpl.n	800ba00 <_fwalk_reent+0x24>
 800b9f4:	6824      	ldr	r4, [r4, #0]
 800b9f6:	2c00      	cmp	r4, #0
 800b9f8:	d1f7      	bne.n	800b9ea <_fwalk_reent+0xe>
 800b9fa:	4638      	mov	r0, r7
 800b9fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba00:	89ab      	ldrh	r3, [r5, #12]
 800ba02:	2b01      	cmp	r3, #1
 800ba04:	d907      	bls.n	800ba16 <_fwalk_reent+0x3a>
 800ba06:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba0a:	3301      	adds	r3, #1
 800ba0c:	d003      	beq.n	800ba16 <_fwalk_reent+0x3a>
 800ba0e:	4629      	mov	r1, r5
 800ba10:	4630      	mov	r0, r6
 800ba12:	47c0      	blx	r8
 800ba14:	4307      	orrs	r7, r0
 800ba16:	3568      	adds	r5, #104	; 0x68
 800ba18:	e7e9      	b.n	800b9ee <_fwalk_reent+0x12>

0800ba1a <__retarget_lock_init_recursive>:
 800ba1a:	4770      	bx	lr

0800ba1c <__retarget_lock_acquire_recursive>:
 800ba1c:	4770      	bx	lr

0800ba1e <__retarget_lock_release_recursive>:
 800ba1e:	4770      	bx	lr

0800ba20 <sbrk_aligned>:
 800ba20:	b570      	push	{r4, r5, r6, lr}
 800ba22:	4e0e      	ldr	r6, [pc, #56]	; (800ba5c <sbrk_aligned+0x3c>)
 800ba24:	460c      	mov	r4, r1
 800ba26:	4605      	mov	r5, r0
 800ba28:	6831      	ldr	r1, [r6, #0]
 800ba2a:	b911      	cbnz	r1, 800ba32 <sbrk_aligned+0x12>
 800ba2c:	f000 fb7c 	bl	800c128 <_sbrk_r>
 800ba30:	6030      	str	r0, [r6, #0]
 800ba32:	4621      	mov	r1, r4
 800ba34:	4628      	mov	r0, r5
 800ba36:	f000 fb77 	bl	800c128 <_sbrk_r>
 800ba3a:	1c43      	adds	r3, r0, #1
 800ba3c:	d00a      	beq.n	800ba54 <sbrk_aligned+0x34>
 800ba3e:	1cc4      	adds	r4, r0, #3
 800ba40:	f024 0403 	bic.w	r4, r4, #3
 800ba44:	42a0      	cmp	r0, r4
 800ba46:	d007      	beq.n	800ba58 <sbrk_aligned+0x38>
 800ba48:	1a21      	subs	r1, r4, r0
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	f000 fb6c 	bl	800c128 <_sbrk_r>
 800ba50:	3001      	adds	r0, #1
 800ba52:	d101      	bne.n	800ba58 <sbrk_aligned+0x38>
 800ba54:	f04f 34ff 	mov.w	r4, #4294967295
 800ba58:	4620      	mov	r0, r4
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
 800ba5c:	200009d8 	.word	0x200009d8

0800ba60 <_malloc_r>:
 800ba60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba64:	1ccd      	adds	r5, r1, #3
 800ba66:	4607      	mov	r7, r0
 800ba68:	f025 0503 	bic.w	r5, r5, #3
 800ba6c:	3508      	adds	r5, #8
 800ba6e:	2d0c      	cmp	r5, #12
 800ba70:	bf38      	it	cc
 800ba72:	250c      	movcc	r5, #12
 800ba74:	2d00      	cmp	r5, #0
 800ba76:	db01      	blt.n	800ba7c <_malloc_r+0x1c>
 800ba78:	42a9      	cmp	r1, r5
 800ba7a:	d905      	bls.n	800ba88 <_malloc_r+0x28>
 800ba7c:	230c      	movs	r3, #12
 800ba7e:	2600      	movs	r6, #0
 800ba80:	603b      	str	r3, [r7, #0]
 800ba82:	4630      	mov	r0, r6
 800ba84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba88:	4e2e      	ldr	r6, [pc, #184]	; (800bb44 <_malloc_r+0xe4>)
 800ba8a:	f000 fdc9 	bl	800c620 <__malloc_lock>
 800ba8e:	6833      	ldr	r3, [r6, #0]
 800ba90:	461c      	mov	r4, r3
 800ba92:	bb34      	cbnz	r4, 800bae2 <_malloc_r+0x82>
 800ba94:	4629      	mov	r1, r5
 800ba96:	4638      	mov	r0, r7
 800ba98:	f7ff ffc2 	bl	800ba20 <sbrk_aligned>
 800ba9c:	1c43      	adds	r3, r0, #1
 800ba9e:	4604      	mov	r4, r0
 800baa0:	d14d      	bne.n	800bb3e <_malloc_r+0xde>
 800baa2:	6834      	ldr	r4, [r6, #0]
 800baa4:	4626      	mov	r6, r4
 800baa6:	2e00      	cmp	r6, #0
 800baa8:	d140      	bne.n	800bb2c <_malloc_r+0xcc>
 800baaa:	6823      	ldr	r3, [r4, #0]
 800baac:	4631      	mov	r1, r6
 800baae:	4638      	mov	r0, r7
 800bab0:	eb04 0803 	add.w	r8, r4, r3
 800bab4:	f000 fb38 	bl	800c128 <_sbrk_r>
 800bab8:	4580      	cmp	r8, r0
 800baba:	d13a      	bne.n	800bb32 <_malloc_r+0xd2>
 800babc:	6821      	ldr	r1, [r4, #0]
 800babe:	3503      	adds	r5, #3
 800bac0:	4638      	mov	r0, r7
 800bac2:	1a6d      	subs	r5, r5, r1
 800bac4:	f025 0503 	bic.w	r5, r5, #3
 800bac8:	3508      	adds	r5, #8
 800baca:	2d0c      	cmp	r5, #12
 800bacc:	bf38      	it	cc
 800bace:	250c      	movcc	r5, #12
 800bad0:	4629      	mov	r1, r5
 800bad2:	f7ff ffa5 	bl	800ba20 <sbrk_aligned>
 800bad6:	3001      	adds	r0, #1
 800bad8:	d02b      	beq.n	800bb32 <_malloc_r+0xd2>
 800bada:	6823      	ldr	r3, [r4, #0]
 800badc:	442b      	add	r3, r5
 800bade:	6023      	str	r3, [r4, #0]
 800bae0:	e00e      	b.n	800bb00 <_malloc_r+0xa0>
 800bae2:	6822      	ldr	r2, [r4, #0]
 800bae4:	1b52      	subs	r2, r2, r5
 800bae6:	d41e      	bmi.n	800bb26 <_malloc_r+0xc6>
 800bae8:	2a0b      	cmp	r2, #11
 800baea:	d916      	bls.n	800bb1a <_malloc_r+0xba>
 800baec:	1961      	adds	r1, r4, r5
 800baee:	42a3      	cmp	r3, r4
 800baf0:	6025      	str	r5, [r4, #0]
 800baf2:	bf18      	it	ne
 800baf4:	6059      	strne	r1, [r3, #4]
 800baf6:	6863      	ldr	r3, [r4, #4]
 800baf8:	bf08      	it	eq
 800bafa:	6031      	streq	r1, [r6, #0]
 800bafc:	5162      	str	r2, [r4, r5]
 800bafe:	604b      	str	r3, [r1, #4]
 800bb00:	f104 060b 	add.w	r6, r4, #11
 800bb04:	4638      	mov	r0, r7
 800bb06:	f000 fd91 	bl	800c62c <__malloc_unlock>
 800bb0a:	1d23      	adds	r3, r4, #4
 800bb0c:	f026 0607 	bic.w	r6, r6, #7
 800bb10:	1af2      	subs	r2, r6, r3
 800bb12:	d0b6      	beq.n	800ba82 <_malloc_r+0x22>
 800bb14:	1b9b      	subs	r3, r3, r6
 800bb16:	50a3      	str	r3, [r4, r2]
 800bb18:	e7b3      	b.n	800ba82 <_malloc_r+0x22>
 800bb1a:	6862      	ldr	r2, [r4, #4]
 800bb1c:	42a3      	cmp	r3, r4
 800bb1e:	bf0c      	ite	eq
 800bb20:	6032      	streq	r2, [r6, #0]
 800bb22:	605a      	strne	r2, [r3, #4]
 800bb24:	e7ec      	b.n	800bb00 <_malloc_r+0xa0>
 800bb26:	4623      	mov	r3, r4
 800bb28:	6864      	ldr	r4, [r4, #4]
 800bb2a:	e7b2      	b.n	800ba92 <_malloc_r+0x32>
 800bb2c:	4634      	mov	r4, r6
 800bb2e:	6876      	ldr	r6, [r6, #4]
 800bb30:	e7b9      	b.n	800baa6 <_malloc_r+0x46>
 800bb32:	230c      	movs	r3, #12
 800bb34:	4638      	mov	r0, r7
 800bb36:	603b      	str	r3, [r7, #0]
 800bb38:	f000 fd78 	bl	800c62c <__malloc_unlock>
 800bb3c:	e7a1      	b.n	800ba82 <_malloc_r+0x22>
 800bb3e:	6025      	str	r5, [r4, #0]
 800bb40:	e7de      	b.n	800bb00 <_malloc_r+0xa0>
 800bb42:	bf00      	nop
 800bb44:	200009d4 	.word	0x200009d4

0800bb48 <__sfputc_r>:
 800bb48:	6893      	ldr	r3, [r2, #8]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	6093      	str	r3, [r2, #8]
 800bb50:	b410      	push	{r4}
 800bb52:	da08      	bge.n	800bb66 <__sfputc_r+0x1e>
 800bb54:	6994      	ldr	r4, [r2, #24]
 800bb56:	42a3      	cmp	r3, r4
 800bb58:	db01      	blt.n	800bb5e <__sfputc_r+0x16>
 800bb5a:	290a      	cmp	r1, #10
 800bb5c:	d103      	bne.n	800bb66 <__sfputc_r+0x1e>
 800bb5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb62:	f000 bb35 	b.w	800c1d0 <__swbuf_r>
 800bb66:	6813      	ldr	r3, [r2, #0]
 800bb68:	1c58      	adds	r0, r3, #1
 800bb6a:	6010      	str	r0, [r2, #0]
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	7019      	strb	r1, [r3, #0]
 800bb70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <__sfputs_r>:
 800bb76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb78:	4606      	mov	r6, r0
 800bb7a:	460f      	mov	r7, r1
 800bb7c:	4614      	mov	r4, r2
 800bb7e:	18d5      	adds	r5, r2, r3
 800bb80:	42ac      	cmp	r4, r5
 800bb82:	d101      	bne.n	800bb88 <__sfputs_r+0x12>
 800bb84:	2000      	movs	r0, #0
 800bb86:	e007      	b.n	800bb98 <__sfputs_r+0x22>
 800bb88:	463a      	mov	r2, r7
 800bb8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb8e:	4630      	mov	r0, r6
 800bb90:	f7ff ffda 	bl	800bb48 <__sfputc_r>
 800bb94:	1c43      	adds	r3, r0, #1
 800bb96:	d1f3      	bne.n	800bb80 <__sfputs_r+0xa>
 800bb98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb9c <_vfiprintf_r>:
 800bb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba0:	460d      	mov	r5, r1
 800bba2:	b09d      	sub	sp, #116	; 0x74
 800bba4:	4614      	mov	r4, r2
 800bba6:	4698      	mov	r8, r3
 800bba8:	4606      	mov	r6, r0
 800bbaa:	b118      	cbz	r0, 800bbb4 <_vfiprintf_r+0x18>
 800bbac:	6983      	ldr	r3, [r0, #24]
 800bbae:	b90b      	cbnz	r3, 800bbb4 <_vfiprintf_r+0x18>
 800bbb0:	f7ff fe96 	bl	800b8e0 <__sinit>
 800bbb4:	4b89      	ldr	r3, [pc, #548]	; (800bddc <_vfiprintf_r+0x240>)
 800bbb6:	429d      	cmp	r5, r3
 800bbb8:	d11b      	bne.n	800bbf2 <_vfiprintf_r+0x56>
 800bbba:	6875      	ldr	r5, [r6, #4]
 800bbbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbbe:	07d9      	lsls	r1, r3, #31
 800bbc0:	d405      	bmi.n	800bbce <_vfiprintf_r+0x32>
 800bbc2:	89ab      	ldrh	r3, [r5, #12]
 800bbc4:	059a      	lsls	r2, r3, #22
 800bbc6:	d402      	bmi.n	800bbce <_vfiprintf_r+0x32>
 800bbc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbca:	f7ff ff27 	bl	800ba1c <__retarget_lock_acquire_recursive>
 800bbce:	89ab      	ldrh	r3, [r5, #12]
 800bbd0:	071b      	lsls	r3, r3, #28
 800bbd2:	d501      	bpl.n	800bbd8 <_vfiprintf_r+0x3c>
 800bbd4:	692b      	ldr	r3, [r5, #16]
 800bbd6:	b9eb      	cbnz	r3, 800bc14 <_vfiprintf_r+0x78>
 800bbd8:	4629      	mov	r1, r5
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f000 fb5c 	bl	800c298 <__swsetup_r>
 800bbe0:	b1c0      	cbz	r0, 800bc14 <_vfiprintf_r+0x78>
 800bbe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbe4:	07dc      	lsls	r4, r3, #31
 800bbe6:	d50e      	bpl.n	800bc06 <_vfiprintf_r+0x6a>
 800bbe8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbec:	b01d      	add	sp, #116	; 0x74
 800bbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbf2:	4b7b      	ldr	r3, [pc, #492]	; (800bde0 <_vfiprintf_r+0x244>)
 800bbf4:	429d      	cmp	r5, r3
 800bbf6:	d101      	bne.n	800bbfc <_vfiprintf_r+0x60>
 800bbf8:	68b5      	ldr	r5, [r6, #8]
 800bbfa:	e7df      	b.n	800bbbc <_vfiprintf_r+0x20>
 800bbfc:	4b79      	ldr	r3, [pc, #484]	; (800bde4 <_vfiprintf_r+0x248>)
 800bbfe:	429d      	cmp	r5, r3
 800bc00:	bf08      	it	eq
 800bc02:	68f5      	ldreq	r5, [r6, #12]
 800bc04:	e7da      	b.n	800bbbc <_vfiprintf_r+0x20>
 800bc06:	89ab      	ldrh	r3, [r5, #12]
 800bc08:	0598      	lsls	r0, r3, #22
 800bc0a:	d4ed      	bmi.n	800bbe8 <_vfiprintf_r+0x4c>
 800bc0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc0e:	f7ff ff06 	bl	800ba1e <__retarget_lock_release_recursive>
 800bc12:	e7e9      	b.n	800bbe8 <_vfiprintf_r+0x4c>
 800bc14:	2300      	movs	r3, #0
 800bc16:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc1a:	f04f 0901 	mov.w	r9, #1
 800bc1e:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 800bde8 <_vfiprintf_r+0x24c>
 800bc22:	9309      	str	r3, [sp, #36]	; 0x24
 800bc24:	2320      	movs	r3, #32
 800bc26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc2a:	2330      	movs	r3, #48	; 0x30
 800bc2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc30:	4623      	mov	r3, r4
 800bc32:	469a      	mov	sl, r3
 800bc34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc38:	b10a      	cbz	r2, 800bc3e <_vfiprintf_r+0xa2>
 800bc3a:	2a25      	cmp	r2, #37	; 0x25
 800bc3c:	d1f9      	bne.n	800bc32 <_vfiprintf_r+0x96>
 800bc3e:	ebba 0b04 	subs.w	fp, sl, r4
 800bc42:	d00b      	beq.n	800bc5c <_vfiprintf_r+0xc0>
 800bc44:	465b      	mov	r3, fp
 800bc46:	4622      	mov	r2, r4
 800bc48:	4629      	mov	r1, r5
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f7ff ff93 	bl	800bb76 <__sfputs_r>
 800bc50:	3001      	adds	r0, #1
 800bc52:	f000 80aa 	beq.w	800bdaa <_vfiprintf_r+0x20e>
 800bc56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc58:	445a      	add	r2, fp
 800bc5a:	9209      	str	r2, [sp, #36]	; 0x24
 800bc5c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f000 80a2 	beq.w	800bdaa <_vfiprintf_r+0x20e>
 800bc66:	2300      	movs	r3, #0
 800bc68:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6c:	f10a 0a01 	add.w	sl, sl, #1
 800bc70:	9304      	str	r3, [sp, #16]
 800bc72:	9307      	str	r3, [sp, #28]
 800bc74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc78:	931a      	str	r3, [sp, #104]	; 0x68
 800bc7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc7e:	4654      	mov	r4, sl
 800bc80:	2205      	movs	r2, #5
 800bc82:	4859      	ldr	r0, [pc, #356]	; (800bde8 <_vfiprintf_r+0x24c>)
 800bc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc88:	f000 fcbc 	bl	800c604 <memchr>
 800bc8c:	9a04      	ldr	r2, [sp, #16]
 800bc8e:	b9d8      	cbnz	r0, 800bcc8 <_vfiprintf_r+0x12c>
 800bc90:	06d1      	lsls	r1, r2, #27
 800bc92:	bf44      	itt	mi
 800bc94:	2320      	movmi	r3, #32
 800bc96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc9a:	0713      	lsls	r3, r2, #28
 800bc9c:	bf44      	itt	mi
 800bc9e:	232b      	movmi	r3, #43	; 0x2b
 800bca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bca4:	f89a 3000 	ldrb.w	r3, [sl]
 800bca8:	2b2a      	cmp	r3, #42	; 0x2a
 800bcaa:	d015      	beq.n	800bcd8 <_vfiprintf_r+0x13c>
 800bcac:	9a07      	ldr	r2, [sp, #28]
 800bcae:	4654      	mov	r4, sl
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	f04f 0c0a 	mov.w	ip, #10
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcbc:	3b30      	subs	r3, #48	; 0x30
 800bcbe:	2b09      	cmp	r3, #9
 800bcc0:	d94e      	bls.n	800bd60 <_vfiprintf_r+0x1c4>
 800bcc2:	b1b0      	cbz	r0, 800bcf2 <_vfiprintf_r+0x156>
 800bcc4:	9207      	str	r2, [sp, #28]
 800bcc6:	e014      	b.n	800bcf2 <_vfiprintf_r+0x156>
 800bcc8:	eba0 0308 	sub.w	r3, r0, r8
 800bccc:	46a2      	mov	sl, r4
 800bcce:	fa09 f303 	lsl.w	r3, r9, r3
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	9304      	str	r3, [sp, #16]
 800bcd6:	e7d2      	b.n	800bc7e <_vfiprintf_r+0xe2>
 800bcd8:	9b03      	ldr	r3, [sp, #12]
 800bcda:	1d19      	adds	r1, r3, #4
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	9103      	str	r1, [sp, #12]
 800bce2:	bfbb      	ittet	lt
 800bce4:	425b      	neglt	r3, r3
 800bce6:	f042 0202 	orrlt.w	r2, r2, #2
 800bcea:	9307      	strge	r3, [sp, #28]
 800bcec:	9307      	strlt	r3, [sp, #28]
 800bcee:	bfb8      	it	lt
 800bcf0:	9204      	strlt	r2, [sp, #16]
 800bcf2:	7823      	ldrb	r3, [r4, #0]
 800bcf4:	2b2e      	cmp	r3, #46	; 0x2e
 800bcf6:	d10c      	bne.n	800bd12 <_vfiprintf_r+0x176>
 800bcf8:	7863      	ldrb	r3, [r4, #1]
 800bcfa:	2b2a      	cmp	r3, #42	; 0x2a
 800bcfc:	d135      	bne.n	800bd6a <_vfiprintf_r+0x1ce>
 800bcfe:	9b03      	ldr	r3, [sp, #12]
 800bd00:	3402      	adds	r4, #2
 800bd02:	1d1a      	adds	r2, r3, #4
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	9203      	str	r2, [sp, #12]
 800bd0a:	bfb8      	it	lt
 800bd0c:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd10:	9305      	str	r3, [sp, #20]
 800bd12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bdf8 <_vfiprintf_r+0x25c>
 800bd16:	2203      	movs	r2, #3
 800bd18:	7821      	ldrb	r1, [r4, #0]
 800bd1a:	4650      	mov	r0, sl
 800bd1c:	f000 fc72 	bl	800c604 <memchr>
 800bd20:	b140      	cbz	r0, 800bd34 <_vfiprintf_r+0x198>
 800bd22:	2340      	movs	r3, #64	; 0x40
 800bd24:	eba0 000a 	sub.w	r0, r0, sl
 800bd28:	3401      	adds	r4, #1
 800bd2a:	fa03 f000 	lsl.w	r0, r3, r0
 800bd2e:	9b04      	ldr	r3, [sp, #16]
 800bd30:	4303      	orrs	r3, r0
 800bd32:	9304      	str	r3, [sp, #16]
 800bd34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd38:	2206      	movs	r2, #6
 800bd3a:	482c      	ldr	r0, [pc, #176]	; (800bdec <_vfiprintf_r+0x250>)
 800bd3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd40:	f000 fc60 	bl	800c604 <memchr>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d03f      	beq.n	800bdc8 <_vfiprintf_r+0x22c>
 800bd48:	4b29      	ldr	r3, [pc, #164]	; (800bdf0 <_vfiprintf_r+0x254>)
 800bd4a:	bb1b      	cbnz	r3, 800bd94 <_vfiprintf_r+0x1f8>
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	3307      	adds	r3, #7
 800bd50:	f023 0307 	bic.w	r3, r3, #7
 800bd54:	3308      	adds	r3, #8
 800bd56:	9303      	str	r3, [sp, #12]
 800bd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd5a:	443b      	add	r3, r7
 800bd5c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5e:	e767      	b.n	800bc30 <_vfiprintf_r+0x94>
 800bd60:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd64:	460c      	mov	r4, r1
 800bd66:	2001      	movs	r0, #1
 800bd68:	e7a5      	b.n	800bcb6 <_vfiprintf_r+0x11a>
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	3401      	adds	r4, #1
 800bd6e:	f04f 0c0a 	mov.w	ip, #10
 800bd72:	4619      	mov	r1, r3
 800bd74:	9305      	str	r3, [sp, #20]
 800bd76:	4620      	mov	r0, r4
 800bd78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd7c:	3a30      	subs	r2, #48	; 0x30
 800bd7e:	2a09      	cmp	r2, #9
 800bd80:	d903      	bls.n	800bd8a <_vfiprintf_r+0x1ee>
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d0c5      	beq.n	800bd12 <_vfiprintf_r+0x176>
 800bd86:	9105      	str	r1, [sp, #20]
 800bd88:	e7c3      	b.n	800bd12 <_vfiprintf_r+0x176>
 800bd8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd8e:	4604      	mov	r4, r0
 800bd90:	2301      	movs	r3, #1
 800bd92:	e7f0      	b.n	800bd76 <_vfiprintf_r+0x1da>
 800bd94:	ab03      	add	r3, sp, #12
 800bd96:	462a      	mov	r2, r5
 800bd98:	a904      	add	r1, sp, #16
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	9300      	str	r3, [sp, #0]
 800bd9e:	4b15      	ldr	r3, [pc, #84]	; (800bdf4 <_vfiprintf_r+0x258>)
 800bda0:	e000      	b.n	800bda4 <_vfiprintf_r+0x208>
 800bda2:	bf00      	nop
 800bda4:	4607      	mov	r7, r0
 800bda6:	1c78      	adds	r0, r7, #1
 800bda8:	d1d6      	bne.n	800bd58 <_vfiprintf_r+0x1bc>
 800bdaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdac:	07d9      	lsls	r1, r3, #31
 800bdae:	d405      	bmi.n	800bdbc <_vfiprintf_r+0x220>
 800bdb0:	89ab      	ldrh	r3, [r5, #12]
 800bdb2:	059a      	lsls	r2, r3, #22
 800bdb4:	d402      	bmi.n	800bdbc <_vfiprintf_r+0x220>
 800bdb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdb8:	f7ff fe31 	bl	800ba1e <__retarget_lock_release_recursive>
 800bdbc:	89ab      	ldrh	r3, [r5, #12]
 800bdbe:	065b      	lsls	r3, r3, #25
 800bdc0:	f53f af12 	bmi.w	800bbe8 <_vfiprintf_r+0x4c>
 800bdc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdc6:	e711      	b.n	800bbec <_vfiprintf_r+0x50>
 800bdc8:	ab03      	add	r3, sp, #12
 800bdca:	462a      	mov	r2, r5
 800bdcc:	a904      	add	r1, sp, #16
 800bdce:	4630      	mov	r0, r6
 800bdd0:	9300      	str	r3, [sp, #0]
 800bdd2:	4b08      	ldr	r3, [pc, #32]	; (800bdf4 <_vfiprintf_r+0x258>)
 800bdd4:	f000 f882 	bl	800bedc <_printf_i>
 800bdd8:	e7e4      	b.n	800bda4 <_vfiprintf_r+0x208>
 800bdda:	bf00      	nop
 800bddc:	0800d818 	.word	0x0800d818
 800bde0:	0800d838 	.word	0x0800d838
 800bde4:	0800d7f8 	.word	0x0800d7f8
 800bde8:	0800d858 	.word	0x0800d858
 800bdec:	0800d862 	.word	0x0800d862
 800bdf0:	00000000 	.word	0x00000000
 800bdf4:	0800bb77 	.word	0x0800bb77
 800bdf8:	0800d85e 	.word	0x0800d85e

0800bdfc <_printf_common>:
 800bdfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be00:	4616      	mov	r6, r2
 800be02:	4699      	mov	r9, r3
 800be04:	688a      	ldr	r2, [r1, #8]
 800be06:	4607      	mov	r7, r0
 800be08:	690b      	ldr	r3, [r1, #16]
 800be0a:	460c      	mov	r4, r1
 800be0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be10:	4293      	cmp	r3, r2
 800be12:	bfb8      	it	lt
 800be14:	4613      	movlt	r3, r2
 800be16:	6033      	str	r3, [r6, #0]
 800be18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be1c:	b10a      	cbz	r2, 800be22 <_printf_common+0x26>
 800be1e:	3301      	adds	r3, #1
 800be20:	6033      	str	r3, [r6, #0]
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	0699      	lsls	r1, r3, #26
 800be26:	bf42      	ittt	mi
 800be28:	6833      	ldrmi	r3, [r6, #0]
 800be2a:	3302      	addmi	r3, #2
 800be2c:	6033      	strmi	r3, [r6, #0]
 800be2e:	6825      	ldr	r5, [r4, #0]
 800be30:	f015 0506 	ands.w	r5, r5, #6
 800be34:	d106      	bne.n	800be44 <_printf_common+0x48>
 800be36:	f104 0a19 	add.w	sl, r4, #25
 800be3a:	68e3      	ldr	r3, [r4, #12]
 800be3c:	6832      	ldr	r2, [r6, #0]
 800be3e:	1a9b      	subs	r3, r3, r2
 800be40:	42ab      	cmp	r3, r5
 800be42:	dc29      	bgt.n	800be98 <_printf_common+0x9c>
 800be44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be48:	1e13      	subs	r3, r2, #0
 800be4a:	6822      	ldr	r2, [r4, #0]
 800be4c:	bf18      	it	ne
 800be4e:	2301      	movne	r3, #1
 800be50:	0692      	lsls	r2, r2, #26
 800be52:	d42e      	bmi.n	800beb2 <_printf_common+0xb6>
 800be54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be58:	4649      	mov	r1, r9
 800be5a:	4638      	mov	r0, r7
 800be5c:	47c0      	blx	r8
 800be5e:	3001      	adds	r0, #1
 800be60:	d021      	beq.n	800bea6 <_printf_common+0xaa>
 800be62:	6823      	ldr	r3, [r4, #0]
 800be64:	341a      	adds	r4, #26
 800be66:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 800be6a:	f003 0306 	and.w	r3, r3, #6
 800be6e:	6832      	ldr	r2, [r6, #0]
 800be70:	2600      	movs	r6, #0
 800be72:	2b04      	cmp	r3, #4
 800be74:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800be78:	bf08      	it	eq
 800be7a:	1aad      	subeq	r5, r5, r2
 800be7c:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800be80:	bf14      	ite	ne
 800be82:	2500      	movne	r5, #0
 800be84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be88:	4293      	cmp	r3, r2
 800be8a:	bfc4      	itt	gt
 800be8c:	1a9b      	subgt	r3, r3, r2
 800be8e:	18ed      	addgt	r5, r5, r3
 800be90:	42b5      	cmp	r5, r6
 800be92:	d11a      	bne.n	800beca <_printf_common+0xce>
 800be94:	2000      	movs	r0, #0
 800be96:	e008      	b.n	800beaa <_printf_common+0xae>
 800be98:	2301      	movs	r3, #1
 800be9a:	4652      	mov	r2, sl
 800be9c:	4649      	mov	r1, r9
 800be9e:	4638      	mov	r0, r7
 800bea0:	47c0      	blx	r8
 800bea2:	3001      	adds	r0, #1
 800bea4:	d103      	bne.n	800beae <_printf_common+0xb2>
 800bea6:	f04f 30ff 	mov.w	r0, #4294967295
 800beaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beae:	3501      	adds	r5, #1
 800beb0:	e7c3      	b.n	800be3a <_printf_common+0x3e>
 800beb2:	18e1      	adds	r1, r4, r3
 800beb4:	1c5a      	adds	r2, r3, #1
 800beb6:	2030      	movs	r0, #48	; 0x30
 800beb8:	3302      	adds	r3, #2
 800beba:	4422      	add	r2, r4
 800bebc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bec0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bec4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bec8:	e7c4      	b.n	800be54 <_printf_common+0x58>
 800beca:	2301      	movs	r3, #1
 800becc:	4622      	mov	r2, r4
 800bece:	4649      	mov	r1, r9
 800bed0:	4638      	mov	r0, r7
 800bed2:	47c0      	blx	r8
 800bed4:	3001      	adds	r0, #1
 800bed6:	d0e6      	beq.n	800bea6 <_printf_common+0xaa>
 800bed8:	3601      	adds	r6, #1
 800beda:	e7d9      	b.n	800be90 <_printf_common+0x94>

0800bedc <_printf_i>:
 800bedc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bee0:	7e0f      	ldrb	r7, [r1, #24]
 800bee2:	4691      	mov	r9, r2
 800bee4:	4680      	mov	r8, r0
 800bee6:	460c      	mov	r4, r1
 800bee8:	2f78      	cmp	r7, #120	; 0x78
 800beea:	469a      	mov	sl, r3
 800beec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800beee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bef2:	d807      	bhi.n	800bf04 <_printf_i+0x28>
 800bef4:	2f62      	cmp	r7, #98	; 0x62
 800bef6:	d80a      	bhi.n	800bf0e <_printf_i+0x32>
 800bef8:	2f00      	cmp	r7, #0
 800befa:	f000 80d8 	beq.w	800c0ae <_printf_i+0x1d2>
 800befe:	2f58      	cmp	r7, #88	; 0x58
 800bf00:	f000 80a3 	beq.w	800c04a <_printf_i+0x16e>
 800bf04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf0c:	e03a      	b.n	800bf84 <_printf_i+0xa8>
 800bf0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf12:	2b15      	cmp	r3, #21
 800bf14:	d8f6      	bhi.n	800bf04 <_printf_i+0x28>
 800bf16:	a101      	add	r1, pc, #4	; (adr r1, 800bf1c <_printf_i+0x40>)
 800bf18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf1c:	0800bf75 	.word	0x0800bf75
 800bf20:	0800bf89 	.word	0x0800bf89
 800bf24:	0800bf05 	.word	0x0800bf05
 800bf28:	0800bf05 	.word	0x0800bf05
 800bf2c:	0800bf05 	.word	0x0800bf05
 800bf30:	0800bf05 	.word	0x0800bf05
 800bf34:	0800bf89 	.word	0x0800bf89
 800bf38:	0800bf05 	.word	0x0800bf05
 800bf3c:	0800bf05 	.word	0x0800bf05
 800bf40:	0800bf05 	.word	0x0800bf05
 800bf44:	0800bf05 	.word	0x0800bf05
 800bf48:	0800c095 	.word	0x0800c095
 800bf4c:	0800bfb9 	.word	0x0800bfb9
 800bf50:	0800c077 	.word	0x0800c077
 800bf54:	0800bf05 	.word	0x0800bf05
 800bf58:	0800bf05 	.word	0x0800bf05
 800bf5c:	0800c0b7 	.word	0x0800c0b7
 800bf60:	0800bf05 	.word	0x0800bf05
 800bf64:	0800bfb9 	.word	0x0800bfb9
 800bf68:	0800bf05 	.word	0x0800bf05
 800bf6c:	0800bf05 	.word	0x0800bf05
 800bf70:	0800c07f 	.word	0x0800c07f
 800bf74:	682b      	ldr	r3, [r5, #0]
 800bf76:	1d1a      	adds	r2, r3, #4
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	602a      	str	r2, [r5, #0]
 800bf7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf84:	2301      	movs	r3, #1
 800bf86:	e0a3      	b.n	800c0d0 <_printf_i+0x1f4>
 800bf88:	6820      	ldr	r0, [r4, #0]
 800bf8a:	6829      	ldr	r1, [r5, #0]
 800bf8c:	0606      	lsls	r6, r0, #24
 800bf8e:	f101 0304 	add.w	r3, r1, #4
 800bf92:	d50a      	bpl.n	800bfaa <_printf_i+0xce>
 800bf94:	680e      	ldr	r6, [r1, #0]
 800bf96:	602b      	str	r3, [r5, #0]
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	da03      	bge.n	800bfa4 <_printf_i+0xc8>
 800bf9c:	232d      	movs	r3, #45	; 0x2d
 800bf9e:	4276      	negs	r6, r6
 800bfa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfa4:	485e      	ldr	r0, [pc, #376]	; (800c120 <_printf_i+0x244>)
 800bfa6:	230a      	movs	r3, #10
 800bfa8:	e019      	b.n	800bfde <_printf_i+0x102>
 800bfaa:	680e      	ldr	r6, [r1, #0]
 800bfac:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bfb0:	602b      	str	r3, [r5, #0]
 800bfb2:	bf18      	it	ne
 800bfb4:	b236      	sxthne	r6, r6
 800bfb6:	e7ef      	b.n	800bf98 <_printf_i+0xbc>
 800bfb8:	682b      	ldr	r3, [r5, #0]
 800bfba:	6820      	ldr	r0, [r4, #0]
 800bfbc:	1d19      	adds	r1, r3, #4
 800bfbe:	6029      	str	r1, [r5, #0]
 800bfc0:	0601      	lsls	r1, r0, #24
 800bfc2:	d501      	bpl.n	800bfc8 <_printf_i+0xec>
 800bfc4:	681e      	ldr	r6, [r3, #0]
 800bfc6:	e002      	b.n	800bfce <_printf_i+0xf2>
 800bfc8:	0646      	lsls	r6, r0, #25
 800bfca:	d5fb      	bpl.n	800bfc4 <_printf_i+0xe8>
 800bfcc:	881e      	ldrh	r6, [r3, #0]
 800bfce:	2f6f      	cmp	r7, #111	; 0x6f
 800bfd0:	4853      	ldr	r0, [pc, #332]	; (800c120 <_printf_i+0x244>)
 800bfd2:	bf0c      	ite	eq
 800bfd4:	2308      	moveq	r3, #8
 800bfd6:	230a      	movne	r3, #10
 800bfd8:	2100      	movs	r1, #0
 800bfda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bfde:	6865      	ldr	r5, [r4, #4]
 800bfe0:	2d00      	cmp	r5, #0
 800bfe2:	60a5      	str	r5, [r4, #8]
 800bfe4:	bfa2      	ittt	ge
 800bfe6:	6821      	ldrge	r1, [r4, #0]
 800bfe8:	f021 0104 	bicge.w	r1, r1, #4
 800bfec:	6021      	strge	r1, [r4, #0]
 800bfee:	b90e      	cbnz	r6, 800bff4 <_printf_i+0x118>
 800bff0:	2d00      	cmp	r5, #0
 800bff2:	d04d      	beq.n	800c090 <_printf_i+0x1b4>
 800bff4:	4615      	mov	r5, r2
 800bff6:	fbb6 f1f3 	udiv	r1, r6, r3
 800bffa:	fb03 6711 	mls	r7, r3, r1, r6
 800bffe:	5dc7      	ldrb	r7, [r0, r7]
 800c000:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c004:	4637      	mov	r7, r6
 800c006:	460e      	mov	r6, r1
 800c008:	42bb      	cmp	r3, r7
 800c00a:	d9f4      	bls.n	800bff6 <_printf_i+0x11a>
 800c00c:	2b08      	cmp	r3, #8
 800c00e:	d10b      	bne.n	800c028 <_printf_i+0x14c>
 800c010:	6823      	ldr	r3, [r4, #0]
 800c012:	07de      	lsls	r6, r3, #31
 800c014:	d508      	bpl.n	800c028 <_printf_i+0x14c>
 800c016:	6923      	ldr	r3, [r4, #16]
 800c018:	6861      	ldr	r1, [r4, #4]
 800c01a:	4299      	cmp	r1, r3
 800c01c:	bfde      	ittt	le
 800c01e:	2330      	movle	r3, #48	; 0x30
 800c020:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c024:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c028:	1b52      	subs	r2, r2, r5
 800c02a:	6122      	str	r2, [r4, #16]
 800c02c:	464b      	mov	r3, r9
 800c02e:	aa03      	add	r2, sp, #12
 800c030:	4621      	mov	r1, r4
 800c032:	4640      	mov	r0, r8
 800c034:	f8cd a000 	str.w	sl, [sp]
 800c038:	f7ff fee0 	bl	800bdfc <_printf_common>
 800c03c:	3001      	adds	r0, #1
 800c03e:	d14c      	bne.n	800c0da <_printf_i+0x1fe>
 800c040:	f04f 30ff 	mov.w	r0, #4294967295
 800c044:	b004      	add	sp, #16
 800c046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c04a:	4835      	ldr	r0, [pc, #212]	; (800c120 <_printf_i+0x244>)
 800c04c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c050:	6829      	ldr	r1, [r5, #0]
 800c052:	6823      	ldr	r3, [r4, #0]
 800c054:	f851 6b04 	ldr.w	r6, [r1], #4
 800c058:	6029      	str	r1, [r5, #0]
 800c05a:	061d      	lsls	r5, r3, #24
 800c05c:	d514      	bpl.n	800c088 <_printf_i+0x1ac>
 800c05e:	07df      	lsls	r7, r3, #31
 800c060:	bf44      	itt	mi
 800c062:	f043 0320 	orrmi.w	r3, r3, #32
 800c066:	6023      	strmi	r3, [r4, #0]
 800c068:	b91e      	cbnz	r6, 800c072 <_printf_i+0x196>
 800c06a:	6823      	ldr	r3, [r4, #0]
 800c06c:	f023 0320 	bic.w	r3, r3, #32
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	2310      	movs	r3, #16
 800c074:	e7b0      	b.n	800bfd8 <_printf_i+0xfc>
 800c076:	6823      	ldr	r3, [r4, #0]
 800c078:	f043 0320 	orr.w	r3, r3, #32
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	2378      	movs	r3, #120	; 0x78
 800c080:	4828      	ldr	r0, [pc, #160]	; (800c124 <_printf_i+0x248>)
 800c082:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c086:	e7e3      	b.n	800c050 <_printf_i+0x174>
 800c088:	0659      	lsls	r1, r3, #25
 800c08a:	bf48      	it	mi
 800c08c:	b2b6      	uxthmi	r6, r6
 800c08e:	e7e6      	b.n	800c05e <_printf_i+0x182>
 800c090:	4615      	mov	r5, r2
 800c092:	e7bb      	b.n	800c00c <_printf_i+0x130>
 800c094:	682b      	ldr	r3, [r5, #0]
 800c096:	6826      	ldr	r6, [r4, #0]
 800c098:	1d18      	adds	r0, r3, #4
 800c09a:	6961      	ldr	r1, [r4, #20]
 800c09c:	6028      	str	r0, [r5, #0]
 800c09e:	0635      	lsls	r5, r6, #24
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	d501      	bpl.n	800c0a8 <_printf_i+0x1cc>
 800c0a4:	6019      	str	r1, [r3, #0]
 800c0a6:	e002      	b.n	800c0ae <_printf_i+0x1d2>
 800c0a8:	0670      	lsls	r0, r6, #25
 800c0aa:	d5fb      	bpl.n	800c0a4 <_printf_i+0x1c8>
 800c0ac:	8019      	strh	r1, [r3, #0]
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	4615      	mov	r5, r2
 800c0b2:	6123      	str	r3, [r4, #16]
 800c0b4:	e7ba      	b.n	800c02c <_printf_i+0x150>
 800c0b6:	682b      	ldr	r3, [r5, #0]
 800c0b8:	2100      	movs	r1, #0
 800c0ba:	1d1a      	adds	r2, r3, #4
 800c0bc:	602a      	str	r2, [r5, #0]
 800c0be:	681d      	ldr	r5, [r3, #0]
 800c0c0:	6862      	ldr	r2, [r4, #4]
 800c0c2:	4628      	mov	r0, r5
 800c0c4:	f000 fa9e 	bl	800c604 <memchr>
 800c0c8:	b108      	cbz	r0, 800c0ce <_printf_i+0x1f2>
 800c0ca:	1b40      	subs	r0, r0, r5
 800c0cc:	6060      	str	r0, [r4, #4]
 800c0ce:	6863      	ldr	r3, [r4, #4]
 800c0d0:	6123      	str	r3, [r4, #16]
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0d8:	e7a8      	b.n	800c02c <_printf_i+0x150>
 800c0da:	6923      	ldr	r3, [r4, #16]
 800c0dc:	462a      	mov	r2, r5
 800c0de:	4649      	mov	r1, r9
 800c0e0:	4640      	mov	r0, r8
 800c0e2:	47d0      	blx	sl
 800c0e4:	3001      	adds	r0, #1
 800c0e6:	d0ab      	beq.n	800c040 <_printf_i+0x164>
 800c0e8:	6823      	ldr	r3, [r4, #0]
 800c0ea:	079b      	lsls	r3, r3, #30
 800c0ec:	d413      	bmi.n	800c116 <_printf_i+0x23a>
 800c0ee:	68e0      	ldr	r0, [r4, #12]
 800c0f0:	9b03      	ldr	r3, [sp, #12]
 800c0f2:	4298      	cmp	r0, r3
 800c0f4:	bfb8      	it	lt
 800c0f6:	4618      	movlt	r0, r3
 800c0f8:	e7a4      	b.n	800c044 <_printf_i+0x168>
 800c0fa:	2301      	movs	r3, #1
 800c0fc:	4632      	mov	r2, r6
 800c0fe:	4649      	mov	r1, r9
 800c100:	4640      	mov	r0, r8
 800c102:	47d0      	blx	sl
 800c104:	3001      	adds	r0, #1
 800c106:	d09b      	beq.n	800c040 <_printf_i+0x164>
 800c108:	3501      	adds	r5, #1
 800c10a:	68e3      	ldr	r3, [r4, #12]
 800c10c:	9903      	ldr	r1, [sp, #12]
 800c10e:	1a5b      	subs	r3, r3, r1
 800c110:	42ab      	cmp	r3, r5
 800c112:	dcf2      	bgt.n	800c0fa <_printf_i+0x21e>
 800c114:	e7eb      	b.n	800c0ee <_printf_i+0x212>
 800c116:	2500      	movs	r5, #0
 800c118:	f104 0619 	add.w	r6, r4, #25
 800c11c:	e7f5      	b.n	800c10a <_printf_i+0x22e>
 800c11e:	bf00      	nop
 800c120:	0800d869 	.word	0x0800d869
 800c124:	0800d87a 	.word	0x0800d87a

0800c128 <_sbrk_r>:
 800c128:	b538      	push	{r3, r4, r5, lr}
 800c12a:	2300      	movs	r3, #0
 800c12c:	4d05      	ldr	r5, [pc, #20]	; (800c144 <_sbrk_r+0x1c>)
 800c12e:	4604      	mov	r4, r0
 800c130:	4608      	mov	r0, r1
 800c132:	602b      	str	r3, [r5, #0]
 800c134:	f7f6 fcf4 	bl	8002b20 <_sbrk>
 800c138:	1c43      	adds	r3, r0, #1
 800c13a:	d102      	bne.n	800c142 <_sbrk_r+0x1a>
 800c13c:	682b      	ldr	r3, [r5, #0]
 800c13e:	b103      	cbz	r3, 800c142 <_sbrk_r+0x1a>
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	bd38      	pop	{r3, r4, r5, pc}
 800c144:	200009dc 	.word	0x200009dc

0800c148 <__sread>:
 800c148:	b510      	push	{r4, lr}
 800c14a:	460c      	mov	r4, r1
 800c14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c150:	f000 fabe 	bl	800c6d0 <_read_r>
 800c154:	2800      	cmp	r0, #0
 800c156:	bfab      	itete	ge
 800c158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c15a:	89a3      	ldrhlt	r3, [r4, #12]
 800c15c:	181b      	addge	r3, r3, r0
 800c15e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c162:	bfac      	ite	ge
 800c164:	6563      	strge	r3, [r4, #84]	; 0x54
 800c166:	81a3      	strhlt	r3, [r4, #12]
 800c168:	bd10      	pop	{r4, pc}

0800c16a <__swrite>:
 800c16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c16e:	461f      	mov	r7, r3
 800c170:	898b      	ldrh	r3, [r1, #12]
 800c172:	4605      	mov	r5, r0
 800c174:	460c      	mov	r4, r1
 800c176:	05db      	lsls	r3, r3, #23
 800c178:	4616      	mov	r6, r2
 800c17a:	d505      	bpl.n	800c188 <__swrite+0x1e>
 800c17c:	2302      	movs	r3, #2
 800c17e:	2200      	movs	r2, #0
 800c180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c184:	f000 f9c6 	bl	800c514 <_lseek_r>
 800c188:	89a3      	ldrh	r3, [r4, #12]
 800c18a:	4632      	mov	r2, r6
 800c18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c190:	4628      	mov	r0, r5
 800c192:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c196:	81a3      	strh	r3, [r4, #12]
 800c198:	463b      	mov	r3, r7
 800c19a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c19e:	f000 b869 	b.w	800c274 <_write_r>

0800c1a2 <__sseek>:
 800c1a2:	b510      	push	{r4, lr}
 800c1a4:	460c      	mov	r4, r1
 800c1a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1aa:	f000 f9b3 	bl	800c514 <_lseek_r>
 800c1ae:	1c43      	adds	r3, r0, #1
 800c1b0:	89a3      	ldrh	r3, [r4, #12]
 800c1b2:	bf15      	itete	ne
 800c1b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c1ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1be:	81a3      	strheq	r3, [r4, #12]
 800c1c0:	bf18      	it	ne
 800c1c2:	81a3      	strhne	r3, [r4, #12]
 800c1c4:	bd10      	pop	{r4, pc}

0800c1c6 <__sclose>:
 800c1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1ca:	f000 b8d3 	b.w	800c374 <_close_r>
	...

0800c1d0 <__swbuf_r>:
 800c1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1d2:	460e      	mov	r6, r1
 800c1d4:	4614      	mov	r4, r2
 800c1d6:	4605      	mov	r5, r0
 800c1d8:	b118      	cbz	r0, 800c1e2 <__swbuf_r+0x12>
 800c1da:	6983      	ldr	r3, [r0, #24]
 800c1dc:	b90b      	cbnz	r3, 800c1e2 <__swbuf_r+0x12>
 800c1de:	f7ff fb7f 	bl	800b8e0 <__sinit>
 800c1e2:	4b21      	ldr	r3, [pc, #132]	; (800c268 <__swbuf_r+0x98>)
 800c1e4:	429c      	cmp	r4, r3
 800c1e6:	d12b      	bne.n	800c240 <__swbuf_r+0x70>
 800c1e8:	686c      	ldr	r4, [r5, #4]
 800c1ea:	69a3      	ldr	r3, [r4, #24]
 800c1ec:	60a3      	str	r3, [r4, #8]
 800c1ee:	89a3      	ldrh	r3, [r4, #12]
 800c1f0:	071a      	lsls	r2, r3, #28
 800c1f2:	d52f      	bpl.n	800c254 <__swbuf_r+0x84>
 800c1f4:	6923      	ldr	r3, [r4, #16]
 800c1f6:	b36b      	cbz	r3, 800c254 <__swbuf_r+0x84>
 800c1f8:	6923      	ldr	r3, [r4, #16]
 800c1fa:	b2f6      	uxtb	r6, r6
 800c1fc:	6820      	ldr	r0, [r4, #0]
 800c1fe:	4637      	mov	r7, r6
 800c200:	1ac0      	subs	r0, r0, r3
 800c202:	6963      	ldr	r3, [r4, #20]
 800c204:	4283      	cmp	r3, r0
 800c206:	dc04      	bgt.n	800c212 <__swbuf_r+0x42>
 800c208:	4621      	mov	r1, r4
 800c20a:	4628      	mov	r0, r5
 800c20c:	f000 f946 	bl	800c49c <_fflush_r>
 800c210:	bb30      	cbnz	r0, 800c260 <__swbuf_r+0x90>
 800c212:	68a3      	ldr	r3, [r4, #8]
 800c214:	3001      	adds	r0, #1
 800c216:	3b01      	subs	r3, #1
 800c218:	60a3      	str	r3, [r4, #8]
 800c21a:	6823      	ldr	r3, [r4, #0]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	6022      	str	r2, [r4, #0]
 800c220:	701e      	strb	r6, [r3, #0]
 800c222:	6963      	ldr	r3, [r4, #20]
 800c224:	4283      	cmp	r3, r0
 800c226:	d004      	beq.n	800c232 <__swbuf_r+0x62>
 800c228:	89a3      	ldrh	r3, [r4, #12]
 800c22a:	07db      	lsls	r3, r3, #31
 800c22c:	d506      	bpl.n	800c23c <__swbuf_r+0x6c>
 800c22e:	2e0a      	cmp	r6, #10
 800c230:	d104      	bne.n	800c23c <__swbuf_r+0x6c>
 800c232:	4621      	mov	r1, r4
 800c234:	4628      	mov	r0, r5
 800c236:	f000 f931 	bl	800c49c <_fflush_r>
 800c23a:	b988      	cbnz	r0, 800c260 <__swbuf_r+0x90>
 800c23c:	4638      	mov	r0, r7
 800c23e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c240:	4b0a      	ldr	r3, [pc, #40]	; (800c26c <__swbuf_r+0x9c>)
 800c242:	429c      	cmp	r4, r3
 800c244:	d101      	bne.n	800c24a <__swbuf_r+0x7a>
 800c246:	68ac      	ldr	r4, [r5, #8]
 800c248:	e7cf      	b.n	800c1ea <__swbuf_r+0x1a>
 800c24a:	4b09      	ldr	r3, [pc, #36]	; (800c270 <__swbuf_r+0xa0>)
 800c24c:	429c      	cmp	r4, r3
 800c24e:	bf08      	it	eq
 800c250:	68ec      	ldreq	r4, [r5, #12]
 800c252:	e7ca      	b.n	800c1ea <__swbuf_r+0x1a>
 800c254:	4621      	mov	r1, r4
 800c256:	4628      	mov	r0, r5
 800c258:	f000 f81e 	bl	800c298 <__swsetup_r>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d0cb      	beq.n	800c1f8 <__swbuf_r+0x28>
 800c260:	f04f 37ff 	mov.w	r7, #4294967295
 800c264:	e7ea      	b.n	800c23c <__swbuf_r+0x6c>
 800c266:	bf00      	nop
 800c268:	0800d818 	.word	0x0800d818
 800c26c:	0800d838 	.word	0x0800d838
 800c270:	0800d7f8 	.word	0x0800d7f8

0800c274 <_write_r>:
 800c274:	b538      	push	{r3, r4, r5, lr}
 800c276:	4604      	mov	r4, r0
 800c278:	4d06      	ldr	r5, [pc, #24]	; (800c294 <_write_r+0x20>)
 800c27a:	4608      	mov	r0, r1
 800c27c:	4611      	mov	r1, r2
 800c27e:	2200      	movs	r2, #0
 800c280:	602a      	str	r2, [r5, #0]
 800c282:	461a      	mov	r2, r3
 800c284:	f7f6 fbfb 	bl	8002a7e <_write>
 800c288:	1c43      	adds	r3, r0, #1
 800c28a:	d102      	bne.n	800c292 <_write_r+0x1e>
 800c28c:	682b      	ldr	r3, [r5, #0]
 800c28e:	b103      	cbz	r3, 800c292 <_write_r+0x1e>
 800c290:	6023      	str	r3, [r4, #0]
 800c292:	bd38      	pop	{r3, r4, r5, pc}
 800c294:	200009dc 	.word	0x200009dc

0800c298 <__swsetup_r>:
 800c298:	4b32      	ldr	r3, [pc, #200]	; (800c364 <__swsetup_r+0xcc>)
 800c29a:	b570      	push	{r4, r5, r6, lr}
 800c29c:	681d      	ldr	r5, [r3, #0]
 800c29e:	4606      	mov	r6, r0
 800c2a0:	460c      	mov	r4, r1
 800c2a2:	b125      	cbz	r5, 800c2ae <__swsetup_r+0x16>
 800c2a4:	69ab      	ldr	r3, [r5, #24]
 800c2a6:	b913      	cbnz	r3, 800c2ae <__swsetup_r+0x16>
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	f7ff fb19 	bl	800b8e0 <__sinit>
 800c2ae:	4b2e      	ldr	r3, [pc, #184]	; (800c368 <__swsetup_r+0xd0>)
 800c2b0:	429c      	cmp	r4, r3
 800c2b2:	d10f      	bne.n	800c2d4 <__swsetup_r+0x3c>
 800c2b4:	686c      	ldr	r4, [r5, #4]
 800c2b6:	89a3      	ldrh	r3, [r4, #12]
 800c2b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2bc:	0719      	lsls	r1, r3, #28
 800c2be:	d42c      	bmi.n	800c31a <__swsetup_r+0x82>
 800c2c0:	06dd      	lsls	r5, r3, #27
 800c2c2:	d411      	bmi.n	800c2e8 <__swsetup_r+0x50>
 800c2c4:	2309      	movs	r3, #9
 800c2c6:	6033      	str	r3, [r6, #0]
 800c2c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d0:	81a3      	strh	r3, [r4, #12]
 800c2d2:	e03e      	b.n	800c352 <__swsetup_r+0xba>
 800c2d4:	4b25      	ldr	r3, [pc, #148]	; (800c36c <__swsetup_r+0xd4>)
 800c2d6:	429c      	cmp	r4, r3
 800c2d8:	d101      	bne.n	800c2de <__swsetup_r+0x46>
 800c2da:	68ac      	ldr	r4, [r5, #8]
 800c2dc:	e7eb      	b.n	800c2b6 <__swsetup_r+0x1e>
 800c2de:	4b24      	ldr	r3, [pc, #144]	; (800c370 <__swsetup_r+0xd8>)
 800c2e0:	429c      	cmp	r4, r3
 800c2e2:	bf08      	it	eq
 800c2e4:	68ec      	ldreq	r4, [r5, #12]
 800c2e6:	e7e6      	b.n	800c2b6 <__swsetup_r+0x1e>
 800c2e8:	0758      	lsls	r0, r3, #29
 800c2ea:	d512      	bpl.n	800c312 <__swsetup_r+0x7a>
 800c2ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2ee:	b141      	cbz	r1, 800c302 <__swsetup_r+0x6a>
 800c2f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c2f4:	4299      	cmp	r1, r3
 800c2f6:	d002      	beq.n	800c2fe <__swsetup_r+0x66>
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	f000 f99d 	bl	800c638 <_free_r>
 800c2fe:	2300      	movs	r3, #0
 800c300:	6363      	str	r3, [r4, #52]	; 0x34
 800c302:	89a3      	ldrh	r3, [r4, #12]
 800c304:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c308:	81a3      	strh	r3, [r4, #12]
 800c30a:	2300      	movs	r3, #0
 800c30c:	6063      	str	r3, [r4, #4]
 800c30e:	6923      	ldr	r3, [r4, #16]
 800c310:	6023      	str	r3, [r4, #0]
 800c312:	89a3      	ldrh	r3, [r4, #12]
 800c314:	f043 0308 	orr.w	r3, r3, #8
 800c318:	81a3      	strh	r3, [r4, #12]
 800c31a:	6923      	ldr	r3, [r4, #16]
 800c31c:	b94b      	cbnz	r3, 800c332 <__swsetup_r+0x9a>
 800c31e:	89a3      	ldrh	r3, [r4, #12]
 800c320:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c324:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c328:	d003      	beq.n	800c332 <__swsetup_r+0x9a>
 800c32a:	4621      	mov	r1, r4
 800c32c:	4630      	mov	r0, r6
 800c32e:	f000 f929 	bl	800c584 <__smakebuf_r>
 800c332:	89a0      	ldrh	r0, [r4, #12]
 800c334:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c338:	f010 0301 	ands.w	r3, r0, #1
 800c33c:	d00a      	beq.n	800c354 <__swsetup_r+0xbc>
 800c33e:	2300      	movs	r3, #0
 800c340:	60a3      	str	r3, [r4, #8]
 800c342:	6963      	ldr	r3, [r4, #20]
 800c344:	425b      	negs	r3, r3
 800c346:	61a3      	str	r3, [r4, #24]
 800c348:	6923      	ldr	r3, [r4, #16]
 800c34a:	b943      	cbnz	r3, 800c35e <__swsetup_r+0xc6>
 800c34c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c350:	d1ba      	bne.n	800c2c8 <__swsetup_r+0x30>
 800c352:	bd70      	pop	{r4, r5, r6, pc}
 800c354:	0781      	lsls	r1, r0, #30
 800c356:	bf58      	it	pl
 800c358:	6963      	ldrpl	r3, [r4, #20]
 800c35a:	60a3      	str	r3, [r4, #8]
 800c35c:	e7f4      	b.n	800c348 <__swsetup_r+0xb0>
 800c35e:	2000      	movs	r0, #0
 800c360:	e7f7      	b.n	800c352 <__swsetup_r+0xba>
 800c362:	bf00      	nop
 800c364:	2000000c 	.word	0x2000000c
 800c368:	0800d818 	.word	0x0800d818
 800c36c:	0800d838 	.word	0x0800d838
 800c370:	0800d7f8 	.word	0x0800d7f8

0800c374 <_close_r>:
 800c374:	b538      	push	{r3, r4, r5, lr}
 800c376:	2300      	movs	r3, #0
 800c378:	4d05      	ldr	r5, [pc, #20]	; (800c390 <_close_r+0x1c>)
 800c37a:	4604      	mov	r4, r0
 800c37c:	4608      	mov	r0, r1
 800c37e:	602b      	str	r3, [r5, #0]
 800c380:	f7f6 fb99 	bl	8002ab6 <_close>
 800c384:	1c43      	adds	r3, r0, #1
 800c386:	d102      	bne.n	800c38e <_close_r+0x1a>
 800c388:	682b      	ldr	r3, [r5, #0]
 800c38a:	b103      	cbz	r3, 800c38e <_close_r+0x1a>
 800c38c:	6023      	str	r3, [r4, #0]
 800c38e:	bd38      	pop	{r3, r4, r5, pc}
 800c390:	200009dc 	.word	0x200009dc

0800c394 <__sflush_r>:
 800c394:	898a      	ldrh	r2, [r1, #12]
 800c396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c39a:	4605      	mov	r5, r0
 800c39c:	0710      	lsls	r0, r2, #28
 800c39e:	460c      	mov	r4, r1
 800c3a0:	d458      	bmi.n	800c454 <__sflush_r+0xc0>
 800c3a2:	684b      	ldr	r3, [r1, #4]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	dc05      	bgt.n	800c3b4 <__sflush_r+0x20>
 800c3a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	dc02      	bgt.n	800c3b4 <__sflush_r+0x20>
 800c3ae:	2000      	movs	r0, #0
 800c3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3b6:	2e00      	cmp	r6, #0
 800c3b8:	d0f9      	beq.n	800c3ae <__sflush_r+0x1a>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c3c0:	682f      	ldr	r7, [r5, #0]
 800c3c2:	602b      	str	r3, [r5, #0]
 800c3c4:	d032      	beq.n	800c42c <__sflush_r+0x98>
 800c3c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c3c8:	89a3      	ldrh	r3, [r4, #12]
 800c3ca:	075a      	lsls	r2, r3, #29
 800c3cc:	d505      	bpl.n	800c3da <__sflush_r+0x46>
 800c3ce:	6863      	ldr	r3, [r4, #4]
 800c3d0:	1ac0      	subs	r0, r0, r3
 800c3d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3d4:	b10b      	cbz	r3, 800c3da <__sflush_r+0x46>
 800c3d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3d8:	1ac0      	subs	r0, r0, r3
 800c3da:	2300      	movs	r3, #0
 800c3dc:	4602      	mov	r2, r0
 800c3de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3e0:	4628      	mov	r0, r5
 800c3e2:	6a21      	ldr	r1, [r4, #32]
 800c3e4:	47b0      	blx	r6
 800c3e6:	1c43      	adds	r3, r0, #1
 800c3e8:	89a3      	ldrh	r3, [r4, #12]
 800c3ea:	d106      	bne.n	800c3fa <__sflush_r+0x66>
 800c3ec:	6829      	ldr	r1, [r5, #0]
 800c3ee:	291d      	cmp	r1, #29
 800c3f0:	d82c      	bhi.n	800c44c <__sflush_r+0xb8>
 800c3f2:	4a29      	ldr	r2, [pc, #164]	; (800c498 <__sflush_r+0x104>)
 800c3f4:	40ca      	lsrs	r2, r1
 800c3f6:	07d6      	lsls	r6, r2, #31
 800c3f8:	d528      	bpl.n	800c44c <__sflush_r+0xb8>
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	04d9      	lsls	r1, r3, #19
 800c3fe:	6062      	str	r2, [r4, #4]
 800c400:	6922      	ldr	r2, [r4, #16]
 800c402:	6022      	str	r2, [r4, #0]
 800c404:	d504      	bpl.n	800c410 <__sflush_r+0x7c>
 800c406:	1c42      	adds	r2, r0, #1
 800c408:	d101      	bne.n	800c40e <__sflush_r+0x7a>
 800c40a:	682b      	ldr	r3, [r5, #0]
 800c40c:	b903      	cbnz	r3, 800c410 <__sflush_r+0x7c>
 800c40e:	6560      	str	r0, [r4, #84]	; 0x54
 800c410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c412:	602f      	str	r7, [r5, #0]
 800c414:	2900      	cmp	r1, #0
 800c416:	d0ca      	beq.n	800c3ae <__sflush_r+0x1a>
 800c418:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c41c:	4299      	cmp	r1, r3
 800c41e:	d002      	beq.n	800c426 <__sflush_r+0x92>
 800c420:	4628      	mov	r0, r5
 800c422:	f000 f909 	bl	800c638 <_free_r>
 800c426:	2000      	movs	r0, #0
 800c428:	6360      	str	r0, [r4, #52]	; 0x34
 800c42a:	e7c1      	b.n	800c3b0 <__sflush_r+0x1c>
 800c42c:	6a21      	ldr	r1, [r4, #32]
 800c42e:	2301      	movs	r3, #1
 800c430:	4628      	mov	r0, r5
 800c432:	47b0      	blx	r6
 800c434:	1c41      	adds	r1, r0, #1
 800c436:	d1c7      	bne.n	800c3c8 <__sflush_r+0x34>
 800c438:	682b      	ldr	r3, [r5, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d0c4      	beq.n	800c3c8 <__sflush_r+0x34>
 800c43e:	2b1d      	cmp	r3, #29
 800c440:	d001      	beq.n	800c446 <__sflush_r+0xb2>
 800c442:	2b16      	cmp	r3, #22
 800c444:	d101      	bne.n	800c44a <__sflush_r+0xb6>
 800c446:	602f      	str	r7, [r5, #0]
 800c448:	e7b1      	b.n	800c3ae <__sflush_r+0x1a>
 800c44a:	89a3      	ldrh	r3, [r4, #12]
 800c44c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c450:	81a3      	strh	r3, [r4, #12]
 800c452:	e7ad      	b.n	800c3b0 <__sflush_r+0x1c>
 800c454:	690f      	ldr	r7, [r1, #16]
 800c456:	2f00      	cmp	r7, #0
 800c458:	d0a9      	beq.n	800c3ae <__sflush_r+0x1a>
 800c45a:	0793      	lsls	r3, r2, #30
 800c45c:	680e      	ldr	r6, [r1, #0]
 800c45e:	600f      	str	r7, [r1, #0]
 800c460:	bf0c      	ite	eq
 800c462:	694b      	ldreq	r3, [r1, #20]
 800c464:	2300      	movne	r3, #0
 800c466:	eba6 0807 	sub.w	r8, r6, r7
 800c46a:	608b      	str	r3, [r1, #8]
 800c46c:	f1b8 0f00 	cmp.w	r8, #0
 800c470:	dd9d      	ble.n	800c3ae <__sflush_r+0x1a>
 800c472:	4643      	mov	r3, r8
 800c474:	463a      	mov	r2, r7
 800c476:	6a21      	ldr	r1, [r4, #32]
 800c478:	4628      	mov	r0, r5
 800c47a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c47c:	47b0      	blx	r6
 800c47e:	2800      	cmp	r0, #0
 800c480:	dc06      	bgt.n	800c490 <__sflush_r+0xfc>
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	f04f 30ff 	mov.w	r0, #4294967295
 800c488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c48c:	81a3      	strh	r3, [r4, #12]
 800c48e:	e78f      	b.n	800c3b0 <__sflush_r+0x1c>
 800c490:	4407      	add	r7, r0
 800c492:	eba8 0800 	sub.w	r8, r8, r0
 800c496:	e7e9      	b.n	800c46c <__sflush_r+0xd8>
 800c498:	20400001 	.word	0x20400001

0800c49c <_fflush_r>:
 800c49c:	b538      	push	{r3, r4, r5, lr}
 800c49e:	690b      	ldr	r3, [r1, #16]
 800c4a0:	4605      	mov	r5, r0
 800c4a2:	460c      	mov	r4, r1
 800c4a4:	b913      	cbnz	r3, 800c4ac <_fflush_r+0x10>
 800c4a6:	2500      	movs	r5, #0
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	bd38      	pop	{r3, r4, r5, pc}
 800c4ac:	b118      	cbz	r0, 800c4b6 <_fflush_r+0x1a>
 800c4ae:	6983      	ldr	r3, [r0, #24]
 800c4b0:	b90b      	cbnz	r3, 800c4b6 <_fflush_r+0x1a>
 800c4b2:	f7ff fa15 	bl	800b8e0 <__sinit>
 800c4b6:	4b14      	ldr	r3, [pc, #80]	; (800c508 <_fflush_r+0x6c>)
 800c4b8:	429c      	cmp	r4, r3
 800c4ba:	d11b      	bne.n	800c4f4 <_fflush_r+0x58>
 800c4bc:	686c      	ldr	r4, [r5, #4]
 800c4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d0ef      	beq.n	800c4a6 <_fflush_r+0xa>
 800c4c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4c8:	07d0      	lsls	r0, r2, #31
 800c4ca:	d404      	bmi.n	800c4d6 <_fflush_r+0x3a>
 800c4cc:	0599      	lsls	r1, r3, #22
 800c4ce:	d402      	bmi.n	800c4d6 <_fflush_r+0x3a>
 800c4d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4d2:	f7ff faa3 	bl	800ba1c <__retarget_lock_acquire_recursive>
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	4621      	mov	r1, r4
 800c4da:	f7ff ff5b 	bl	800c394 <__sflush_r>
 800c4de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4e0:	4605      	mov	r5, r0
 800c4e2:	07da      	lsls	r2, r3, #31
 800c4e4:	d4e0      	bmi.n	800c4a8 <_fflush_r+0xc>
 800c4e6:	89a3      	ldrh	r3, [r4, #12]
 800c4e8:	059b      	lsls	r3, r3, #22
 800c4ea:	d4dd      	bmi.n	800c4a8 <_fflush_r+0xc>
 800c4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4ee:	f7ff fa96 	bl	800ba1e <__retarget_lock_release_recursive>
 800c4f2:	e7d9      	b.n	800c4a8 <_fflush_r+0xc>
 800c4f4:	4b05      	ldr	r3, [pc, #20]	; (800c50c <_fflush_r+0x70>)
 800c4f6:	429c      	cmp	r4, r3
 800c4f8:	d101      	bne.n	800c4fe <_fflush_r+0x62>
 800c4fa:	68ac      	ldr	r4, [r5, #8]
 800c4fc:	e7df      	b.n	800c4be <_fflush_r+0x22>
 800c4fe:	4b04      	ldr	r3, [pc, #16]	; (800c510 <_fflush_r+0x74>)
 800c500:	429c      	cmp	r4, r3
 800c502:	bf08      	it	eq
 800c504:	68ec      	ldreq	r4, [r5, #12]
 800c506:	e7da      	b.n	800c4be <_fflush_r+0x22>
 800c508:	0800d818 	.word	0x0800d818
 800c50c:	0800d838 	.word	0x0800d838
 800c510:	0800d7f8 	.word	0x0800d7f8

0800c514 <_lseek_r>:
 800c514:	b538      	push	{r3, r4, r5, lr}
 800c516:	4604      	mov	r4, r0
 800c518:	4d06      	ldr	r5, [pc, #24]	; (800c534 <_lseek_r+0x20>)
 800c51a:	4608      	mov	r0, r1
 800c51c:	4611      	mov	r1, r2
 800c51e:	2200      	movs	r2, #0
 800c520:	602a      	str	r2, [r5, #0]
 800c522:	461a      	mov	r2, r3
 800c524:	f7f6 faee 	bl	8002b04 <_lseek>
 800c528:	1c43      	adds	r3, r0, #1
 800c52a:	d102      	bne.n	800c532 <_lseek_r+0x1e>
 800c52c:	682b      	ldr	r3, [r5, #0]
 800c52e:	b103      	cbz	r3, 800c532 <_lseek_r+0x1e>
 800c530:	6023      	str	r3, [r4, #0]
 800c532:	bd38      	pop	{r3, r4, r5, pc}
 800c534:	200009dc 	.word	0x200009dc

0800c538 <__swhatbuf_r>:
 800c538:	b570      	push	{r4, r5, r6, lr}
 800c53a:	460e      	mov	r6, r1
 800c53c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c540:	b096      	sub	sp, #88	; 0x58
 800c542:	4614      	mov	r4, r2
 800c544:	2900      	cmp	r1, #0
 800c546:	461d      	mov	r5, r3
 800c548:	da08      	bge.n	800c55c <__swhatbuf_r+0x24>
 800c54a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c54e:	2200      	movs	r2, #0
 800c550:	602a      	str	r2, [r5, #0]
 800c552:	061a      	lsls	r2, r3, #24
 800c554:	d410      	bmi.n	800c578 <__swhatbuf_r+0x40>
 800c556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c55a:	e00e      	b.n	800c57a <__swhatbuf_r+0x42>
 800c55c:	466a      	mov	r2, sp
 800c55e:	f000 f8c9 	bl	800c6f4 <_fstat_r>
 800c562:	2800      	cmp	r0, #0
 800c564:	dbf1      	blt.n	800c54a <__swhatbuf_r+0x12>
 800c566:	9a01      	ldr	r2, [sp, #4]
 800c568:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c56c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c570:	425a      	negs	r2, r3
 800c572:	415a      	adcs	r2, r3
 800c574:	602a      	str	r2, [r5, #0]
 800c576:	e7ee      	b.n	800c556 <__swhatbuf_r+0x1e>
 800c578:	2340      	movs	r3, #64	; 0x40
 800c57a:	2000      	movs	r0, #0
 800c57c:	6023      	str	r3, [r4, #0]
 800c57e:	b016      	add	sp, #88	; 0x58
 800c580:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c584 <__smakebuf_r>:
 800c584:	898b      	ldrh	r3, [r1, #12]
 800c586:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c588:	079d      	lsls	r5, r3, #30
 800c58a:	4606      	mov	r6, r0
 800c58c:	460c      	mov	r4, r1
 800c58e:	d507      	bpl.n	800c5a0 <__smakebuf_r+0x1c>
 800c590:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c594:	6023      	str	r3, [r4, #0]
 800c596:	6123      	str	r3, [r4, #16]
 800c598:	2301      	movs	r3, #1
 800c59a:	6163      	str	r3, [r4, #20]
 800c59c:	b002      	add	sp, #8
 800c59e:	bd70      	pop	{r4, r5, r6, pc}
 800c5a0:	ab01      	add	r3, sp, #4
 800c5a2:	466a      	mov	r2, sp
 800c5a4:	f7ff ffc8 	bl	800c538 <__swhatbuf_r>
 800c5a8:	9900      	ldr	r1, [sp, #0]
 800c5aa:	4605      	mov	r5, r0
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7ff fa57 	bl	800ba60 <_malloc_r>
 800c5b2:	b948      	cbnz	r0, 800c5c8 <__smakebuf_r+0x44>
 800c5b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5b8:	059a      	lsls	r2, r3, #22
 800c5ba:	d4ef      	bmi.n	800c59c <__smakebuf_r+0x18>
 800c5bc:	f023 0303 	bic.w	r3, r3, #3
 800c5c0:	f043 0302 	orr.w	r3, r3, #2
 800c5c4:	81a3      	strh	r3, [r4, #12]
 800c5c6:	e7e3      	b.n	800c590 <__smakebuf_r+0xc>
 800c5c8:	4b0d      	ldr	r3, [pc, #52]	; (800c600 <__smakebuf_r+0x7c>)
 800c5ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800c5cc:	89a3      	ldrh	r3, [r4, #12]
 800c5ce:	6020      	str	r0, [r4, #0]
 800c5d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5d4:	6120      	str	r0, [r4, #16]
 800c5d6:	81a3      	strh	r3, [r4, #12]
 800c5d8:	9b00      	ldr	r3, [sp, #0]
 800c5da:	6163      	str	r3, [r4, #20]
 800c5dc:	9b01      	ldr	r3, [sp, #4]
 800c5de:	b15b      	cbz	r3, 800c5f8 <__smakebuf_r+0x74>
 800c5e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f000 f897 	bl	800c718 <_isatty_r>
 800c5ea:	b128      	cbz	r0, 800c5f8 <__smakebuf_r+0x74>
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	f023 0303 	bic.w	r3, r3, #3
 800c5f2:	f043 0301 	orr.w	r3, r3, #1
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	89a0      	ldrh	r0, [r4, #12]
 800c5fa:	4305      	orrs	r5, r0
 800c5fc:	81a5      	strh	r5, [r4, #12]
 800c5fe:	e7cd      	b.n	800c59c <__smakebuf_r+0x18>
 800c600:	0800b879 	.word	0x0800b879

0800c604 <memchr>:
 800c604:	b2c9      	uxtb	r1, r1
 800c606:	4402      	add	r2, r0
 800c608:	b510      	push	{r4, lr}
 800c60a:	4290      	cmp	r0, r2
 800c60c:	4603      	mov	r3, r0
 800c60e:	d101      	bne.n	800c614 <memchr+0x10>
 800c610:	2300      	movs	r3, #0
 800c612:	e003      	b.n	800c61c <memchr+0x18>
 800c614:	781c      	ldrb	r4, [r3, #0]
 800c616:	3001      	adds	r0, #1
 800c618:	428c      	cmp	r4, r1
 800c61a:	d1f6      	bne.n	800c60a <memchr+0x6>
 800c61c:	4618      	mov	r0, r3
 800c61e:	bd10      	pop	{r4, pc}

0800c620 <__malloc_lock>:
 800c620:	4801      	ldr	r0, [pc, #4]	; (800c628 <__malloc_lock+0x8>)
 800c622:	f7ff b9fb 	b.w	800ba1c <__retarget_lock_acquire_recursive>
 800c626:	bf00      	nop
 800c628:	200009d0 	.word	0x200009d0

0800c62c <__malloc_unlock>:
 800c62c:	4801      	ldr	r0, [pc, #4]	; (800c634 <__malloc_unlock+0x8>)
 800c62e:	f7ff b9f6 	b.w	800ba1e <__retarget_lock_release_recursive>
 800c632:	bf00      	nop
 800c634:	200009d0 	.word	0x200009d0

0800c638 <_free_r>:
 800c638:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c63a:	2900      	cmp	r1, #0
 800c63c:	d043      	beq.n	800c6c6 <_free_r+0x8e>
 800c63e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c642:	1f0c      	subs	r4, r1, #4
 800c644:	9001      	str	r0, [sp, #4]
 800c646:	2b00      	cmp	r3, #0
 800c648:	bfb8      	it	lt
 800c64a:	18e4      	addlt	r4, r4, r3
 800c64c:	f7ff ffe8 	bl	800c620 <__malloc_lock>
 800c650:	4a1e      	ldr	r2, [pc, #120]	; (800c6cc <_free_r+0x94>)
 800c652:	9801      	ldr	r0, [sp, #4]
 800c654:	6813      	ldr	r3, [r2, #0]
 800c656:	b933      	cbnz	r3, 800c666 <_free_r+0x2e>
 800c658:	6063      	str	r3, [r4, #4]
 800c65a:	6014      	str	r4, [r2, #0]
 800c65c:	b003      	add	sp, #12
 800c65e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c662:	f7ff bfe3 	b.w	800c62c <__malloc_unlock>
 800c666:	42a3      	cmp	r3, r4
 800c668:	d908      	bls.n	800c67c <_free_r+0x44>
 800c66a:	6825      	ldr	r5, [r4, #0]
 800c66c:	1961      	adds	r1, r4, r5
 800c66e:	428b      	cmp	r3, r1
 800c670:	bf01      	itttt	eq
 800c672:	6819      	ldreq	r1, [r3, #0]
 800c674:	685b      	ldreq	r3, [r3, #4]
 800c676:	1949      	addeq	r1, r1, r5
 800c678:	6021      	streq	r1, [r4, #0]
 800c67a:	e7ed      	b.n	800c658 <_free_r+0x20>
 800c67c:	461a      	mov	r2, r3
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	b10b      	cbz	r3, 800c686 <_free_r+0x4e>
 800c682:	42a3      	cmp	r3, r4
 800c684:	d9fa      	bls.n	800c67c <_free_r+0x44>
 800c686:	6811      	ldr	r1, [r2, #0]
 800c688:	1855      	adds	r5, r2, r1
 800c68a:	42a5      	cmp	r5, r4
 800c68c:	d10b      	bne.n	800c6a6 <_free_r+0x6e>
 800c68e:	6824      	ldr	r4, [r4, #0]
 800c690:	4421      	add	r1, r4
 800c692:	1854      	adds	r4, r2, r1
 800c694:	6011      	str	r1, [r2, #0]
 800c696:	42a3      	cmp	r3, r4
 800c698:	d1e0      	bne.n	800c65c <_free_r+0x24>
 800c69a:	681c      	ldr	r4, [r3, #0]
 800c69c:	685b      	ldr	r3, [r3, #4]
 800c69e:	4421      	add	r1, r4
 800c6a0:	6053      	str	r3, [r2, #4]
 800c6a2:	6011      	str	r1, [r2, #0]
 800c6a4:	e7da      	b.n	800c65c <_free_r+0x24>
 800c6a6:	d902      	bls.n	800c6ae <_free_r+0x76>
 800c6a8:	230c      	movs	r3, #12
 800c6aa:	6003      	str	r3, [r0, #0]
 800c6ac:	e7d6      	b.n	800c65c <_free_r+0x24>
 800c6ae:	6825      	ldr	r5, [r4, #0]
 800c6b0:	1961      	adds	r1, r4, r5
 800c6b2:	428b      	cmp	r3, r1
 800c6b4:	bf02      	ittt	eq
 800c6b6:	6819      	ldreq	r1, [r3, #0]
 800c6b8:	685b      	ldreq	r3, [r3, #4]
 800c6ba:	1949      	addeq	r1, r1, r5
 800c6bc:	6063      	str	r3, [r4, #4]
 800c6be:	bf08      	it	eq
 800c6c0:	6021      	streq	r1, [r4, #0]
 800c6c2:	6054      	str	r4, [r2, #4]
 800c6c4:	e7ca      	b.n	800c65c <_free_r+0x24>
 800c6c6:	b003      	add	sp, #12
 800c6c8:	bd30      	pop	{r4, r5, pc}
 800c6ca:	bf00      	nop
 800c6cc:	200009d4 	.word	0x200009d4

0800c6d0 <_read_r>:
 800c6d0:	b538      	push	{r3, r4, r5, lr}
 800c6d2:	4604      	mov	r4, r0
 800c6d4:	4d06      	ldr	r5, [pc, #24]	; (800c6f0 <_read_r+0x20>)
 800c6d6:	4608      	mov	r0, r1
 800c6d8:	4611      	mov	r1, r2
 800c6da:	2200      	movs	r2, #0
 800c6dc:	602a      	str	r2, [r5, #0]
 800c6de:	461a      	mov	r2, r3
 800c6e0:	f7f6 f9b0 	bl	8002a44 <_read>
 800c6e4:	1c43      	adds	r3, r0, #1
 800c6e6:	d102      	bne.n	800c6ee <_read_r+0x1e>
 800c6e8:	682b      	ldr	r3, [r5, #0]
 800c6ea:	b103      	cbz	r3, 800c6ee <_read_r+0x1e>
 800c6ec:	6023      	str	r3, [r4, #0]
 800c6ee:	bd38      	pop	{r3, r4, r5, pc}
 800c6f0:	200009dc 	.word	0x200009dc

0800c6f4 <_fstat_r>:
 800c6f4:	b538      	push	{r3, r4, r5, lr}
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	4d06      	ldr	r5, [pc, #24]	; (800c714 <_fstat_r+0x20>)
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	4608      	mov	r0, r1
 800c6fe:	4611      	mov	r1, r2
 800c700:	602b      	str	r3, [r5, #0]
 800c702:	f7f6 f9e4 	bl	8002ace <_fstat>
 800c706:	1c43      	adds	r3, r0, #1
 800c708:	d102      	bne.n	800c710 <_fstat_r+0x1c>
 800c70a:	682b      	ldr	r3, [r5, #0]
 800c70c:	b103      	cbz	r3, 800c710 <_fstat_r+0x1c>
 800c70e:	6023      	str	r3, [r4, #0]
 800c710:	bd38      	pop	{r3, r4, r5, pc}
 800c712:	bf00      	nop
 800c714:	200009dc 	.word	0x200009dc

0800c718 <_isatty_r>:
 800c718:	b538      	push	{r3, r4, r5, lr}
 800c71a:	2300      	movs	r3, #0
 800c71c:	4d05      	ldr	r5, [pc, #20]	; (800c734 <_isatty_r+0x1c>)
 800c71e:	4604      	mov	r4, r0
 800c720:	4608      	mov	r0, r1
 800c722:	602b      	str	r3, [r5, #0]
 800c724:	f7f6 f9e3 	bl	8002aee <_isatty>
 800c728:	1c43      	adds	r3, r0, #1
 800c72a:	d102      	bne.n	800c732 <_isatty_r+0x1a>
 800c72c:	682b      	ldr	r3, [r5, #0]
 800c72e:	b103      	cbz	r3, 800c732 <_isatty_r+0x1a>
 800c730:	6023      	str	r3, [r4, #0]
 800c732:	bd38      	pop	{r3, r4, r5, pc}
 800c734:	200009dc 	.word	0x200009dc

0800c738 <pow>:
 800c738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c73a:	ec55 4b11 	vmov	r4, r5, d1
 800c73e:	ed2d 8b02 	vpush	{d8}
 800c742:	eeb0 8a40 	vmov.f32	s16, s0
 800c746:	eef0 8a60 	vmov.f32	s17, s1
 800c74a:	f000 f865 	bl	800c818 <__ieee754_pow>
 800c74e:	4622      	mov	r2, r4
 800c750:	462b      	mov	r3, r5
 800c752:	4620      	mov	r0, r4
 800c754:	4629      	mov	r1, r5
 800c756:	ec57 6b10 	vmov	r6, r7, d0
 800c75a:	f7f4 f9eb 	bl	8000b34 <__aeabi_dcmpun>
 800c75e:	2800      	cmp	r0, #0
 800c760:	d13b      	bne.n	800c7da <pow+0xa2>
 800c762:	2200      	movs	r2, #0
 800c764:	2300      	movs	r3, #0
 800c766:	ec51 0b18 	vmov	r0, r1, d8
 800c76a:	f7f4 f9b1 	bl	8000ad0 <__aeabi_dcmpeq>
 800c76e:	b1b8      	cbz	r0, 800c7a0 <pow+0x68>
 800c770:	2200      	movs	r2, #0
 800c772:	2300      	movs	r3, #0
 800c774:	4620      	mov	r0, r4
 800c776:	4629      	mov	r1, r5
 800c778:	f7f4 f9aa 	bl	8000ad0 <__aeabi_dcmpeq>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	d146      	bne.n	800c80e <pow+0xd6>
 800c780:	ec45 4b10 	vmov	d0, r4, r5
 800c784:	f000 fe67 	bl	800d456 <finite>
 800c788:	b338      	cbz	r0, 800c7da <pow+0xa2>
 800c78a:	2200      	movs	r2, #0
 800c78c:	2300      	movs	r3, #0
 800c78e:	4620      	mov	r0, r4
 800c790:	4629      	mov	r1, r5
 800c792:	f7f4 f9a7 	bl	8000ae4 <__aeabi_dcmplt>
 800c796:	b300      	cbz	r0, 800c7da <pow+0xa2>
 800c798:	f7fe ffa0 	bl	800b6dc <__errno>
 800c79c:	2322      	movs	r3, #34	; 0x22
 800c79e:	e01b      	b.n	800c7d8 <pow+0xa0>
 800c7a0:	ec47 6b10 	vmov	d0, r6, r7
 800c7a4:	f000 fe57 	bl	800d456 <finite>
 800c7a8:	b9e0      	cbnz	r0, 800c7e4 <pow+0xac>
 800c7aa:	eeb0 0a48 	vmov.f32	s0, s16
 800c7ae:	eef0 0a68 	vmov.f32	s1, s17
 800c7b2:	f000 fe50 	bl	800d456 <finite>
 800c7b6:	b1a8      	cbz	r0, 800c7e4 <pow+0xac>
 800c7b8:	ec45 4b10 	vmov	d0, r4, r5
 800c7bc:	f000 fe4b 	bl	800d456 <finite>
 800c7c0:	b180      	cbz	r0, 800c7e4 <pow+0xac>
 800c7c2:	4632      	mov	r2, r6
 800c7c4:	463b      	mov	r3, r7
 800c7c6:	4630      	mov	r0, r6
 800c7c8:	4639      	mov	r1, r7
 800c7ca:	f7f4 f9b3 	bl	8000b34 <__aeabi_dcmpun>
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	d0e2      	beq.n	800c798 <pow+0x60>
 800c7d2:	f7fe ff83 	bl	800b6dc <__errno>
 800c7d6:	2321      	movs	r3, #33	; 0x21
 800c7d8:	6003      	str	r3, [r0, #0]
 800c7da:	ecbd 8b02 	vpop	{d8}
 800c7de:	ec47 6b10 	vmov	d0, r6, r7
 800c7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7e4:	2200      	movs	r2, #0
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	4630      	mov	r0, r6
 800c7ea:	4639      	mov	r1, r7
 800c7ec:	f7f4 f970 	bl	8000ad0 <__aeabi_dcmpeq>
 800c7f0:	2800      	cmp	r0, #0
 800c7f2:	d0f2      	beq.n	800c7da <pow+0xa2>
 800c7f4:	eeb0 0a48 	vmov.f32	s0, s16
 800c7f8:	eef0 0a68 	vmov.f32	s1, s17
 800c7fc:	f000 fe2b 	bl	800d456 <finite>
 800c800:	2800      	cmp	r0, #0
 800c802:	d0ea      	beq.n	800c7da <pow+0xa2>
 800c804:	ec45 4b10 	vmov	d0, r4, r5
 800c808:	f000 fe25 	bl	800d456 <finite>
 800c80c:	e7c3      	b.n	800c796 <pow+0x5e>
 800c80e:	2600      	movs	r6, #0
 800c810:	4f00      	ldr	r7, [pc, #0]	; (800c814 <pow+0xdc>)
 800c812:	e7e2      	b.n	800c7da <pow+0xa2>
 800c814:	3ff00000 	.word	0x3ff00000

0800c818 <__ieee754_pow>:
 800c818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c81c:	ed2d 8b06 	vpush	{d8-d10}
 800c820:	b089      	sub	sp, #36	; 0x24
 800c822:	ed8d 1b00 	vstr	d1, [sp]
 800c826:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c82a:	ec57 6b10 	vmov	r6, r7, d0
 800c82e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c832:	ea58 0102 	orrs.w	r1, r8, r2
 800c836:	d115      	bne.n	800c864 <__ieee754_pow+0x4c>
 800c838:	19b3      	adds	r3, r6, r6
 800c83a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c83e:	4152      	adcs	r2, r2
 800c840:	4299      	cmp	r1, r3
 800c842:	4b89      	ldr	r3, [pc, #548]	; (800ca68 <__ieee754_pow+0x250>)
 800c844:	4193      	sbcs	r3, r2
 800c846:	f080 84d3 	bcs.w	800d1f0 <__ieee754_pow+0x9d8>
 800c84a:	4630      	mov	r0, r6
 800c84c:	4639      	mov	r1, r7
 800c84e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c852:	f7f3 fd1f 	bl	8000294 <__adddf3>
 800c856:	ec41 0b10 	vmov	d0, r0, r1
 800c85a:	b009      	add	sp, #36	; 0x24
 800c85c:	ecbd 8b06 	vpop	{d8-d10}
 800c860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c864:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c868:	4b80      	ldr	r3, [pc, #512]	; (800ca6c <__ieee754_pow+0x254>)
 800c86a:	463d      	mov	r5, r7
 800c86c:	ee10 aa10 	vmov	sl, s0
 800c870:	429c      	cmp	r4, r3
 800c872:	dc06      	bgt.n	800c882 <__ieee754_pow+0x6a>
 800c874:	d101      	bne.n	800c87a <__ieee754_pow+0x62>
 800c876:	2e00      	cmp	r6, #0
 800c878:	d1e7      	bne.n	800c84a <__ieee754_pow+0x32>
 800c87a:	4598      	cmp	r8, r3
 800c87c:	dc01      	bgt.n	800c882 <__ieee754_pow+0x6a>
 800c87e:	d10f      	bne.n	800c8a0 <__ieee754_pow+0x88>
 800c880:	b172      	cbz	r2, 800c8a0 <__ieee754_pow+0x88>
 800c882:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c886:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c88a:	ea55 050a 	orrs.w	r5, r5, sl
 800c88e:	d1dc      	bne.n	800c84a <__ieee754_pow+0x32>
 800c890:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c894:	18db      	adds	r3, r3, r3
 800c896:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c89a:	4152      	adcs	r2, r2
 800c89c:	429d      	cmp	r5, r3
 800c89e:	e7d0      	b.n	800c842 <__ieee754_pow+0x2a>
 800c8a0:	2d00      	cmp	r5, #0
 800c8a2:	da3b      	bge.n	800c91c <__ieee754_pow+0x104>
 800c8a4:	4b72      	ldr	r3, [pc, #456]	; (800ca70 <__ieee754_pow+0x258>)
 800c8a6:	4598      	cmp	r8, r3
 800c8a8:	dc51      	bgt.n	800c94e <__ieee754_pow+0x136>
 800c8aa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c8ae:	4598      	cmp	r8, r3
 800c8b0:	f340 84ad 	ble.w	800d20e <__ieee754_pow+0x9f6>
 800c8b4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8bc:	2b14      	cmp	r3, #20
 800c8be:	dd0f      	ble.n	800c8e0 <__ieee754_pow+0xc8>
 800c8c0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c8c4:	fa22 f103 	lsr.w	r1, r2, r3
 800c8c8:	fa01 f303 	lsl.w	r3, r1, r3
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	f040 849e 	bne.w	800d20e <__ieee754_pow+0x9f6>
 800c8d2:	f001 0101 	and.w	r1, r1, #1
 800c8d6:	f1c1 0302 	rsb	r3, r1, #2
 800c8da:	9304      	str	r3, [sp, #16]
 800c8dc:	b182      	cbz	r2, 800c900 <__ieee754_pow+0xe8>
 800c8de:	e05f      	b.n	800c9a0 <__ieee754_pow+0x188>
 800c8e0:	2a00      	cmp	r2, #0
 800c8e2:	d15b      	bne.n	800c99c <__ieee754_pow+0x184>
 800c8e4:	f1c3 0314 	rsb	r3, r3, #20
 800c8e8:	fa48 f103 	asr.w	r1, r8, r3
 800c8ec:	fa01 f303 	lsl.w	r3, r1, r3
 800c8f0:	4543      	cmp	r3, r8
 800c8f2:	f040 8489 	bne.w	800d208 <__ieee754_pow+0x9f0>
 800c8f6:	f001 0101 	and.w	r1, r1, #1
 800c8fa:	f1c1 0302 	rsb	r3, r1, #2
 800c8fe:	9304      	str	r3, [sp, #16]
 800c900:	4b5c      	ldr	r3, [pc, #368]	; (800ca74 <__ieee754_pow+0x25c>)
 800c902:	4598      	cmp	r8, r3
 800c904:	d132      	bne.n	800c96c <__ieee754_pow+0x154>
 800c906:	f1b9 0f00 	cmp.w	r9, #0
 800c90a:	f280 8479 	bge.w	800d200 <__ieee754_pow+0x9e8>
 800c90e:	4632      	mov	r2, r6
 800c910:	463b      	mov	r3, r7
 800c912:	2000      	movs	r0, #0
 800c914:	4957      	ldr	r1, [pc, #348]	; (800ca74 <__ieee754_pow+0x25c>)
 800c916:	f7f3 ff9d 	bl	8000854 <__aeabi_ddiv>
 800c91a:	e79c      	b.n	800c856 <__ieee754_pow+0x3e>
 800c91c:	2300      	movs	r3, #0
 800c91e:	9304      	str	r3, [sp, #16]
 800c920:	2a00      	cmp	r2, #0
 800c922:	d13d      	bne.n	800c9a0 <__ieee754_pow+0x188>
 800c924:	4b51      	ldr	r3, [pc, #324]	; (800ca6c <__ieee754_pow+0x254>)
 800c926:	4598      	cmp	r8, r3
 800c928:	d1ea      	bne.n	800c900 <__ieee754_pow+0xe8>
 800c92a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c92e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c932:	ea53 030a 	orrs.w	r3, r3, sl
 800c936:	f000 845b 	beq.w	800d1f0 <__ieee754_pow+0x9d8>
 800c93a:	4b4f      	ldr	r3, [pc, #316]	; (800ca78 <__ieee754_pow+0x260>)
 800c93c:	429c      	cmp	r4, r3
 800c93e:	dd08      	ble.n	800c952 <__ieee754_pow+0x13a>
 800c940:	f1b9 0f00 	cmp.w	r9, #0
 800c944:	f2c0 8458 	blt.w	800d1f8 <__ieee754_pow+0x9e0>
 800c948:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c94c:	e783      	b.n	800c856 <__ieee754_pow+0x3e>
 800c94e:	2302      	movs	r3, #2
 800c950:	e7e5      	b.n	800c91e <__ieee754_pow+0x106>
 800c952:	f1b9 0f00 	cmp.w	r9, #0
 800c956:	f04f 0000 	mov.w	r0, #0
 800c95a:	f04f 0100 	mov.w	r1, #0
 800c95e:	f6bf af7a 	bge.w	800c856 <__ieee754_pow+0x3e>
 800c962:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c966:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c96a:	e774      	b.n	800c856 <__ieee754_pow+0x3e>
 800c96c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c970:	d106      	bne.n	800c980 <__ieee754_pow+0x168>
 800c972:	4632      	mov	r2, r6
 800c974:	463b      	mov	r3, r7
 800c976:	4630      	mov	r0, r6
 800c978:	4639      	mov	r1, r7
 800c97a:	f7f3 fe41 	bl	8000600 <__aeabi_dmul>
 800c97e:	e76a      	b.n	800c856 <__ieee754_pow+0x3e>
 800c980:	4b3e      	ldr	r3, [pc, #248]	; (800ca7c <__ieee754_pow+0x264>)
 800c982:	4599      	cmp	r9, r3
 800c984:	d10c      	bne.n	800c9a0 <__ieee754_pow+0x188>
 800c986:	2d00      	cmp	r5, #0
 800c988:	db0a      	blt.n	800c9a0 <__ieee754_pow+0x188>
 800c98a:	ec47 6b10 	vmov	d0, r6, r7
 800c98e:	b009      	add	sp, #36	; 0x24
 800c990:	ecbd 8b06 	vpop	{d8-d10}
 800c994:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c998:	f000 bc6c 	b.w	800d274 <__ieee754_sqrt>
 800c99c:	2300      	movs	r3, #0
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	ec47 6b10 	vmov	d0, r6, r7
 800c9a4:	f000 fd4e 	bl	800d444 <fabs>
 800c9a8:	ec51 0b10 	vmov	r0, r1, d0
 800c9ac:	f1ba 0f00 	cmp.w	sl, #0
 800c9b0:	d129      	bne.n	800ca06 <__ieee754_pow+0x1ee>
 800c9b2:	b124      	cbz	r4, 800c9be <__ieee754_pow+0x1a6>
 800c9b4:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c9b8:	4b2e      	ldr	r3, [pc, #184]	; (800ca74 <__ieee754_pow+0x25c>)
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d123      	bne.n	800ca06 <__ieee754_pow+0x1ee>
 800c9be:	f1b9 0f00 	cmp.w	r9, #0
 800c9c2:	da05      	bge.n	800c9d0 <__ieee754_pow+0x1b8>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	460b      	mov	r3, r1
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	492a      	ldr	r1, [pc, #168]	; (800ca74 <__ieee754_pow+0x25c>)
 800c9cc:	f7f3 ff42 	bl	8000854 <__aeabi_ddiv>
 800c9d0:	2d00      	cmp	r5, #0
 800c9d2:	f6bf af40 	bge.w	800c856 <__ieee754_pow+0x3e>
 800c9d6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c9da:	9b04      	ldr	r3, [sp, #16]
 800c9dc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c9e0:	4323      	orrs	r3, r4
 800c9e2:	d108      	bne.n	800c9f6 <__ieee754_pow+0x1de>
 800c9e4:	4602      	mov	r2, r0
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	4610      	mov	r0, r2
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	f7f3 fc50 	bl	8000290 <__aeabi_dsub>
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	e78f      	b.n	800c916 <__ieee754_pow+0xfe>
 800c9f6:	9b04      	ldr	r3, [sp, #16]
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	f47f af2c 	bne.w	800c856 <__ieee754_pow+0x3e>
 800c9fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca02:	4619      	mov	r1, r3
 800ca04:	e727      	b.n	800c856 <__ieee754_pow+0x3e>
 800ca06:	0feb      	lsrs	r3, r5, #31
 800ca08:	3b01      	subs	r3, #1
 800ca0a:	9306      	str	r3, [sp, #24]
 800ca0c:	9a06      	ldr	r2, [sp, #24]
 800ca0e:	9b04      	ldr	r3, [sp, #16]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	d102      	bne.n	800ca1a <__ieee754_pow+0x202>
 800ca14:	4632      	mov	r2, r6
 800ca16:	463b      	mov	r3, r7
 800ca18:	e7e6      	b.n	800c9e8 <__ieee754_pow+0x1d0>
 800ca1a:	4b19      	ldr	r3, [pc, #100]	; (800ca80 <__ieee754_pow+0x268>)
 800ca1c:	4598      	cmp	r8, r3
 800ca1e:	f340 80fb 	ble.w	800cc18 <__ieee754_pow+0x400>
 800ca22:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ca26:	4598      	cmp	r8, r3
 800ca28:	4b13      	ldr	r3, [pc, #76]	; (800ca78 <__ieee754_pow+0x260>)
 800ca2a:	dd0c      	ble.n	800ca46 <__ieee754_pow+0x22e>
 800ca2c:	429c      	cmp	r4, r3
 800ca2e:	dc0f      	bgt.n	800ca50 <__ieee754_pow+0x238>
 800ca30:	f1b9 0f00 	cmp.w	r9, #0
 800ca34:	da0f      	bge.n	800ca56 <__ieee754_pow+0x23e>
 800ca36:	2000      	movs	r0, #0
 800ca38:	b009      	add	sp, #36	; 0x24
 800ca3a:	ecbd 8b06 	vpop	{d8-d10}
 800ca3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca42:	f000 bcf6 	b.w	800d432 <__math_oflow>
 800ca46:	429c      	cmp	r4, r3
 800ca48:	dbf2      	blt.n	800ca30 <__ieee754_pow+0x218>
 800ca4a:	4b0a      	ldr	r3, [pc, #40]	; (800ca74 <__ieee754_pow+0x25c>)
 800ca4c:	429c      	cmp	r4, r3
 800ca4e:	dd19      	ble.n	800ca84 <__ieee754_pow+0x26c>
 800ca50:	f1b9 0f00 	cmp.w	r9, #0
 800ca54:	dcef      	bgt.n	800ca36 <__ieee754_pow+0x21e>
 800ca56:	2000      	movs	r0, #0
 800ca58:	b009      	add	sp, #36	; 0x24
 800ca5a:	ecbd 8b06 	vpop	{d8-d10}
 800ca5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca62:	f000 bcdd 	b.w	800d420 <__math_uflow>
 800ca66:	bf00      	nop
 800ca68:	fff00000 	.word	0xfff00000
 800ca6c:	7ff00000 	.word	0x7ff00000
 800ca70:	433fffff 	.word	0x433fffff
 800ca74:	3ff00000 	.word	0x3ff00000
 800ca78:	3fefffff 	.word	0x3fefffff
 800ca7c:	3fe00000 	.word	0x3fe00000
 800ca80:	41e00000 	.word	0x41e00000
 800ca84:	2200      	movs	r2, #0
 800ca86:	4b60      	ldr	r3, [pc, #384]	; (800cc08 <__ieee754_pow+0x3f0>)
 800ca88:	f7f3 fc02 	bl	8000290 <__aeabi_dsub>
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	460d      	mov	r5, r1
 800ca90:	a353      	add	r3, pc, #332	; (adr r3, 800cbe0 <__ieee754_pow+0x3c8>)
 800ca92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca96:	f7f3 fdb3 	bl	8000600 <__aeabi_dmul>
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	460f      	mov	r7, r1
 800ca9e:	4620      	mov	r0, r4
 800caa0:	4629      	mov	r1, r5
 800caa2:	a351      	add	r3, pc, #324	; (adr r3, 800cbe8 <__ieee754_pow+0x3d0>)
 800caa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa8:	f7f3 fdaa 	bl	8000600 <__aeabi_dmul>
 800caac:	2200      	movs	r2, #0
 800caae:	4682      	mov	sl, r0
 800cab0:	468b      	mov	fp, r1
 800cab2:	4b56      	ldr	r3, [pc, #344]	; (800cc0c <__ieee754_pow+0x3f4>)
 800cab4:	4620      	mov	r0, r4
 800cab6:	4629      	mov	r1, r5
 800cab8:	f7f3 fda2 	bl	8000600 <__aeabi_dmul>
 800cabc:	4602      	mov	r2, r0
 800cabe:	460b      	mov	r3, r1
 800cac0:	a14b      	add	r1, pc, #300	; (adr r1, 800cbf0 <__ieee754_pow+0x3d8>)
 800cac2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cac6:	f7f3 fbe3 	bl	8000290 <__aeabi_dsub>
 800caca:	4622      	mov	r2, r4
 800cacc:	462b      	mov	r3, r5
 800cace:	f7f3 fd97 	bl	8000600 <__aeabi_dmul>
 800cad2:	4602      	mov	r2, r0
 800cad4:	460b      	mov	r3, r1
 800cad6:	2000      	movs	r0, #0
 800cad8:	494d      	ldr	r1, [pc, #308]	; (800cc10 <__ieee754_pow+0x3f8>)
 800cada:	f7f3 fbd9 	bl	8000290 <__aeabi_dsub>
 800cade:	4680      	mov	r8, r0
 800cae0:	4689      	mov	r9, r1
 800cae2:	4622      	mov	r2, r4
 800cae4:	462b      	mov	r3, r5
 800cae6:	4620      	mov	r0, r4
 800cae8:	4629      	mov	r1, r5
 800caea:	f7f3 fd89 	bl	8000600 <__aeabi_dmul>
 800caee:	4602      	mov	r2, r0
 800caf0:	460b      	mov	r3, r1
 800caf2:	4640      	mov	r0, r8
 800caf4:	4649      	mov	r1, r9
 800caf6:	f7f3 fd83 	bl	8000600 <__aeabi_dmul>
 800cafa:	a33f      	add	r3, pc, #252	; (adr r3, 800cbf8 <__ieee754_pow+0x3e0>)
 800cafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb00:	f7f3 fd7e 	bl	8000600 <__aeabi_dmul>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	4650      	mov	r0, sl
 800cb0a:	4659      	mov	r1, fp
 800cb0c:	f7f3 fbc0 	bl	8000290 <__aeabi_dsub>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4680      	mov	r8, r0
 800cb16:	4689      	mov	r9, r1
 800cb18:	4630      	mov	r0, r6
 800cb1a:	4639      	mov	r1, r7
 800cb1c:	f7f3 fbba 	bl	8000294 <__adddf3>
 800cb20:	2000      	movs	r0, #0
 800cb22:	4632      	mov	r2, r6
 800cb24:	463b      	mov	r3, r7
 800cb26:	4604      	mov	r4, r0
 800cb28:	460d      	mov	r5, r1
 800cb2a:	f7f3 fbb1 	bl	8000290 <__aeabi_dsub>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	4640      	mov	r0, r8
 800cb34:	4649      	mov	r1, r9
 800cb36:	f7f3 fbab 	bl	8000290 <__aeabi_dsub>
 800cb3a:	9b04      	ldr	r3, [sp, #16]
 800cb3c:	9a06      	ldr	r2, [sp, #24]
 800cb3e:	4682      	mov	sl, r0
 800cb40:	3b01      	subs	r3, #1
 800cb42:	468b      	mov	fp, r1
 800cb44:	4313      	orrs	r3, r2
 800cb46:	f040 81e7 	bne.w	800cf18 <__ieee754_pow+0x700>
 800cb4a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800cc00 <__ieee754_pow+0x3e8>
 800cb4e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cb52:	2600      	movs	r6, #0
 800cb54:	eeb0 8a47 	vmov.f32	s16, s14
 800cb58:	eef0 8a67 	vmov.f32	s17, s15
 800cb5c:	463b      	mov	r3, r7
 800cb5e:	4632      	mov	r2, r6
 800cb60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb64:	f7f3 fb94 	bl	8000290 <__aeabi_dsub>
 800cb68:	4622      	mov	r2, r4
 800cb6a:	462b      	mov	r3, r5
 800cb6c:	f7f3 fd48 	bl	8000600 <__aeabi_dmul>
 800cb70:	4680      	mov	r8, r0
 800cb72:	4689      	mov	r9, r1
 800cb74:	4650      	mov	r0, sl
 800cb76:	4659      	mov	r1, fp
 800cb78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb7c:	f7f3 fd40 	bl	8000600 <__aeabi_dmul>
 800cb80:	4602      	mov	r2, r0
 800cb82:	460b      	mov	r3, r1
 800cb84:	4640      	mov	r0, r8
 800cb86:	4649      	mov	r1, r9
 800cb88:	f7f3 fb84 	bl	8000294 <__adddf3>
 800cb8c:	4680      	mov	r8, r0
 800cb8e:	4689      	mov	r9, r1
 800cb90:	4632      	mov	r2, r6
 800cb92:	463b      	mov	r3, r7
 800cb94:	4620      	mov	r0, r4
 800cb96:	4629      	mov	r1, r5
 800cb98:	f7f3 fd32 	bl	8000600 <__aeabi_dmul>
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4604      	mov	r4, r0
 800cba0:	460d      	mov	r5, r1
 800cba2:	4602      	mov	r2, r0
 800cba4:	4649      	mov	r1, r9
 800cba6:	4640      	mov	r0, r8
 800cba8:	f7f3 fb74 	bl	8000294 <__adddf3>
 800cbac:	4b19      	ldr	r3, [pc, #100]	; (800cc14 <__ieee754_pow+0x3fc>)
 800cbae:	4606      	mov	r6, r0
 800cbb0:	460f      	mov	r7, r1
 800cbb2:	4299      	cmp	r1, r3
 800cbb4:	468b      	mov	fp, r1
 800cbb6:	ec45 4b19 	vmov	d9, r4, r5
 800cbba:	f340 82f2 	ble.w	800d1a2 <__ieee754_pow+0x98a>
 800cbbe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cbc2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cbc6:	4303      	orrs	r3, r0
 800cbc8:	f000 81e4 	beq.w	800cf94 <__ieee754_pow+0x77c>
 800cbcc:	2200      	movs	r2, #0
 800cbce:	2300      	movs	r3, #0
 800cbd0:	ec51 0b18 	vmov	r0, r1, d8
 800cbd4:	f7f3 ff86 	bl	8000ae4 <__aeabi_dcmplt>
 800cbd8:	3800      	subs	r0, #0
 800cbda:	bf18      	it	ne
 800cbdc:	2001      	movne	r0, #1
 800cbde:	e72b      	b.n	800ca38 <__ieee754_pow+0x220>
 800cbe0:	60000000 	.word	0x60000000
 800cbe4:	3ff71547 	.word	0x3ff71547
 800cbe8:	f85ddf44 	.word	0xf85ddf44
 800cbec:	3e54ae0b 	.word	0x3e54ae0b
 800cbf0:	55555555 	.word	0x55555555
 800cbf4:	3fd55555 	.word	0x3fd55555
 800cbf8:	652b82fe 	.word	0x652b82fe
 800cbfc:	3ff71547 	.word	0x3ff71547
 800cc00:	00000000 	.word	0x00000000
 800cc04:	bff00000 	.word	0xbff00000
 800cc08:	3ff00000 	.word	0x3ff00000
 800cc0c:	3fd00000 	.word	0x3fd00000
 800cc10:	3fe00000 	.word	0x3fe00000
 800cc14:	408fffff 	.word	0x408fffff
 800cc18:	4bd5      	ldr	r3, [pc, #852]	; (800cf70 <__ieee754_pow+0x758>)
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	402b      	ands	r3, r5
 800cc1e:	b92b      	cbnz	r3, 800cc2c <__ieee754_pow+0x414>
 800cc20:	4bd4      	ldr	r3, [pc, #848]	; (800cf74 <__ieee754_pow+0x75c>)
 800cc22:	f7f3 fced 	bl	8000600 <__aeabi_dmul>
 800cc26:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cc2a:	460c      	mov	r4, r1
 800cc2c:	1523      	asrs	r3, r4, #20
 800cc2e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cc32:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc36:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cc3a:	4413      	add	r3, r2
 800cc3c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cc40:	9305      	str	r3, [sp, #20]
 800cc42:	4bcd      	ldr	r3, [pc, #820]	; (800cf78 <__ieee754_pow+0x760>)
 800cc44:	429c      	cmp	r4, r3
 800cc46:	dd08      	ble.n	800cc5a <__ieee754_pow+0x442>
 800cc48:	4bcc      	ldr	r3, [pc, #816]	; (800cf7c <__ieee754_pow+0x764>)
 800cc4a:	429c      	cmp	r4, r3
 800cc4c:	f340 8162 	ble.w	800cf14 <__ieee754_pow+0x6fc>
 800cc50:	9b05      	ldr	r3, [sp, #20]
 800cc52:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cc56:	3301      	adds	r3, #1
 800cc58:	9305      	str	r3, [sp, #20]
 800cc5a:	2400      	movs	r4, #0
 800cc5c:	00e3      	lsls	r3, r4, #3
 800cc5e:	4682      	mov	sl, r0
 800cc60:	4629      	mov	r1, r5
 800cc62:	46ab      	mov	fp, r5
 800cc64:	9307      	str	r3, [sp, #28]
 800cc66:	4bc6      	ldr	r3, [pc, #792]	; (800cf80 <__ieee754_pow+0x768>)
 800cc68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc6c:	ed93 7b00 	vldr	d7, [r3]
 800cc70:	eeb0 9a47 	vmov.f32	s18, s14
 800cc74:	eef0 9a67 	vmov.f32	s19, s15
 800cc78:	ec53 2b17 	vmov	r2, r3, d7
 800cc7c:	f7f3 fb08 	bl	8000290 <__aeabi_dsub>
 800cc80:	4652      	mov	r2, sl
 800cc82:	4606      	mov	r6, r0
 800cc84:	460f      	mov	r7, r1
 800cc86:	462b      	mov	r3, r5
 800cc88:	106d      	asrs	r5, r5, #1
 800cc8a:	ec51 0b19 	vmov	r0, r1, d9
 800cc8e:	f7f3 fb01 	bl	8000294 <__adddf3>
 800cc92:	4602      	mov	r2, r0
 800cc94:	460b      	mov	r3, r1
 800cc96:	2000      	movs	r0, #0
 800cc98:	49ba      	ldr	r1, [pc, #744]	; (800cf84 <__ieee754_pow+0x76c>)
 800cc9a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800cc9e:	f7f3 fdd9 	bl	8000854 <__aeabi_ddiv>
 800cca2:	4602      	mov	r2, r0
 800cca4:	460b      	mov	r3, r1
 800cca6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ccaa:	ec41 0b1a 	vmov	d10, r0, r1
 800ccae:	4630      	mov	r0, r6
 800ccb0:	4639      	mov	r1, r7
 800ccb2:	f7f3 fca5 	bl	8000600 <__aeabi_dmul>
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	2200      	movs	r2, #0
 800ccba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccbe:	9302      	str	r3, [sp, #8]
 800ccc0:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ccc4:	4614      	mov	r4, r2
 800ccc6:	461d      	mov	r5, r3
 800ccc8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cccc:	ec41 0b18 	vmov	d8, r0, r1
 800ccd0:	4640      	mov	r0, r8
 800ccd2:	4649      	mov	r1, r9
 800ccd4:	f7f3 fc94 	bl	8000600 <__aeabi_dmul>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	460b      	mov	r3, r1
 800ccdc:	4630      	mov	r0, r6
 800ccde:	4639      	mov	r1, r7
 800cce0:	f7f3 fad6 	bl	8000290 <__aeabi_dsub>
 800cce4:	4606      	mov	r6, r0
 800cce6:	460f      	mov	r7, r1
 800cce8:	4620      	mov	r0, r4
 800ccea:	4629      	mov	r1, r5
 800ccec:	ec53 2b19 	vmov	r2, r3, d9
 800ccf0:	f7f3 face 	bl	8000290 <__aeabi_dsub>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	4650      	mov	r0, sl
 800ccfa:	4659      	mov	r1, fp
 800ccfc:	f7f3 fac8 	bl	8000290 <__aeabi_dsub>
 800cd00:	4642      	mov	r2, r8
 800cd02:	464b      	mov	r3, r9
 800cd04:	f7f3 fc7c 	bl	8000600 <__aeabi_dmul>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4630      	mov	r0, r6
 800cd0e:	4639      	mov	r1, r7
 800cd10:	f7f3 fabe 	bl	8000290 <__aeabi_dsub>
 800cd14:	ec53 2b1a 	vmov	r2, r3, d10
 800cd18:	f7f3 fc72 	bl	8000600 <__aeabi_dmul>
 800cd1c:	ec53 2b18 	vmov	r2, r3, d8
 800cd20:	ec41 0b19 	vmov	d9, r0, r1
 800cd24:	ec51 0b18 	vmov	r0, r1, d8
 800cd28:	f7f3 fc6a 	bl	8000600 <__aeabi_dmul>
 800cd2c:	4604      	mov	r4, r0
 800cd2e:	460d      	mov	r5, r1
 800cd30:	a37b      	add	r3, pc, #492	; (adr r3, 800cf20 <__ieee754_pow+0x708>)
 800cd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd36:	f7f3 fc63 	bl	8000600 <__aeabi_dmul>
 800cd3a:	a37b      	add	r3, pc, #492	; (adr r3, 800cf28 <__ieee754_pow+0x710>)
 800cd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd40:	f7f3 faa8 	bl	8000294 <__adddf3>
 800cd44:	4622      	mov	r2, r4
 800cd46:	462b      	mov	r3, r5
 800cd48:	f7f3 fc5a 	bl	8000600 <__aeabi_dmul>
 800cd4c:	a378      	add	r3, pc, #480	; (adr r3, 800cf30 <__ieee754_pow+0x718>)
 800cd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd52:	f7f3 fa9f 	bl	8000294 <__adddf3>
 800cd56:	4622      	mov	r2, r4
 800cd58:	462b      	mov	r3, r5
 800cd5a:	f7f3 fc51 	bl	8000600 <__aeabi_dmul>
 800cd5e:	a376      	add	r3, pc, #472	; (adr r3, 800cf38 <__ieee754_pow+0x720>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	f7f3 fa96 	bl	8000294 <__adddf3>
 800cd68:	4622      	mov	r2, r4
 800cd6a:	462b      	mov	r3, r5
 800cd6c:	f7f3 fc48 	bl	8000600 <__aeabi_dmul>
 800cd70:	a373      	add	r3, pc, #460	; (adr r3, 800cf40 <__ieee754_pow+0x728>)
 800cd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd76:	f7f3 fa8d 	bl	8000294 <__adddf3>
 800cd7a:	4622      	mov	r2, r4
 800cd7c:	462b      	mov	r3, r5
 800cd7e:	f7f3 fc3f 	bl	8000600 <__aeabi_dmul>
 800cd82:	a371      	add	r3, pc, #452	; (adr r3, 800cf48 <__ieee754_pow+0x730>)
 800cd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd88:	f7f3 fa84 	bl	8000294 <__adddf3>
 800cd8c:	4606      	mov	r6, r0
 800cd8e:	460f      	mov	r7, r1
 800cd90:	4622      	mov	r2, r4
 800cd92:	462b      	mov	r3, r5
 800cd94:	4620      	mov	r0, r4
 800cd96:	4629      	mov	r1, r5
 800cd98:	f7f3 fc32 	bl	8000600 <__aeabi_dmul>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4630      	mov	r0, r6
 800cda2:	4639      	mov	r1, r7
 800cda4:	f7f3 fc2c 	bl	8000600 <__aeabi_dmul>
 800cda8:	4642      	mov	r2, r8
 800cdaa:	4604      	mov	r4, r0
 800cdac:	460d      	mov	r5, r1
 800cdae:	464b      	mov	r3, r9
 800cdb0:	ec51 0b18 	vmov	r0, r1, d8
 800cdb4:	f7f3 fa6e 	bl	8000294 <__adddf3>
 800cdb8:	ec53 2b19 	vmov	r2, r3, d9
 800cdbc:	f7f3 fc20 	bl	8000600 <__aeabi_dmul>
 800cdc0:	4622      	mov	r2, r4
 800cdc2:	462b      	mov	r3, r5
 800cdc4:	f7f3 fa66 	bl	8000294 <__adddf3>
 800cdc8:	4642      	mov	r2, r8
 800cdca:	4682      	mov	sl, r0
 800cdcc:	468b      	mov	fp, r1
 800cdce:	464b      	mov	r3, r9
 800cdd0:	4640      	mov	r0, r8
 800cdd2:	4649      	mov	r1, r9
 800cdd4:	f7f3 fc14 	bl	8000600 <__aeabi_dmul>
 800cdd8:	2200      	movs	r2, #0
 800cdda:	4b6b      	ldr	r3, [pc, #428]	; (800cf88 <__ieee754_pow+0x770>)
 800cddc:	4606      	mov	r6, r0
 800cdde:	460f      	mov	r7, r1
 800cde0:	f7f3 fa58 	bl	8000294 <__adddf3>
 800cde4:	4652      	mov	r2, sl
 800cde6:	465b      	mov	r3, fp
 800cde8:	f7f3 fa54 	bl	8000294 <__adddf3>
 800cdec:	2000      	movs	r0, #0
 800cdee:	460d      	mov	r5, r1
 800cdf0:	460b      	mov	r3, r1
 800cdf2:	4604      	mov	r4, r0
 800cdf4:	4602      	mov	r2, r0
 800cdf6:	4649      	mov	r1, r9
 800cdf8:	4640      	mov	r0, r8
 800cdfa:	f7f3 fc01 	bl	8000600 <__aeabi_dmul>
 800cdfe:	2200      	movs	r2, #0
 800ce00:	4680      	mov	r8, r0
 800ce02:	4689      	mov	r9, r1
 800ce04:	4b60      	ldr	r3, [pc, #384]	; (800cf88 <__ieee754_pow+0x770>)
 800ce06:	4620      	mov	r0, r4
 800ce08:	4629      	mov	r1, r5
 800ce0a:	f7f3 fa41 	bl	8000290 <__aeabi_dsub>
 800ce0e:	4632      	mov	r2, r6
 800ce10:	463b      	mov	r3, r7
 800ce12:	f7f3 fa3d 	bl	8000290 <__aeabi_dsub>
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	4650      	mov	r0, sl
 800ce1c:	4659      	mov	r1, fp
 800ce1e:	f7f3 fa37 	bl	8000290 <__aeabi_dsub>
 800ce22:	ec53 2b18 	vmov	r2, r3, d8
 800ce26:	f7f3 fbeb 	bl	8000600 <__aeabi_dmul>
 800ce2a:	4606      	mov	r6, r0
 800ce2c:	460f      	mov	r7, r1
 800ce2e:	4622      	mov	r2, r4
 800ce30:	462b      	mov	r3, r5
 800ce32:	ec51 0b19 	vmov	r0, r1, d9
 800ce36:	f7f3 fbe3 	bl	8000600 <__aeabi_dmul>
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	460b      	mov	r3, r1
 800ce3e:	4630      	mov	r0, r6
 800ce40:	4639      	mov	r1, r7
 800ce42:	f7f3 fa27 	bl	8000294 <__adddf3>
 800ce46:	4606      	mov	r6, r0
 800ce48:	460f      	mov	r7, r1
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4640      	mov	r0, r8
 800ce50:	4649      	mov	r1, r9
 800ce52:	f7f3 fa1f 	bl	8000294 <__adddf3>
 800ce56:	2000      	movs	r0, #0
 800ce58:	460d      	mov	r5, r1
 800ce5a:	4604      	mov	r4, r0
 800ce5c:	a33c      	add	r3, pc, #240	; (adr r3, 800cf50 <__ieee754_pow+0x738>)
 800ce5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce62:	f7f3 fbcd 	bl	8000600 <__aeabi_dmul>
 800ce66:	4642      	mov	r2, r8
 800ce68:	464b      	mov	r3, r9
 800ce6a:	ec41 0b18 	vmov	d8, r0, r1
 800ce6e:	4620      	mov	r0, r4
 800ce70:	4629      	mov	r1, r5
 800ce72:	f7f3 fa0d 	bl	8000290 <__aeabi_dsub>
 800ce76:	4602      	mov	r2, r0
 800ce78:	460b      	mov	r3, r1
 800ce7a:	4630      	mov	r0, r6
 800ce7c:	4639      	mov	r1, r7
 800ce7e:	f7f3 fa07 	bl	8000290 <__aeabi_dsub>
 800ce82:	a335      	add	r3, pc, #212	; (adr r3, 800cf58 <__ieee754_pow+0x740>)
 800ce84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce88:	f7f3 fbba 	bl	8000600 <__aeabi_dmul>
 800ce8c:	4606      	mov	r6, r0
 800ce8e:	460f      	mov	r7, r1
 800ce90:	4620      	mov	r0, r4
 800ce92:	4629      	mov	r1, r5
 800ce94:	a332      	add	r3, pc, #200	; (adr r3, 800cf60 <__ieee754_pow+0x748>)
 800ce96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9a:	f7f3 fbb1 	bl	8000600 <__aeabi_dmul>
 800ce9e:	4602      	mov	r2, r0
 800cea0:	460b      	mov	r3, r1
 800cea2:	4630      	mov	r0, r6
 800cea4:	4639      	mov	r1, r7
 800cea6:	f7f3 f9f5 	bl	8000294 <__adddf3>
 800ceaa:	9a07      	ldr	r2, [sp, #28]
 800ceac:	4b37      	ldr	r3, [pc, #220]	; (800cf8c <__ieee754_pow+0x774>)
 800ceae:	4413      	add	r3, r2
 800ceb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb4:	f7f3 f9ee 	bl	8000294 <__adddf3>
 800ceb8:	4682      	mov	sl, r0
 800ceba:	9805      	ldr	r0, [sp, #20]
 800cebc:	468b      	mov	fp, r1
 800cebe:	f7f3 fb35 	bl	800052c <__aeabi_i2d>
 800cec2:	9a07      	ldr	r2, [sp, #28]
 800cec4:	4b32      	ldr	r3, [pc, #200]	; (800cf90 <__ieee754_pow+0x778>)
 800cec6:	4606      	mov	r6, r0
 800cec8:	460f      	mov	r7, r1
 800ceca:	4413      	add	r3, r2
 800cecc:	4652      	mov	r2, sl
 800cece:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ced2:	ec51 0b18 	vmov	r0, r1, d8
 800ced6:	465b      	mov	r3, fp
 800ced8:	f7f3 f9dc 	bl	8000294 <__adddf3>
 800cedc:	4642      	mov	r2, r8
 800cede:	464b      	mov	r3, r9
 800cee0:	f7f3 f9d8 	bl	8000294 <__adddf3>
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	f7f3 f9d4 	bl	8000294 <__adddf3>
 800ceec:	2000      	movs	r0, #0
 800ceee:	4632      	mov	r2, r6
 800cef0:	463b      	mov	r3, r7
 800cef2:	4604      	mov	r4, r0
 800cef4:	460d      	mov	r5, r1
 800cef6:	f7f3 f9cb 	bl	8000290 <__aeabi_dsub>
 800cefa:	4642      	mov	r2, r8
 800cefc:	464b      	mov	r3, r9
 800cefe:	f7f3 f9c7 	bl	8000290 <__aeabi_dsub>
 800cf02:	ec53 2b18 	vmov	r2, r3, d8
 800cf06:	f7f3 f9c3 	bl	8000290 <__aeabi_dsub>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	4650      	mov	r0, sl
 800cf10:	4659      	mov	r1, fp
 800cf12:	e610      	b.n	800cb36 <__ieee754_pow+0x31e>
 800cf14:	2401      	movs	r4, #1
 800cf16:	e6a1      	b.n	800cc5c <__ieee754_pow+0x444>
 800cf18:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800cf68 <__ieee754_pow+0x750>
 800cf1c:	e617      	b.n	800cb4e <__ieee754_pow+0x336>
 800cf1e:	bf00      	nop
 800cf20:	4a454eef 	.word	0x4a454eef
 800cf24:	3fca7e28 	.word	0x3fca7e28
 800cf28:	93c9db65 	.word	0x93c9db65
 800cf2c:	3fcd864a 	.word	0x3fcd864a
 800cf30:	a91d4101 	.word	0xa91d4101
 800cf34:	3fd17460 	.word	0x3fd17460
 800cf38:	518f264d 	.word	0x518f264d
 800cf3c:	3fd55555 	.word	0x3fd55555
 800cf40:	db6fabff 	.word	0xdb6fabff
 800cf44:	3fdb6db6 	.word	0x3fdb6db6
 800cf48:	33333303 	.word	0x33333303
 800cf4c:	3fe33333 	.word	0x3fe33333
 800cf50:	e0000000 	.word	0xe0000000
 800cf54:	3feec709 	.word	0x3feec709
 800cf58:	dc3a03fd 	.word	0xdc3a03fd
 800cf5c:	3feec709 	.word	0x3feec709
 800cf60:	145b01f5 	.word	0x145b01f5
 800cf64:	be3e2fe0 	.word	0xbe3e2fe0
 800cf68:	00000000 	.word	0x00000000
 800cf6c:	3ff00000 	.word	0x3ff00000
 800cf70:	7ff00000 	.word	0x7ff00000
 800cf74:	43400000 	.word	0x43400000
 800cf78:	0003988e 	.word	0x0003988e
 800cf7c:	000bb679 	.word	0x000bb679
 800cf80:	0800d890 	.word	0x0800d890
 800cf84:	3ff00000 	.word	0x3ff00000
 800cf88:	40080000 	.word	0x40080000
 800cf8c:	0800d8b0 	.word	0x0800d8b0
 800cf90:	0800d8a0 	.word	0x0800d8a0
 800cf94:	a3b5      	add	r3, pc, #724	; (adr r3, 800d26c <__ieee754_pow+0xa54>)
 800cf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9a:	4640      	mov	r0, r8
 800cf9c:	4649      	mov	r1, r9
 800cf9e:	f7f3 f979 	bl	8000294 <__adddf3>
 800cfa2:	4622      	mov	r2, r4
 800cfa4:	462b      	mov	r3, r5
 800cfa6:	ec41 0b1a 	vmov	d10, r0, r1
 800cfaa:	4630      	mov	r0, r6
 800cfac:	4639      	mov	r1, r7
 800cfae:	f7f3 f96f 	bl	8000290 <__aeabi_dsub>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	460b      	mov	r3, r1
 800cfb6:	ec51 0b1a 	vmov	r0, r1, d10
 800cfba:	f7f3 fdb1 	bl	8000b20 <__aeabi_dcmpgt>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	f47f ae04 	bne.w	800cbcc <__ieee754_pow+0x3b4>
 800cfc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cfc8:	4aa3      	ldr	r2, [pc, #652]	; (800d258 <__ieee754_pow+0xa40>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	f340 8109 	ble.w	800d1e2 <__ieee754_pow+0x9ca>
 800cfd0:	151b      	asrs	r3, r3, #20
 800cfd2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cfd6:	4ea1      	ldr	r6, [pc, #644]	; (800d25c <__ieee754_pow+0xa44>)
 800cfd8:	2000      	movs	r0, #0
 800cfda:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cfde:	f1bb 0f00 	cmp.w	fp, #0
 800cfe2:	fa4a f303 	asr.w	r3, sl, r3
 800cfe6:	445b      	add	r3, fp
 800cfe8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cfec:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cff0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cff4:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cff8:	fa46 f602 	asr.w	r6, r6, r2
 800cffc:	f1c2 0214 	rsb	r2, r2, #20
 800d000:	ea23 0106 	bic.w	r1, r3, r6
 800d004:	fa4a fa02 	asr.w	sl, sl, r2
 800d008:	4602      	mov	r2, r0
 800d00a:	4620      	mov	r0, r4
 800d00c:	460b      	mov	r3, r1
 800d00e:	4629      	mov	r1, r5
 800d010:	bfb8      	it	lt
 800d012:	f1ca 0a00 	rsblt	sl, sl, #0
 800d016:	f7f3 f93b 	bl	8000290 <__aeabi_dsub>
 800d01a:	ec41 0b19 	vmov	d9, r0, r1
 800d01e:	4642      	mov	r2, r8
 800d020:	464b      	mov	r3, r9
 800d022:	ec51 0b19 	vmov	r0, r1, d9
 800d026:	f7f3 f935 	bl	8000294 <__adddf3>
 800d02a:	2000      	movs	r0, #0
 800d02c:	460d      	mov	r5, r1
 800d02e:	4604      	mov	r4, r0
 800d030:	a379      	add	r3, pc, #484	; (adr r3, 800d218 <__ieee754_pow+0xa00>)
 800d032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d036:	f7f3 fae3 	bl	8000600 <__aeabi_dmul>
 800d03a:	4606      	mov	r6, r0
 800d03c:	460f      	mov	r7, r1
 800d03e:	4620      	mov	r0, r4
 800d040:	4629      	mov	r1, r5
 800d042:	ec53 2b19 	vmov	r2, r3, d9
 800d046:	f7f3 f923 	bl	8000290 <__aeabi_dsub>
 800d04a:	4602      	mov	r2, r0
 800d04c:	460b      	mov	r3, r1
 800d04e:	4640      	mov	r0, r8
 800d050:	4649      	mov	r1, r9
 800d052:	f7f3 f91d 	bl	8000290 <__aeabi_dsub>
 800d056:	a372      	add	r3, pc, #456	; (adr r3, 800d220 <__ieee754_pow+0xa08>)
 800d058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05c:	f7f3 fad0 	bl	8000600 <__aeabi_dmul>
 800d060:	4680      	mov	r8, r0
 800d062:	4689      	mov	r9, r1
 800d064:	4620      	mov	r0, r4
 800d066:	4629      	mov	r1, r5
 800d068:	a36f      	add	r3, pc, #444	; (adr r3, 800d228 <__ieee754_pow+0xa10>)
 800d06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06e:	f7f3 fac7 	bl	8000600 <__aeabi_dmul>
 800d072:	4602      	mov	r2, r0
 800d074:	460b      	mov	r3, r1
 800d076:	4640      	mov	r0, r8
 800d078:	4649      	mov	r1, r9
 800d07a:	f7f3 f90b 	bl	8000294 <__adddf3>
 800d07e:	4604      	mov	r4, r0
 800d080:	460d      	mov	r5, r1
 800d082:	4602      	mov	r2, r0
 800d084:	460b      	mov	r3, r1
 800d086:	4630      	mov	r0, r6
 800d088:	4639      	mov	r1, r7
 800d08a:	f7f3 f903 	bl	8000294 <__adddf3>
 800d08e:	4632      	mov	r2, r6
 800d090:	4680      	mov	r8, r0
 800d092:	4689      	mov	r9, r1
 800d094:	463b      	mov	r3, r7
 800d096:	f7f3 f8fb 	bl	8000290 <__aeabi_dsub>
 800d09a:	4602      	mov	r2, r0
 800d09c:	460b      	mov	r3, r1
 800d09e:	4620      	mov	r0, r4
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	f7f3 f8f5 	bl	8000290 <__aeabi_dsub>
 800d0a6:	4642      	mov	r2, r8
 800d0a8:	4606      	mov	r6, r0
 800d0aa:	460f      	mov	r7, r1
 800d0ac:	464b      	mov	r3, r9
 800d0ae:	4640      	mov	r0, r8
 800d0b0:	4649      	mov	r1, r9
 800d0b2:	f7f3 faa5 	bl	8000600 <__aeabi_dmul>
 800d0b6:	4604      	mov	r4, r0
 800d0b8:	460d      	mov	r5, r1
 800d0ba:	a35d      	add	r3, pc, #372	; (adr r3, 800d230 <__ieee754_pow+0xa18>)
 800d0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c0:	f7f3 fa9e 	bl	8000600 <__aeabi_dmul>
 800d0c4:	a35c      	add	r3, pc, #368	; (adr r3, 800d238 <__ieee754_pow+0xa20>)
 800d0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ca:	f7f3 f8e1 	bl	8000290 <__aeabi_dsub>
 800d0ce:	4622      	mov	r2, r4
 800d0d0:	462b      	mov	r3, r5
 800d0d2:	f7f3 fa95 	bl	8000600 <__aeabi_dmul>
 800d0d6:	a35a      	add	r3, pc, #360	; (adr r3, 800d240 <__ieee754_pow+0xa28>)
 800d0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0dc:	f7f3 f8da 	bl	8000294 <__adddf3>
 800d0e0:	4622      	mov	r2, r4
 800d0e2:	462b      	mov	r3, r5
 800d0e4:	f7f3 fa8c 	bl	8000600 <__aeabi_dmul>
 800d0e8:	a357      	add	r3, pc, #348	; (adr r3, 800d248 <__ieee754_pow+0xa30>)
 800d0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ee:	f7f3 f8cf 	bl	8000290 <__aeabi_dsub>
 800d0f2:	4622      	mov	r2, r4
 800d0f4:	462b      	mov	r3, r5
 800d0f6:	f7f3 fa83 	bl	8000600 <__aeabi_dmul>
 800d0fa:	a355      	add	r3, pc, #340	; (adr r3, 800d250 <__ieee754_pow+0xa38>)
 800d0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d100:	f7f3 f8c8 	bl	8000294 <__adddf3>
 800d104:	4622      	mov	r2, r4
 800d106:	462b      	mov	r3, r5
 800d108:	f7f3 fa7a 	bl	8000600 <__aeabi_dmul>
 800d10c:	4602      	mov	r2, r0
 800d10e:	460b      	mov	r3, r1
 800d110:	4640      	mov	r0, r8
 800d112:	4649      	mov	r1, r9
 800d114:	f7f3 f8bc 	bl	8000290 <__aeabi_dsub>
 800d118:	4604      	mov	r4, r0
 800d11a:	460d      	mov	r5, r1
 800d11c:	4602      	mov	r2, r0
 800d11e:	460b      	mov	r3, r1
 800d120:	4640      	mov	r0, r8
 800d122:	4649      	mov	r1, r9
 800d124:	f7f3 fa6c 	bl	8000600 <__aeabi_dmul>
 800d128:	2200      	movs	r2, #0
 800d12a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d12e:	ec41 0b19 	vmov	d9, r0, r1
 800d132:	4620      	mov	r0, r4
 800d134:	4629      	mov	r1, r5
 800d136:	f7f3 f8ab 	bl	8000290 <__aeabi_dsub>
 800d13a:	4602      	mov	r2, r0
 800d13c:	460b      	mov	r3, r1
 800d13e:	ec51 0b19 	vmov	r0, r1, d9
 800d142:	f7f3 fb87 	bl	8000854 <__aeabi_ddiv>
 800d146:	4632      	mov	r2, r6
 800d148:	4604      	mov	r4, r0
 800d14a:	460d      	mov	r5, r1
 800d14c:	463b      	mov	r3, r7
 800d14e:	4640      	mov	r0, r8
 800d150:	4649      	mov	r1, r9
 800d152:	f7f3 fa55 	bl	8000600 <__aeabi_dmul>
 800d156:	4632      	mov	r2, r6
 800d158:	463b      	mov	r3, r7
 800d15a:	f7f3 f89b 	bl	8000294 <__adddf3>
 800d15e:	4602      	mov	r2, r0
 800d160:	460b      	mov	r3, r1
 800d162:	4620      	mov	r0, r4
 800d164:	4629      	mov	r1, r5
 800d166:	f7f3 f893 	bl	8000290 <__aeabi_dsub>
 800d16a:	4642      	mov	r2, r8
 800d16c:	464b      	mov	r3, r9
 800d16e:	f7f3 f88f 	bl	8000290 <__aeabi_dsub>
 800d172:	460b      	mov	r3, r1
 800d174:	4602      	mov	r2, r0
 800d176:	493a      	ldr	r1, [pc, #232]	; (800d260 <__ieee754_pow+0xa48>)
 800d178:	2000      	movs	r0, #0
 800d17a:	f7f3 f889 	bl	8000290 <__aeabi_dsub>
 800d17e:	ec41 0b10 	vmov	d0, r0, r1
 800d182:	ee10 3a90 	vmov	r3, s1
 800d186:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d18a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d18e:	da2b      	bge.n	800d1e8 <__ieee754_pow+0x9d0>
 800d190:	4650      	mov	r0, sl
 800d192:	f000 f96d 	bl	800d470 <scalbn>
 800d196:	ec51 0b10 	vmov	r0, r1, d0
 800d19a:	ec53 2b18 	vmov	r2, r3, d8
 800d19e:	f7ff bbec 	b.w	800c97a <__ieee754_pow+0x162>
 800d1a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d1a6:	4b2f      	ldr	r3, [pc, #188]	; (800d264 <__ieee754_pow+0xa4c>)
 800d1a8:	429e      	cmp	r6, r3
 800d1aa:	f77f af0b 	ble.w	800cfc4 <__ieee754_pow+0x7ac>
 800d1ae:	4b2e      	ldr	r3, [pc, #184]	; (800d268 <__ieee754_pow+0xa50>)
 800d1b0:	440b      	add	r3, r1
 800d1b2:	4303      	orrs	r3, r0
 800d1b4:	d009      	beq.n	800d1ca <__ieee754_pow+0x9b2>
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	ec51 0b18 	vmov	r0, r1, d8
 800d1be:	f7f3 fc91 	bl	8000ae4 <__aeabi_dcmplt>
 800d1c2:	3800      	subs	r0, #0
 800d1c4:	bf18      	it	ne
 800d1c6:	2001      	movne	r0, #1
 800d1c8:	e446      	b.n	800ca58 <__ieee754_pow+0x240>
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	462b      	mov	r3, r5
 800d1ce:	f7f3 f85f 	bl	8000290 <__aeabi_dsub>
 800d1d2:	4642      	mov	r2, r8
 800d1d4:	464b      	mov	r3, r9
 800d1d6:	f7f3 fc99 	bl	8000b0c <__aeabi_dcmpge>
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	f43f aef2 	beq.w	800cfc4 <__ieee754_pow+0x7ac>
 800d1e0:	e7e9      	b.n	800d1b6 <__ieee754_pow+0x99e>
 800d1e2:	f04f 0a00 	mov.w	sl, #0
 800d1e6:	e71a      	b.n	800d01e <__ieee754_pow+0x806>
 800d1e8:	ec51 0b10 	vmov	r0, r1, d0
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	e7d4      	b.n	800d19a <__ieee754_pow+0x982>
 800d1f0:	2000      	movs	r0, #0
 800d1f2:	491b      	ldr	r1, [pc, #108]	; (800d260 <__ieee754_pow+0xa48>)
 800d1f4:	f7ff bb2f 	b.w	800c856 <__ieee754_pow+0x3e>
 800d1f8:	2000      	movs	r0, #0
 800d1fa:	2100      	movs	r1, #0
 800d1fc:	f7ff bb2b 	b.w	800c856 <__ieee754_pow+0x3e>
 800d200:	4630      	mov	r0, r6
 800d202:	4639      	mov	r1, r7
 800d204:	f7ff bb27 	b.w	800c856 <__ieee754_pow+0x3e>
 800d208:	9204      	str	r2, [sp, #16]
 800d20a:	f7ff bb79 	b.w	800c900 <__ieee754_pow+0xe8>
 800d20e:	2300      	movs	r3, #0
 800d210:	f7ff bb63 	b.w	800c8da <__ieee754_pow+0xc2>
 800d214:	f3af 8000 	nop.w
 800d218:	00000000 	.word	0x00000000
 800d21c:	3fe62e43 	.word	0x3fe62e43
 800d220:	fefa39ef 	.word	0xfefa39ef
 800d224:	3fe62e42 	.word	0x3fe62e42
 800d228:	0ca86c39 	.word	0x0ca86c39
 800d22c:	be205c61 	.word	0xbe205c61
 800d230:	72bea4d0 	.word	0x72bea4d0
 800d234:	3e663769 	.word	0x3e663769
 800d238:	c5d26bf1 	.word	0xc5d26bf1
 800d23c:	3ebbbd41 	.word	0x3ebbbd41
 800d240:	af25de2c 	.word	0xaf25de2c
 800d244:	3f11566a 	.word	0x3f11566a
 800d248:	16bebd93 	.word	0x16bebd93
 800d24c:	3f66c16c 	.word	0x3f66c16c
 800d250:	5555553e 	.word	0x5555553e
 800d254:	3fc55555 	.word	0x3fc55555
 800d258:	3fe00000 	.word	0x3fe00000
 800d25c:	000fffff 	.word	0x000fffff
 800d260:	3ff00000 	.word	0x3ff00000
 800d264:	4090cbff 	.word	0x4090cbff
 800d268:	3f6f3400 	.word	0x3f6f3400
 800d26c:	652b82fe 	.word	0x652b82fe
 800d270:	3c971547 	.word	0x3c971547

0800d274 <__ieee754_sqrt>:
 800d274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d278:	4e59      	ldr	r6, [pc, #356]	; (800d3e0 <__ieee754_sqrt+0x16c>)
 800d27a:	ee10 0a10 	vmov	r0, s0
 800d27e:	ee10 3a10 	vmov	r3, s0
 800d282:	ec55 4b10 	vmov	r4, r5, d0
 800d286:	43ae      	bics	r6, r5
 800d288:	462a      	mov	r2, r5
 800d28a:	4629      	mov	r1, r5
 800d28c:	d110      	bne.n	800d2b0 <__ieee754_sqrt+0x3c>
 800d28e:	ee10 2a10 	vmov	r2, s0
 800d292:	462b      	mov	r3, r5
 800d294:	f7f3 f9b4 	bl	8000600 <__aeabi_dmul>
 800d298:	4602      	mov	r2, r0
 800d29a:	460b      	mov	r3, r1
 800d29c:	4620      	mov	r0, r4
 800d29e:	4629      	mov	r1, r5
 800d2a0:	f7f2 fff8 	bl	8000294 <__adddf3>
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	460d      	mov	r5, r1
 800d2a8:	ec45 4b10 	vmov	d0, r4, r5
 800d2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2b0:	2d00      	cmp	r5, #0
 800d2b2:	dc10      	bgt.n	800d2d6 <__ieee754_sqrt+0x62>
 800d2b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d2b8:	4330      	orrs	r0, r6
 800d2ba:	d0f5      	beq.n	800d2a8 <__ieee754_sqrt+0x34>
 800d2bc:	b15d      	cbz	r5, 800d2d6 <__ieee754_sqrt+0x62>
 800d2be:	ee10 2a10 	vmov	r2, s0
 800d2c2:	462b      	mov	r3, r5
 800d2c4:	ee10 0a10 	vmov	r0, s0
 800d2c8:	f7f2 ffe2 	bl	8000290 <__aeabi_dsub>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	f7f3 fac0 	bl	8000854 <__aeabi_ddiv>
 800d2d4:	e7e6      	b.n	800d2a4 <__ieee754_sqrt+0x30>
 800d2d6:	1512      	asrs	r2, r2, #20
 800d2d8:	d07a      	beq.n	800d3d0 <__ieee754_sqrt+0x15c>
 800d2da:	07d4      	lsls	r4, r2, #31
 800d2dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d2e0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d2e4:	f04f 0400 	mov.w	r4, #0
 800d2e8:	bf58      	it	pl
 800d2ea:	0fda      	lsrpl	r2, r3, #31
 800d2ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d2f0:	bf58      	it	pl
 800d2f2:	005b      	lslpl	r3, r3, #1
 800d2f4:	f04f 0516 	mov.w	r5, #22
 800d2f8:	bf58      	it	pl
 800d2fa:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d2fe:	4620      	mov	r0, r4
 800d300:	0fda      	lsrs	r2, r3, #31
 800d302:	107f      	asrs	r7, r7, #1
 800d304:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d308:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d30c:	005b      	lsls	r3, r3, #1
 800d30e:	1886      	adds	r6, r0, r2
 800d310:	428e      	cmp	r6, r1
 800d312:	bfde      	ittt	le
 800d314:	1b89      	suble	r1, r1, r6
 800d316:	18b0      	addle	r0, r6, r2
 800d318:	18a4      	addle	r4, r4, r2
 800d31a:	3d01      	subs	r5, #1
 800d31c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800d320:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d324:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d328:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d32c:	d1ef      	bne.n	800d30e <__ieee754_sqrt+0x9a>
 800d32e:	462a      	mov	r2, r5
 800d330:	f04f 0e20 	mov.w	lr, #32
 800d334:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d338:	4281      	cmp	r1, r0
 800d33a:	eb06 0c05 	add.w	ip, r6, r5
 800d33e:	dc02      	bgt.n	800d346 <__ieee754_sqrt+0xd2>
 800d340:	d113      	bne.n	800d36a <__ieee754_sqrt+0xf6>
 800d342:	459c      	cmp	ip, r3
 800d344:	d811      	bhi.n	800d36a <__ieee754_sqrt+0xf6>
 800d346:	f1bc 0f00 	cmp.w	ip, #0
 800d34a:	eb0c 0506 	add.w	r5, ip, r6
 800d34e:	da44      	bge.n	800d3da <__ieee754_sqrt+0x166>
 800d350:	2d00      	cmp	r5, #0
 800d352:	db42      	blt.n	800d3da <__ieee754_sqrt+0x166>
 800d354:	f100 0801 	add.w	r8, r0, #1
 800d358:	1a09      	subs	r1, r1, r0
 800d35a:	459c      	cmp	ip, r3
 800d35c:	4432      	add	r2, r6
 800d35e:	eba3 030c 	sub.w	r3, r3, ip
 800d362:	bf88      	it	hi
 800d364:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d368:	4640      	mov	r0, r8
 800d36a:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d36e:	f1be 0e01 	subs.w	lr, lr, #1
 800d372:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d376:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d37a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d37e:	d1db      	bne.n	800d338 <__ieee754_sqrt+0xc4>
 800d380:	430b      	orrs	r3, r1
 800d382:	d006      	beq.n	800d392 <__ieee754_sqrt+0x11e>
 800d384:	1c50      	adds	r0, r2, #1
 800d386:	bf13      	iteet	ne
 800d388:	3201      	addne	r2, #1
 800d38a:	3401      	addeq	r4, #1
 800d38c:	4672      	moveq	r2, lr
 800d38e:	f022 0201 	bicne.w	r2, r2, #1
 800d392:	1063      	asrs	r3, r4, #1
 800d394:	07e1      	lsls	r1, r4, #31
 800d396:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d39a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d39e:	bf48      	it	mi
 800d3a0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d3a4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d3a8:	4614      	mov	r4, r2
 800d3aa:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d3ae:	e77b      	b.n	800d2a8 <__ieee754_sqrt+0x34>
 800d3b0:	0ad9      	lsrs	r1, r3, #11
 800d3b2:	3815      	subs	r0, #21
 800d3b4:	055b      	lsls	r3, r3, #21
 800d3b6:	2900      	cmp	r1, #0
 800d3b8:	d0fa      	beq.n	800d3b0 <__ieee754_sqrt+0x13c>
 800d3ba:	02cd      	lsls	r5, r1, #11
 800d3bc:	d50a      	bpl.n	800d3d4 <__ieee754_sqrt+0x160>
 800d3be:	f1c2 0420 	rsb	r4, r2, #32
 800d3c2:	1e55      	subs	r5, r2, #1
 800d3c4:	fa23 f404 	lsr.w	r4, r3, r4
 800d3c8:	4093      	lsls	r3, r2
 800d3ca:	1b42      	subs	r2, r0, r5
 800d3cc:	4321      	orrs	r1, r4
 800d3ce:	e784      	b.n	800d2da <__ieee754_sqrt+0x66>
 800d3d0:	4610      	mov	r0, r2
 800d3d2:	e7f0      	b.n	800d3b6 <__ieee754_sqrt+0x142>
 800d3d4:	0049      	lsls	r1, r1, #1
 800d3d6:	3201      	adds	r2, #1
 800d3d8:	e7ef      	b.n	800d3ba <__ieee754_sqrt+0x146>
 800d3da:	4680      	mov	r8, r0
 800d3dc:	e7bc      	b.n	800d358 <__ieee754_sqrt+0xe4>
 800d3de:	bf00      	nop
 800d3e0:	7ff00000 	.word	0x7ff00000

0800d3e4 <with_errno>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	4604      	mov	r4, r0
 800d3e8:	460d      	mov	r5, r1
 800d3ea:	4616      	mov	r6, r2
 800d3ec:	f7fe f976 	bl	800b6dc <__errno>
 800d3f0:	4629      	mov	r1, r5
 800d3f2:	6006      	str	r6, [r0, #0]
 800d3f4:	4620      	mov	r0, r4
 800d3f6:	bd70      	pop	{r4, r5, r6, pc}

0800d3f8 <xflow>:
 800d3f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d3fa:	4614      	mov	r4, r2
 800d3fc:	461d      	mov	r5, r3
 800d3fe:	b108      	cbz	r0, 800d404 <xflow+0xc>
 800d400:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d404:	4620      	mov	r0, r4
 800d406:	4629      	mov	r1, r5
 800d408:	e9cd 2300 	strd	r2, r3, [sp]
 800d40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d410:	f7f3 f8f6 	bl	8000600 <__aeabi_dmul>
 800d414:	2222      	movs	r2, #34	; 0x22
 800d416:	b003      	add	sp, #12
 800d418:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d41c:	f7ff bfe2 	b.w	800d3e4 <with_errno>

0800d420 <__math_uflow>:
 800d420:	b508      	push	{r3, lr}
 800d422:	2200      	movs	r2, #0
 800d424:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d428:	f7ff ffe6 	bl	800d3f8 <xflow>
 800d42c:	ec41 0b10 	vmov	d0, r0, r1
 800d430:	bd08      	pop	{r3, pc}

0800d432 <__math_oflow>:
 800d432:	b508      	push	{r3, lr}
 800d434:	2200      	movs	r2, #0
 800d436:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d43a:	f7ff ffdd 	bl	800d3f8 <xflow>
 800d43e:	ec41 0b10 	vmov	d0, r0, r1
 800d442:	bd08      	pop	{r3, pc}

0800d444 <fabs>:
 800d444:	ec51 0b10 	vmov	r0, r1, d0
 800d448:	ee10 2a10 	vmov	r2, s0
 800d44c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d450:	ec43 2b10 	vmov	d0, r2, r3
 800d454:	4770      	bx	lr

0800d456 <finite>:
 800d456:	b082      	sub	sp, #8
 800d458:	ed8d 0b00 	vstr	d0, [sp]
 800d45c:	9801      	ldr	r0, [sp, #4]
 800d45e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d462:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d466:	0fc0      	lsrs	r0, r0, #31
 800d468:	b002      	add	sp, #8
 800d46a:	4770      	bx	lr
 800d46c:	0000      	movs	r0, r0
	...

0800d470 <scalbn>:
 800d470:	b570      	push	{r4, r5, r6, lr}
 800d472:	ec55 4b10 	vmov	r4, r5, d0
 800d476:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d47a:	4606      	mov	r6, r0
 800d47c:	462b      	mov	r3, r5
 800d47e:	b99a      	cbnz	r2, 800d4a8 <scalbn+0x38>
 800d480:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d484:	4323      	orrs	r3, r4
 800d486:	d036      	beq.n	800d4f6 <scalbn+0x86>
 800d488:	4b39      	ldr	r3, [pc, #228]	; (800d570 <scalbn+0x100>)
 800d48a:	4629      	mov	r1, r5
 800d48c:	2200      	movs	r2, #0
 800d48e:	ee10 0a10 	vmov	r0, s0
 800d492:	f7f3 f8b5 	bl	8000600 <__aeabi_dmul>
 800d496:	4b37      	ldr	r3, [pc, #220]	; (800d574 <scalbn+0x104>)
 800d498:	4604      	mov	r4, r0
 800d49a:	460d      	mov	r5, r1
 800d49c:	429e      	cmp	r6, r3
 800d49e:	da10      	bge.n	800d4c2 <scalbn+0x52>
 800d4a0:	a32b      	add	r3, pc, #172	; (adr r3, 800d550 <scalbn+0xe0>)
 800d4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4a6:	e03a      	b.n	800d51e <scalbn+0xae>
 800d4a8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d4ac:	428a      	cmp	r2, r1
 800d4ae:	d10c      	bne.n	800d4ca <scalbn+0x5a>
 800d4b0:	ee10 2a10 	vmov	r2, s0
 800d4b4:	4620      	mov	r0, r4
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f2 feec 	bl	8000294 <__adddf3>
 800d4bc:	4604      	mov	r4, r0
 800d4be:	460d      	mov	r5, r1
 800d4c0:	e019      	b.n	800d4f6 <scalbn+0x86>
 800d4c2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d4c6:	460b      	mov	r3, r1
 800d4c8:	3a36      	subs	r2, #54	; 0x36
 800d4ca:	4432      	add	r2, r6
 800d4cc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d4d0:	428a      	cmp	r2, r1
 800d4d2:	dd08      	ble.n	800d4e6 <scalbn+0x76>
 800d4d4:	2d00      	cmp	r5, #0
 800d4d6:	a120      	add	r1, pc, #128	; (adr r1, 800d558 <scalbn+0xe8>)
 800d4d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4dc:	da1c      	bge.n	800d518 <scalbn+0xa8>
 800d4de:	a120      	add	r1, pc, #128	; (adr r1, 800d560 <scalbn+0xf0>)
 800d4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4e4:	e018      	b.n	800d518 <scalbn+0xa8>
 800d4e6:	2a00      	cmp	r2, #0
 800d4e8:	dd08      	ble.n	800d4fc <scalbn+0x8c>
 800d4ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d4ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d4f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d4f6:	ec45 4b10 	vmov	d0, r4, r5
 800d4fa:	bd70      	pop	{r4, r5, r6, pc}
 800d4fc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d500:	da19      	bge.n	800d536 <scalbn+0xc6>
 800d502:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d506:	429e      	cmp	r6, r3
 800d508:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d50c:	dd0a      	ble.n	800d524 <scalbn+0xb4>
 800d50e:	a112      	add	r1, pc, #72	; (adr r1, 800d558 <scalbn+0xe8>)
 800d510:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1e2      	bne.n	800d4de <scalbn+0x6e>
 800d518:	a30f      	add	r3, pc, #60	; (adr r3, 800d558 <scalbn+0xe8>)
 800d51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51e:	f7f3 f86f 	bl	8000600 <__aeabi_dmul>
 800d522:	e7cb      	b.n	800d4bc <scalbn+0x4c>
 800d524:	a10a      	add	r1, pc, #40	; (adr r1, 800d550 <scalbn+0xe0>)
 800d526:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d0b8      	beq.n	800d4a0 <scalbn+0x30>
 800d52e:	a10e      	add	r1, pc, #56	; (adr r1, 800d568 <scalbn+0xf8>)
 800d530:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d534:	e7b4      	b.n	800d4a0 <scalbn+0x30>
 800d536:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d53a:	3236      	adds	r2, #54	; 0x36
 800d53c:	4620      	mov	r0, r4
 800d53e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d542:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d546:	2200      	movs	r2, #0
 800d548:	4b0b      	ldr	r3, [pc, #44]	; (800d578 <scalbn+0x108>)
 800d54a:	e7e8      	b.n	800d51e <scalbn+0xae>
 800d54c:	f3af 8000 	nop.w
 800d550:	c2f8f359 	.word	0xc2f8f359
 800d554:	01a56e1f 	.word	0x01a56e1f
 800d558:	8800759c 	.word	0x8800759c
 800d55c:	7e37e43c 	.word	0x7e37e43c
 800d560:	8800759c 	.word	0x8800759c
 800d564:	fe37e43c 	.word	0xfe37e43c
 800d568:	c2f8f359 	.word	0xc2f8f359
 800d56c:	81a56e1f 	.word	0x81a56e1f
 800d570:	43500000 	.word	0x43500000
 800d574:	ffff3cb0 	.word	0xffff3cb0
 800d578:	3c900000 	.word	0x3c900000

0800d57c <_init>:
 800d57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d57e:	bf00      	nop
 800d580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d582:	bc08      	pop	{r3}
 800d584:	469e      	mov	lr, r3
 800d586:	4770      	bx	lr

0800d588 <_fini>:
 800d588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58a:	bf00      	nop
 800d58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d58e:	bc08      	pop	{r3}
 800d590:	469e      	mov	lr, r3
 800d592:	4770      	bx	lr
