[Inputs]
CLK
reset
=getin[15:0]=
=getin2[15:0]=
[Outputs]
=top_of_stack[15:0]=
=second_of_stack[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel final_processor

