 
****************************************
Report : area
Design : crossbar_one_hot_seq
Version: J-2014.09-SP3
Date   : Mon Jun 21 06:21:13 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140lvttt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/unzipped/tcbn28hpcplusbwp30p140lvt_190a/tcbn28hpcplusbwp30p140lvt_180a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140lvt_180a/tcbn28hpcplusbwp30p140lvttt0p8v25c.db)

Number of ports:                         1315
Number of nets:                         10547
Number of cells:                          576
Number of combinational cells:            528
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        528
Number of references:                      49

Combinational area:              11006.351996
Buf/Inv area:                     1217.537972
Noncombinational area:           34452.179714
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 45458.531710
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -------------------------------------------------------------------------------
crossbar_one_hot_seq              45458.5317    100.0    598.7520      0.0000  0.0000  crossbar_one_hot_seq
bottom_half_0__mux_tree             409.7520      0.9    347.3820     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_0
bottom_half_10__mux_tree            444.7800      1.0    382.4100     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_6
bottom_half_11__mux_tree            441.5040      1.0    379.1340     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_5
bottom_half_12__mux_tree            424.4940      0.9    360.1080     64.3860  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_4
bottom_half_13__mux_tree            449.3160      1.0    386.9460     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_3
bottom_half_14__mux_tree            459.9000      1.0    397.5300     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_2
bottom_half_15__mux_tree            436.3380      1.0    373.9680     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_1
bottom_half_1__mux_tree             409.6260      0.9    347.2560     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_15
bottom_half_2__mux_tree             403.5780      0.9    341.2080     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_14
bottom_half_3__mux_tree             458.3880      1.0    396.0180     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_13
bottom_half_4__mux_tree             438.3540      1.0    375.9840     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_12
bottom_half_5__mux_tree             433.8180      1.0    371.4480     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_11
bottom_half_6__mux_tree             467.9640      1.0    405.5940     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_10
bottom_half_7__mux_tree             482.2020      1.1    419.8320     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_9
bottom_half_8__mux_tree             441.7560      1.0    379.3860     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_8
bottom_half_9__mux_tree             394.3800      0.9    332.0100     62.3700  0.0000  mux_tree_16_1_seq_DATA_WIDTH32_NUM_OUTPUT_DATA1_NUM_INPUT_DATA16_7
i_cmd_id_0__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_0
i_cmd_id_10__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_6
i_cmd_id_11__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_5
i_cmd_id_12__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_4
i_cmd_id_13__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_3
i_cmd_id_14__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_2
i_cmd_id_15__cmd_pipeline           165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_1
i_cmd_id_1__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_15
i_cmd_id_2__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_14
i_cmd_id_3__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_13
i_cmd_id_4__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_12
i_cmd_id_5__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_11
i_cmd_id_6__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_10
i_cmd_id_7__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_9
i_cmd_id_8__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_8
i_cmd_id_9__cmd_pipeline            165.8160      0.4      8.5680    157.2480  0.0000  cmd_wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_7
top_half_0__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_0
top_half_10__wire_pipeline         2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_6
top_half_11__wire_pipeline         2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_5
top_half_12__wire_pipeline         2200.9680      4.8    267.4980   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_4
top_half_13__wire_pipeline         2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_3
top_half_14__wire_pipeline         2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_2
top_half_15__wire_pipeline         2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_1
top_half_1__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_15
top_half_2__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_14
top_half_3__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_13
top_half_4__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_12
top_half_5__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_11
top_half_6__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_10
top_half_7__wire_pipeline          2200.5900      4.8    267.1200   1933.4700  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_9
top_half_8__wire_pipeline          2200.9680      4.8    267.1200   1933.8480  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_8
top_half_9__wire_pipeline          2200.9680      4.8    267.1200   1933.8480  0.0000  wire_binary_tree_1_16_seq_DATA_WIDTH32_NUM_OUTPUT_DATA16_NUM_INPUT_DATA1_7
--------------------------------  ----------  -------  ----------  ----------  ------  -------------------------------------------------------------------------------
Total                                                  11006.3520  34452.1797  0.0000

1
