# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831199

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 12920 
				add                 sp, sp, t1
i0000000000:	li                  x27, 10   
i0000000001:	fence.i                       
i0000000002:	addw                a1, a1, a3
i0000000003:	lw                  a1, 8(sp)           
i0000000004:	lb                  s1, 43(sp)          
i0000000005:	mulw                zero, a4, a6
i0000000006:	addi                sp, sp, -32
i0000000007:	slli                a2, a2, 32
i0000000008:	addi                s1, sp, 268
i0000000009:	srai                a5, a5, 16
i000000000a:	fence.i                       
i000000000b:	srli                s1, s1, 5 
i000000000c:	mul                 t1, a5, a1
i000000000d:	ori                 a5, a2, 866
i000000000e:	fence                         
i000000000f:	srliw               s8, s7, 1 
i0000000010:	fence                         
i0000000011:	sw                  s1, 56(sp)          
i0000000012:	sd                  a5, 8(sp)           
i0000000013:	addi                sp, sp, 0 
i0000000014:	fence                         
i0000000015:	ori                 s0, zero, 2019
i0000000016:	addiw               t0, t3, -833
i0000000017:	subw                zero, a1, a5
i0000000018:	fence.i                       
i0000000019:	sraw                a7, s1, s1
i000000001a:	subw                a5, a1, a5
i000000001b:	lw                  a3, -880(sp)        
i000000001c:	srai                a3, a3, 9 
i000000001d:	div                 t6, t3, t4
				la                  sp, begin_signature
				li                  t1, 6736  
				add                 sp, sp, t1
i000000001e:	sw                  a5, -1012(sp)       
i000000001f:	divw                s1, a3, a3
i0000000020:	srli                a2, a2, 4 
i0000000021:	subw                a2, a2, a3
i0000000022:	sb                  a3, 353(sp)         
i0000000023:	addw                a0, a0, a2
i0000000024:	divw                s5, s1, a5
i0000000025:	xor                 a5, a5, a5
i0000000026:	srli                s0, s0, 21
i0000000027:	lwu                 a5, 1080(sp)        
i0000000028:	srliw               a2, a2, 9 
				srli                a4, a4, 1 
				lwu                 t3, -1540(sp)       
				srai                s0, s0, 11
				srliw               tp, a5, 4 
				srai                s0, s0, 5 
				addi                a5, sp, 460
				lw                  s0, -116(sp)        
	
b0000000029:
				la                  x17, i000000003a    
				jalr                x0, x17, 0          
	
				srai                a5, a5, 1 
				fence                         
				remuw               s6, a5, a5
				fence                         
				remu                s0, s0, s1
				fence.i                       
				fence.i                       
i0000000029:	divw                a3, s1, s1
i000000002a:	lwu                 a3, 584(sp)         
i000000002b:	sd                  a0, -32(sp)         
				la                  sp, begin_signature
				li                  t1, 2696  
				add                 sp, sp, t1
i000000002c:	sw                  a2, -1964(sp)       
i000000002d:	sw                  a2, -748(sp)        
i000000002e:	addi                sp, sp, 48
i000000002f:	ld                  a4, 24(sp)          
i0000000030:	addi                sp, sp, -384
i0000000031:	slliw               a2, s1, 3 
i0000000032:	sd                  a5, 56(sp)          
i0000000033:	srli                a1, a1, 7 
i0000000034:	and                 a4, a4, s0
i0000000035:	add                 a5, a5, t5
i0000000036:	addw                a2, a3, a5
i0000000037:	ld                  a2, 48(sp)          
i0000000038:	addi                a2, sp, 228
i0000000039:	and                 a0, a0, a5
i000000003a:	lw                  a2, 1172(sp)        
i000000003b:	sltiu               s8, a7, 911
i000000003c:	sub                 a2, a2, a0
i000000003d:	srai                s0, s0, 6 
i000000003e:	addw                s1, s1, a5
i000000003f:	ld                  s1, 24(sp)          
i0000000040:	andi                s1, a2, 310
i0000000041:	addi                a4, s0, -426
i0000000042:	fence.i                       
i0000000043:	sltiu               a2, a2, -1193
i0000000044:	lb                  a5, -335(sp)        
i0000000045:	xor                 a2, a2, a1
i0000000046:	sd                  a5, -1144(sp)       
i0000000047:	or                  s1, s1, a2
i0000000048:	lbu                 s9, 1492(sp)        
i0000000049:	fence.i                       
i000000004a:	srli                a0, a0, 11
i000000004b:	sub                 t1, a0, zero
i000000004c:	addi                a2, sp, 176
i000000004d:	mulhsu              s1, tp, s9
i000000004e:	srliw               a6, a2, 26
i000000004f:	lb                  t5, -1159(sp)       
i0000000050:	sd                  a2, 8(sp)           
				li                  x25, 12   
				addi                x27, x27, 1
				la                  sp, begin_signature
				li                  t1, 10416 
				add                 sp, sp, t1
				ld                  a4, 24(sp)          
				lhu                 a5, 2022(sp)        
				ld                  s1, -456(sp)        
				mulw                s1, s3, s2
				add                 s1, s1, s2
				sb                  s4, 1792(sp)        
				lw                  a5, 96(sp)          
	
b0000000051:
				pre_branch_macro                        
				bge                 x25, x27, i000000003b
				post_branch_macro                       
	
				rem                 s1, a5, a4
				slli                s0, a7, 17
				sw                  s0, 60(sp)          
				srli                s1, s1, 3 
				srai                a4, a4, 7 
				srli                t2, a7, 58
				addiw               t6, t3, -723
				li                  x27, 10   
i0000000051:	divu                t3, s6, s10
i0000000052:	lw                  a1, 52(sp)          
i0000000053:	sh                  t4, 388(sp)         
i0000000054:	divw                tp, gp, s4
				la                  sp, begin_signature
				li                  t1, 7984  
				add                 sp, sp, t1
i0000000055:	sh                  s2, 1908(sp)        
i0000000056:	lw                  a5, 76(sp)          
i0000000057:	divu                a5, a4, a0
i0000000058:	slli                a5, a5, 20
i0000000059:	addw                a2, a2, a5
i000000005a:	addw                a2, t6, tp
				la                  sp, begin_signature
				li                  t1, 10064 
				add                 sp, sp, t1
i000000005b:	sw                  a3, 24(sp)          
i000000005c:	rem                 a2, s1, s1
i000000005d:	fence                         
i000000005e:	slliw               a2, s8, 17
i000000005f:	addi                s7, zero, 6
i0000000060:	remw                t6, s3, a7
i0000000061:	sd                  s0, 104(sp)         
i0000000062:	addi                a3, sp, 112
i0000000063:	mulhu               a2, s2, a0
i0000000064:	sraiw               a7, s1, 12
i0000000065:	slt                 a2, a5, a2
i0000000066:	fence                         
i0000000067:	lw                  a2, 64(sp)          
i0000000068:	fence.i                       
i0000000069:	srlw                s1, a5, a2
i000000006a:	srli                a3, a3, 15
i000000006b:	mulw                a0, a7, t1
i000000006c:	xor                 a4, a4, a3
i000000006d:	and                 a1, a1, a5
i000000006e:	srlw                s1, t5, a0
i000000006f:	srlw                s1, a0, s4
				la                  sp, begin_signature
				li                  t1, 3632  
				add                 sp, sp, t1
i0000000070:	sd                  a5, -480(sp)        
i0000000071:	addi                t6, zero, -32
i0000000072:	srai                a0, a0, 5 
i0000000073:	subw                a3, a3, a1
i0000000074:	add                 s5, zero, gp
i0000000075:	sw                  s0, 60(sp)          
i0000000076:	div                 s4, s2, tp
i0000000077:	srai                a5, a5, 7 
i0000000078:	lhu                 s10, 1616(sp)       
				li                  x18, 10   
				la                  sp, begin_signature
				li                  t1, 6824  
				add                 sp, sp, t1
				andi                a4, a4, 3 
				lhu                 s7, -372(sp)        
				lwu                 s0, -1484(sp)       
				addi                s0, s0, -24
				mulhsu              s1, t4, s7
				addi                sp, sp, -416
				srai                a4, a4, 4 
	
b0000000079:
				beq                 x27, x18, 1f        
				la                  x18, i000000005b    
				jalr                x10, x18, 0         
				1: li x27, 10                           
	
				slli                a4, a4, 12
				ori                 a4, a5, 1110
				addi                s1, sp, 472
				sd                  a4, 200(sp)         
				addi                sp, sp, 32
				auipc               t2, 25685 
				srli                s0, s0, 2 
i0000000079:	srli                a4, a4, 13
i000000007a:	divuw               s1, a2, s1
i000000007b:	divu                a5, a2, a2
i000000007c:	srli                a5, a5, 9 
i000000007d:	sraiw               s10, s1, 2
i000000007e:	mulhu               a2, s1, a5
i000000007f:	divw                a2, tp, s8
				la                  sp, begin_signature
				li                  t1, 9248  
				add                 sp, sp, t1
i0000000080:	lhu                 s8, 1156(sp)        
i0000000081:	srai                s1, s1, 17
i0000000082:	srli                s1, s1, 21
i0000000083:	addi                s1, sp, 380
i0000000084:	addi                s1, zero, -11
i0000000085:	lwu                 zero, -1140(sp)     
i0000000086:	remw                a5, a2, s1
i0000000087:	sw                  a5, 88(sp)          
i0000000088:	rem                 s1, gp, a4
i0000000089:	subw                a4, a4, s1
i000000008a:	mulw                a2, s1, s1
i000000008b:	fence.i                       
i000000008c:	sw                  a4, 64(sp)          
i000000008d:	mulhu               s3, a5, s1
i000000008e:	mulw                a5, a0, tp
i000000008f:	fence.i                       
i0000000090:	sub                 s0, s0, s1
i0000000091:	and                 a0, a0, a1
i0000000092:	remu                a5, s9, s5
i0000000093:	add                 s1, zero, a3
i0000000094:	sw                  a3, 36(sp)          
i0000000095:	sb                  a2, 294(sp)         
i0000000096:	lwu                 a2, 696(sp)         
i0000000097:	srlw                a5, a1, s0
i0000000098:	remw                s1, a2, a2
i0000000099:	remuw               s1, a4, t4
i000000009a:	sltiu               s7, t0, -296
i000000009b:	srai                a5, a5, 16
i000000009c:	mul                 a4, t0, t0
i000000009d:	fence                         
i000000009e:	addi                a1, a1, -24
i000000009f:	sub                 a4, a4, s0
i00000000a0:	sraiw               a6, a5, 10
				li                  x21, 10   
				sd                  t2, 1184(sp)        
				addw                a5, a5, s1
				subw                a4, a4, a5
				sd                  a5, 104(sp)         
				ld                  s7, -904(sp)        
				lw                  s1, 24(sp)          
				addi                sp, sp, -464
	
b00000000a1:
				beq                 x27, x21, 1f        
				jal                 x1, i000000008f     
				1: li x27, 10                           
	
				sub                 s0, s0, a4
				srli                a4, a4, 21
				ld                  gp, 48(sp)          
				srli                s1, s1, 2 
				srliw               t6, a7, 8 
				srlw                a5, a5, s1
				divw                s0, a4, a4
i00000000a1:	subw                a2, a2, a2
i00000000a2:	add                 a2, a2, a5
i00000000a3:	ld                  t0, 224(sp)         
i00000000a4:	sllw                a5, a2, a5
i00000000a5:	srli                a4, a4, 13
i00000000a6:	srlw                a2, s6, s8
i00000000a7:	fence                         
i00000000a8:	addw                a1, a1, s1
i00000000a9:	slliw               a5, s0, 26
i00000000aa:	subw                s1, s1, a1
i00000000ab:	lbu                 s1, -1201(sp)       
i00000000ac:	srli                a2, a2, 24
i00000000ad:	srai                a5, a5, 12
i00000000ae:	sll                 s8, t6, zero
				la                  sp, begin_signature
				li                  t1, 3784  
				add                 sp, sp, t1
i00000000af:	lhu                 a2, -708(sp)        
i00000000b0:	lui                 s1, 191484
				la                  sp, begin_signature
				li                  t1, 3320  
				add                 sp, sp, t1
i00000000b1:	lh                  a1, 910(sp)         
i00000000b2:	addi                sp, sp, 224
i00000000b3:	slli                a5, a5, 26
i00000000b4:	fence                         
i00000000b5:	divu                a3, a2, a5
i00000000b6:	lw                  a2, 32(sp)          
i00000000b7:	srli                a3, a3, 9 
i00000000b8:	sllw                t5, a2, a2
i00000000b9:	mulw                t1, s1, s1
i00000000ba:	divu                a2, t0, t3
i00000000bb:	add                 a1, a1, a2
i00000000bc:	srli                a5, a5, 25
				la                  sp, begin_signature
				li                  t1, 9408  
				add                 sp, sp, t1
i00000000bd:	sb                  a2, 699(sp)         
i00000000be:	divuw               gp, a2, a5
				la                  sp, begin_signature
				li                  t1, 5040  
				add                 sp, sp, t1
i00000000bf:	lh                  s4, 1748(sp)        
				la                  sp, begin_signature
				li                  t1, 8520  
				add                 sp, sp, t1
i00000000c0:	ld                  a5, 0(sp)           
i00000000c1:	slli                a2, t6, 52
				la                  sp, begin_signature
				li                  t1, 11280 
				add                 sp, sp, t1
i00000000c2:	sw                  t5, 16(sp)          
i00000000c3:	srai                s0, s0, 8 
i00000000c4:	ld                  a2, 160(sp)         
i00000000c5:	andi                a0, a0, -9
i00000000c6:	xor                 a5, a6, s0
i00000000c7:	srai                s0, s0, 5 
i00000000c8:	subw                t1, a2, a2
				li                  x23, 9    
				li                  x27, 10   
				mulw                s0, s5, s4
				lhu                 t3, 626(sp)         
				srai                a5, a5, 2 
				srai                a4, a4, 8 
				subw                a4, a4, a5
				addi                a4, sp, 184
				rem                 s1, a4, a5
	
b00000000c9:
				pre_branch_macro                        
				blt                 x27, x23, i00000000e7
				post_branch_macro                       
	
				srli                s0, s0, 2 
				srlw                s6, a5, s1
				lhu                 s1, 1218(sp)        
				lb                  s1, 1056(sp)        
				addi                a5, sp, 268
				divuw               s6, s1, s1
				sh                  s8, -1818(sp)       
				li                  x27, 10   
i00000000c9:	subw                a0, a0, a4
i00000000ca:	lw                  a4, 16(sp)          
i00000000cb:	divu                a2, t1, s3
i00000000cc:	addi                a0, a0, 4 
i00000000cd:	addi                s0, sp, 248
i00000000ce:	srli                s1, s1, 2 
i00000000cf:	ld                  s6, -1432(sp)       
i00000000d0:	srli                a2, a2, 6 
i00000000d1:	addw                s0, s0, a2
i00000000d2:	fsrmi               x0, 0     
i00000000d3:	ld                  a2, 136(sp)         
i00000000d4:	addi                sp, sp, -208
i00000000d5:	addi                sp, sp, -80
i00000000d6:	lwu                 a4, 1832(sp)        
i00000000d7:	mulhsu              t0, s2, a3
i00000000d8:	fence                         
