// Seed: 3502910925
module module_0;
  supply0 id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    output supply1 id_0
);
  wire _id_2;
  wire id_3;
  tri0 id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [1 : -1  -  id_2] id_5;
endmodule
module module_2 (
    output logic id_0,
    input  tri   id_1
);
  assign id_0 = -1;
  final
    @(negedge 1'h0 or posedge id_1) begin : LABEL_0
      id_0 <= -1;
    end
  assign id_0 = 1;
  assign id_0 = ~id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
