/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [13:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[4] ? in_data[26] : in_data[95];
  assign celloutsig_1_10z = celloutsig_1_6z ? celloutsig_1_4z[6] : celloutsig_1_1z;
  assign celloutsig_1_6z = in_data[175] ? in_data[168] : celloutsig_1_5z;
  assign celloutsig_1_16z = !(celloutsig_1_15z[7] ? celloutsig_1_4z[20] : celloutsig_1_0z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_4z | celloutsig_0_5z) & celloutsig_0_3z);
  assign celloutsig_1_11z = { celloutsig_1_2z[8:0], celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_7z[21:15], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } >= { in_data[58:50], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[180:142], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[161:123], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_18z } <= { celloutsig_1_7z[21:20], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[37:34] || celloutsig_0_1z[5:2];
  assign celloutsig_1_5z = celloutsig_1_4z[5] & ~(in_data[163]);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_2z[7]);
  assign celloutsig_0_9z = { in_data[34:15], celloutsig_0_4z } % { 1'h1, celloutsig_0_1z[6:2], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[14:12] % { 1'h1, celloutsig_0_9z[19:18] };
  assign celloutsig_1_0z = in_data[146:143] % { 1'h1, in_data[108:106] };
  assign celloutsig_1_4z = { in_data[142:126], celloutsig_1_0z } * { in_data[131:113], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_11z[9] ? { celloutsig_1_11z[5:1], celloutsig_1_12z, celloutsig_1_5z } : { in_data[138:127], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_7z[18] ? { celloutsig_1_2z[4:3], celloutsig_1_2z } : { celloutsig_1_4z[11:1], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_1_7z = ~ in_data[135:112];
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z[6:1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_19z = ^ { celloutsig_0_6z[9], celloutsig_0_10z };
  assign celloutsig_1_12z = in_data[187:177] >> { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_2z = { in_data[158:155], celloutsig_1_0z, celloutsig_1_0z } >> in_data[161:150];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[62:57], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[30:24], celloutsig_0_0z };
  assign celloutsig_1_13z = ~((celloutsig_1_5z & celloutsig_1_2z[8]) | (celloutsig_1_0z[1] & celloutsig_1_5z));
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_7z[19]) | (celloutsig_1_14z[14] & celloutsig_1_11z[8]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_2z[6]) | (in_data[185] & in_data[117]));
  assign celloutsig_1_9z = ~((celloutsig_1_7z[20] & celloutsig_1_7z[14]) | (celloutsig_1_1z & celloutsig_1_2z[5]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
