MODULE table(code$i, code$o)
VAR
    __ERROR__ : boolean;
    __SENTINEL__ : boolean;
    r02_01 : boolean;
    r03_01 : boolean;
    r04_01 : boolean;
    r05_01 : boolean;
    r06_01 : boolean;
    r07_01 : boolean;
-- end of VAR
DEFINE
    r02_out_o := TRUE;
    r02_out := r02_out_o;
    r02_in_i := TRUE;
    r02_in := r02_in_i;
    r02_progress := r02_fwd & !(r03_in | r05_in | r04_in | r07_in | r06_in);
    r02_fail := r02_in & !r02_out;
    r02_fwd := r02_in & r02_out;
    r03_out_o := 0sd16_1 = code$o;
    r03_out := r03_out_o;
    r03_in_i := 0sd16_1 = code$i;
    r03_in := r03_in_i;
    r03_progress := r03_fwd & !(r05_in | r04_in | r07_in | r06_in);
    r03_fail := r03_in & !r03_out;
    r03_fwd := r03_in & r03_out;
    r04_out_o := 0sd16_2 = code$o;
    r04_out := r04_out_o;
    r04_in_i := 0sd16_2 = code$i;
    r04_in := r04_in_i;
    r04_progress := r04_fwd & !FALSE;
    r04_fail := r04_in & !r04_out;
    r04_fwd := r04_in & r04_out;
    r05_out_o := 0sd16_3 = code$o;
    r05_out := r05_out_o;
    r05_in_i := 0sd16_3 = code$i;
    r05_in := r05_in_i;
    r05_progress := r05_fwd & !FALSE;
    r05_fail := r05_in & !r05_out;
    r05_fwd := r05_in & r05_out;
    r06_out_o := 0sd16_4 = code$o;
    r06_out := r06_out_o;
    r06_in_i := 0sd16_4 = code$i;
    r06_in := r06_in_i;
    r06_progress := r06_fwd & !FALSE;
    r06_fail := r06_in & !r06_out;
    r06_fwd := r06_in & r06_out;
    r07_out_o := 0sd16_5 = code$o;
    r07_out := r07_out_o;
    r07_in_i := 0sd16_5 = code$i;
    r07_in := r07_in_i;
    r07_progress := r07_fwd & !FALSE;
    r07_fail := r07_in & !r07_out;
    r07_fwd := r07_in & r07_out;
    r03_01_accept := r03_01 & r03_fwd;
    r03_01_fail := r03_01 & r03_fail;
    r03_01_acceptp := r03_01_accept & !r03_progress;
    r02_01_accept := r02_01 & r02_fwd;
    r02_01_fail := r02_01 & r02_fail;
    r02_01_acceptp := r02_01_accept & !r02_progress;
    r05_01_accept := r05_01 & r05_fwd;
    r05_01_fail := r05_01 & r05_fail;
    r05_01_acceptp := r05_01_accept & !r05_progress;
    r04_01_accept := r04_01 & r04_fwd;
    r04_01_fail := r04_01 & r04_fail;
    r04_01_acceptp := r04_01_accept & !r04_progress;
    r07_01_accept := r07_01 & r07_fwd;
    r07_01_fail := r07_01 & r07_fail;
    r07_01_acceptp := r07_01_accept & !r07_progress;
    r06_01_accept := r06_01 & r06_fwd;
    r06_01_fail := r06_01 & r06_fail;
    r06_01_acceptp := r06_01_accept & !r06_progress;INVARSPEC
    __ERROR__ -> r03_01 | r02_01 | r05_01 | r04_01 | r07_01 | r06_01 | __SENTINEL__

INIT
    r03_01 & r02_01 & r05_01 & r04_01 & r07_01 & r06_01 & !__ERROR__ & !__SENTINEL__;
ASSIGN
    next(__ERROR__) := r02_01_fail | r03_01_fail | r04_01_fail | r05_01_fail | r06_01_fail | r07_01_fail;
    next(__SENTINEL__) := r07_01_accept | __SENTINEL__;
    next(r02_01) := FALSE;
    next(r03_01) := r02_01_acceptp;
    next(r04_01) := r02_01_acceptp | r03_01_acceptp;
    next(r05_01) := r02_01_acceptp | r03_01_acceptp | r04_01_accept;
    next(r06_01) := r02_01_acceptp | r03_01_acceptp | r04_01_accept | r05_01_accept;
    next(r07_01) := r02_01_acceptp | r03_01_acceptp | r04_01_accept | r05_01_accept | r06_01_accept;
-- end of module table
