# -->START EXCLUDE FROM EXTERNAL
#**********************************************************************
#                                                                      *
#                          INTEL CONFIDENTIAL                          *
#                                                                      *
#  Copyright (c) 2016 Intel Corporation All Rights Reserved.           *
#  The source code contained or described herein and all documents     *
#  related to the source code ("Material") are owned by Intel          *
#  Corporation or its suppliers or licensors. Title to the Material    *
#  remains with Intel Corporation or its suppliers and licensors. The  *
#  Material contains trade secrets and proprietary and confidential    *
#  information of Intel or its suppliers and licensors. The Material   *
#  is protected by worldwide copyright and trade secret laws and treaty*
#  provisions. No part of the Material may be used, copied, reproduced,*
#  modified, published, uploaded, posted, transmitted, distributed, or *
#  disclosed in any way without Intel’s prior express written          *
#  permission.                                                         *
#                                                                      *
#  No license under any patent, copyright, trade secret or other       *
#  intellectual property right is granted to or conferred upon you by  *
#  disclosure or delivery of the Materials, either expressly, by       *
#  implication, inducement, estoppel or otherwise. Any license under   *
#  such intellectual property rights must be express and approved by   *
#  Intel in writing.                                                   *
#                                                                      *
# **********************************************************************

#-------------------------------------------------------------------------------
# Sunrise Point LP (SPT-LP)
#-------------------------------------------------------------------------------

SPT-LP_ACCUM_MPHY-LANE0-TXON-RXON_MMIO_ADDRESS=0xE370
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXON__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state

SPT-LP_ACCUM_MPHY-LANE0-TXON-RXOFF_MMIO_ADDRESS=0xE374
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state

SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXON_MMIO_ADDRESS=0xE378
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state

SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF_MMIO_ADDRESS=0xE37C
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state

SPT-LP_ACCUM_MPHY-LANE1-TXON-RXON_MMIO_ADDRESS=0xE380
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXON__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state

SPT-LP_ACCUM_MPHY-LANE1-TXON-RXOFF_MMIO_ADDRESS=0xE384
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state

SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXON_MMIO_ADDRESS=0xE388
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state

SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF_MMIO_ADDRESS=0xE38C
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state

SPT-LP_ACCUM_MPHY-LANE2-TXON-RXON_MMIO_ADDRESS=0xE390
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXON__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state

SPT-LP_ACCUM_MPHY-LANE2-TXON-RXOFF_MMIO_ADDRESS=0xE394
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state

SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXON_MMIO_ADDRESS=0xE398
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state

SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF_MMIO_ADDRESS=0xE39C
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state

SPT-LP_ACCUM_MPHY-LANE3-TXON-RXON_MMIO_ADDRESS=0xE3A0
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXON__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state

SPT-LP_ACCUM_MPHY-LANE3-TXON-RXOFF_MMIO_ADDRESS=0xE3A4
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state

SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXON_MMIO_ADDRESS=0xE3A8
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state

SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF_MMIO_ADDRESS=0xE3AC
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__METHOD=DIFF
SPT-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state

#-------------------------------------------------------------------------------
# Sunrise Point H (SPT-H)
#-------------------------------------------------------------------------------

SPT-H_ACCUM_MPHY-LANE0-TXON-RXON_MMIO_ADDRESS=0xE230
SPT-H_ACCUM_MPHY-LANE0-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE0-TXON-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE0-TXON-RXON__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state

SPT-H_ACCUM_MPHY-LANE0-TXON-RXOFF_MMIO_ADDRESS=0xE234
SPT-H_ACCUM_MPHY-LANE0-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE0-TXON-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE0-TXON-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state

SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXON_MMIO_ADDRESS=0xE238
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXON__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state

SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF_MMIO_ADDRESS=0xE23C
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state

SPT-H_ACCUM_MPHY-LANE1-TXON-RXON_MMIO_ADDRESS=0xE240
SPT-H_ACCUM_MPHY-LANE1-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE1-TXON-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE1-TXON-RXON__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state

SPT-H_ACCUM_MPHY-LANE1-TXON-RXOFF_MMIO_ADDRESS=0xE244
SPT-H_ACCUM_MPHY-LANE1-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE1-TXON-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE1-TXON-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state

SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXON_MMIO_ADDRESS=0xE248
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXON__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state

SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF_MMIO_ADDRESS=0xE24C
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state

SPT-H_ACCUM_MPHY-LANE2-TXON-RXON_MMIO_ADDRESS=0xE250
SPT-H_ACCUM_MPHY-LANE2-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE2-TXON-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE2-TXON-RXON__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state

SPT-H_ACCUM_MPHY-LANE2-TXON-RXOFF_MMIO_ADDRESS=0xE254
SPT-H_ACCUM_MPHY-LANE2-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE2-TXON-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE2-TXON-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state

SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXON_MMIO_ADDRESS=0xE258
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXON__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state

SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF_MMIO_ADDRESS=0xE25C
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state

SPT-H_ACCUM_MPHY-LANE3-TXON-RXON_MMIO_ADDRESS=0xE260
SPT-H_ACCUM_MPHY-LANE3-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE3-TXON-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE3-TXON-RXON__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state

SPT-H_ACCUM_MPHY-LANE3-TXON-RXOFF_MMIO_ADDRESS=0xE264
SPT-H_ACCUM_MPHY-LANE3-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE3-TXON-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE3-TXON-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state

SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXON_MMIO_ADDRESS=0xE268
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXON__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXON__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state

SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF_MMIO_ADDRESS=0xE26C
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__METHOD=DIFF
SPT-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------

KBP-H_ACCUM_MPHY-LANE0-TXON-RXON_MMIO_ADDRESS=0xE230
KBP-H_ACCUM_MPHY-LANE0-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE0-TXON-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE0-TXON-RXON__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state

KBP-H_ACCUM_MPHY-LANE0-TXON-RXOFF_MMIO_ADDRESS=0xE234
KBP-H_ACCUM_MPHY-LANE0-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE0-TXON-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE0-TXON-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state

KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXON_MMIO_ADDRESS=0xE238
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXON__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state

KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF_MMIO_ADDRESS=0xE23C
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE0-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state

KBP-H_ACCUM_MPHY-LANE1-TXON-RXON_MMIO_ADDRESS=0xE240
KBP-H_ACCUM_MPHY-LANE1-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE1-TXON-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE1-TXON-RXON__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state

KBP-H_ACCUM_MPHY-LANE1-TXON-RXOFF_MMIO_ADDRESS=0xE244
KBP-H_ACCUM_MPHY-LANE1-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE1-TXON-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE1-TXON-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state

KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXON_MMIO_ADDRESS=0xE248
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXON__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state

KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF_MMIO_ADDRESS=0xE24C
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE1-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state

KBP-H_ACCUM_MPHY-LANE2-TXON-RXON_MMIO_ADDRESS=0xE250
KBP-H_ACCUM_MPHY-LANE2-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE2-TXON-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE2-TXON-RXON__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state

KBP-H_ACCUM_MPHY-LANE2-TXON-RXOFF_MMIO_ADDRESS=0xE254
KBP-H_ACCUM_MPHY-LANE2-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE2-TXON-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE2-TXON-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state

KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXON_MMIO_ADDRESS=0xE258
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXON__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state

KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF_MMIO_ADDRESS=0xE25C
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE2-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state

KBP-H_ACCUM_MPHY-LANE3-TXON-RXON_MMIO_ADDRESS=0xE260
KBP-H_ACCUM_MPHY-LANE3-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE3-TXON-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE3-TXON-RXON__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state

KBP-H_ACCUM_MPHY-LANE3-TXON-RXOFF_MMIO_ADDRESS=0xE264
KBP-H_ACCUM_MPHY-LANE3-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE3-TXON-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE3-TXON-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state

KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXON_MMIO_ADDRESS=0xE268
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXON__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXON__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state

KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF_MMIO_ADDRESS=0xE26C
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__METHOD=DIFF
KBP-H_ACCUM_MPHY-LANE3-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state

# -->START EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------

CNP-LP_ACCUM_MPHY-LANE0-TXON-RXON_MMIO_ADDRESS=0x34
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXON__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx On state

CNP-LP_ACCUM_MPHY-LANE0-TXON-RXOFF_MMIO_ADDRESS=0x38
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE0-TXON-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx On & Rx Off state

CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXON_MMIO_ADDRESS=0x3C
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXON__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx On state

CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF_MMIO_ADDRESS=0x40
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE0-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 0 is in Tx Off & Rx Off state

CNP-LP_ACCUM_MPHY-LANE1-TXON-RXON_MMIO_ADDRESS=0x44
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXON__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx On state

CNP-LP_ACCUM_MPHY-LANE1-TXON-RXOFF_MMIO_ADDRESS=0x48
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE1-TXON-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx On & Rx Off state

CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXON_MMIO_ADDRESS=0x4C
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXON__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx On state

CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF_MMIO_ADDRESS=0x50
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE1-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 1 is in Tx Off & Rx Off state

CNP-LP_ACCUM_MPHY-LANE2-TXON-RXON_MMIO_ADDRESS=0x54
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXON__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx On state

CNP-LP_ACCUM_MPHY-LANE2-TXON-RXOFF_MMIO_ADDRESS=0x58
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE2-TXON-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx On & Rx Off state

CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXON_MMIO_ADDRESS=0x5C
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXON__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx On state

CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF_MMIO_ADDRESS=0x60
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE2-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 2 is in Tx Off & Rx Off state

CNP-LP_ACCUM_MPHY-LANE3-TXON-RXON_MMIO_ADDRESS=0x64
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXON__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx On state

CNP-LP_ACCUM_MPHY-LANE3-TXON-RXOFF_MMIO_ADDRESS=0x68
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE3-TXON-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx On & Rx Off state

CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXON_MMIO_ADDRESS=0x6C
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXON__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx On state

CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF_MMIO_ADDRESS=0x70
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__METHOD=DIFF
CNP-LP_ACCUM_MPHY-LANE3-TXOFF-RXOFF__DESCRIPTION=ModPhy lane 3 is in Tx Off & Rx Off state

# <--END EXCLUDE FROM NDA
# <--END EXCLUDE FROM EXTERNAL