//-----------------------------------------------------------------------------
// The confidential and proprietary information contained in this file may
// only be used by a person authorised under and to the extent permitted
// by a subsisting licensing agreement from ARM limited.
//
//            (C) COPYRIGHT 2006-2008 ARM limited.
//                ALL RIGHTS RESERVED
//
// This entire notice must be reproduced on all copies of this file
// and copies of this file may only be made by a person if such person is
// permitted to do so under the terms of a subsisting license agreement
// from ARM limited.
//
//      SVN Information
//
//      Checked In          : $Date: 2008-04-17 12:26:16 +0100 (Thu, 17 Apr 2008) $
//
//      Revision            : $Revision: 80952 $
//
//      Release Information : Cortex-M1-AT470-r1p0-00rel0
//-----------------------------------------------------------------------------
// Purpose : Remove defines from cm1_dbg_defs.v
//-----------------------------------------------------------------------------

`undef CM1_DEBUGKEY
`undef CM1_DBG_NVIC
`undef CM1_DBG_ITCM
`undef CM1_DBG_DTCM
`undef CM1_DBG_PERIP
`undef CM1_DBG_DW
`undef CM1_DBG_BPU
`undef CM1_DBG_CTL
`undef CM1_DBG_ROM
`undef CM1_DBG_DFSR
`undef CM1_DBG_DHCSR
`undef CM1_DBG_DCRSR
`undef CM1_DBG_DCRDR
`undef CM1_DBG_DEMCR
`undef CM1_DBG_BP_CTRL
`undef CM1_DBG_BP_COMP0
`undef CM1_DBG_BP_COMP1
`undef CM1_DBG_BP_COMP2
`undef CM1_DBG_BP_COMP3
`undef CM1_DBG_ROM_NVIC
`undef CM1_DBG_ROM_DW
`undef CM1_DBG_ROM_BPU
`undef CM1_DBG_ROM_END
`undef CM1_DBG_ROM_MEMTYPE
`undef CM1_DBG_ROM_PID4
`undef CM1_DBG_ROM_PID5
`undef CM1_DBG_ROM_PID6
`undef CM1_DBG_ROM_PID7
`undef CM1_DBG_ROM_PID0
`undef CM1_DBG_ROM_PID1
`undef CM1_DBG_ROM_PID2
`undef CM1_DBG_ROM_PID3
`undef CM1_DBG_ROM_CID0
`undef CM1_DBG_ROM_CID1
`undef CM1_DBG_ROM_CID2
`undef CM1_DBG_ROM_CID3
`undef CM1_DW_CTRL
`undef CM1_DW_PCSR
`undef CM1_DW_COMP0
`undef CM1_DW_MASK0
`undef CM1_DW_FUNCTION0
`undef CM1_DW_COMP1
`undef CM1_DW_MASK1
`undef CM1_DW_FUNCTION1

