# iVerilog-Template
A template for iVerilog project. Given addsub module as an example.
