************************************************************************
* auCdl Netlist:
* 
* Library Name:  Test1
* Top Cell Name: pmos_par_cap_1
* View Name:     schematic
* Netlisted on:  Nov 11 14:11:16 2024
************************************************************************

*.BIPOLAR
*.RESI = 2000 
*.RESVAL
*.CAPVAL
*.DIOPERI
*.DIOAREA
*.EQUATION
*.SCALE METER
*.MEGA



************************************************************************
* Library Name: Test1
* Cell Name:    inverter
* View Name:    schematic
************************************************************************

.SUBCKT inverter in out vdd vss
*.PININFO in:I out:O vdd:B vss:B
MM0 out in vss vss nmos W=1.1u L=45n
MM1 out in vdd vdd pmos W=2.2u L=45n
.ENDS

************************************************************************
* Library Name: Test1
* Cell Name:    pmos_par_cap_1
* View Name:    schematic
************************************************************************

*.PININFO in:I out:O vdd:B vss:B
XI5 temp2 out vdd vss / inverter
XI4 temp1 temp2 vdd vss / inverter
XI3 in temp1 vdd vss / inverter
MM0 out vdd vdd vdd pmos

