# Day 4 - Part 4: Device Placement Optimization and Multi-GPU Theory

## ğŸ“š Learning Objectives
By the end of this section, you will understand:
- Device placement strategies and optimization principles
- Multi-GPU parallelism patterns and scalability theory
- Communication topology and bandwidth analysis
- Load balancing algorithms for heterogeneous systems
- Memory management across multiple devices
- Fault tolerance and resilience in distributed GPU computing

---

## ğŸ¯ Device Placement Theory

### Computational Graph Partitioning

#### Graph Partitioning Fundamentals
**Mathematical Framework**:
```
Computational Graph G = (V, E) where:
V = {vâ‚, vâ‚‚, ..., vâ‚™} (operations/tensors)
E = {(váµ¢, vâ±¼)} (data dependencies)

Device Assignment Function:
Ï€: V â†’ D where D = {deviceâ‚, deviceâ‚‚, ..., deviceâ‚–}

Optimization Objective:
minimize: Total_Execution_Time = max{Execution_Time(deviceáµ¢)} + Communication_Cost
subject to: Memory_Constraint(deviceáµ¢) âˆ€i âˆˆ D
```

**Partitioning Complexity Analysis**:
```
Problem Classification:
- NP-hard for general graphs
- Polynomial solutions for special cases (trees, DAGs with restrictions)
- Approximation algorithms for practical solutions

Partitioning Quality Metrics:
1. Load Balance: max(load) / avg(load)
2. Communication Volume: Î£ edge_weights across partitions
3. Memory Utilization: max(memory_usage) / available_memory

Multi-objective Optimization:
Pareto-optimal solutions balance computation, communication, memory
```

#### Placement Strategies

**Static Placement Algorithms**:
```
Greedy Assignment:
1. Topologically sort computational graph
2. For each operation in order:
   - Evaluate placement cost on each device
   - Assign to device with minimum cost
3. Cost includes: computation time + communication overhead

Min-Cut Partitioning:
- Model as graph partitioning problem
- Minimize inter-partition edge weights
- Use algorithms: Kernighan-Lin, Fiduccia-Mattheyses, METIS

Mathematical Formulation:
minimize: Î£_{(u,v)âˆˆE, Ï€(u)â‰ Ï€(v)} weight(u,v)
subject to: |partition_i| â‰¤ (1+Îµ) Ã— N/k âˆ€i (balance constraint)
```

**Dynamic Placement Strategies**:
```
Runtime Adaptation:
- Monitor execution times and memory usage
- Adapt placement based on observed performance
- Handle dynamic workloads and varying input sizes

Reinforcement Learning Approach:
State: Current graph state, device utilizations
Action: Placement decision for next operation
Reward: -execution_time - Î» Ã— communication_cost

Online Algorithms:
- Competitive ratio analysis vs optimal offline
- Typical competitive ratios: 2-4 for practical algorithms
- Trade-off between decision overhead and placement quality
```

### Device Affinity and Data Locality

#### Memory Hierarchy Optimization
**NUMA-Aware Placement**:
```
Multi-Socket GPU Systems:
- PCIe topology affects inter-GPU communication
- NUMA domains influence CPU-GPU data transfer
- Memory affinity impacts overall system performance

Topology Modeling:
Distance Matrix D where D[i][j] = communication_cost(device_i, device_j)
Typical values:
- Same GPU: 0 cost
- Same node, different GPU: 1-2Ã— cost
- Different node: 3-5Ã— cost

Optimization:
minimize: Î£áµ¢â±¼ communication_volume[i][j] Ã— D[i][j]
```

**Data Placement Strategies**:
```
Co-location Principles:
1. Producer-Consumer: Place dependent operations on same device
2. Data Replication: Replicate read-only data across devices
3. Hierarchical Placement: Group related operations

Mathematical Model:
Data_Access_Cost = Î£ (access_frequency Ã— transfer_cost Ã— data_size)
Optimal placement minimizes total access cost
```

#### Communication Cost Modeling
**Bandwidth and Latency Analysis**:
```
Communication Cost Model:
Transfer_Time = Latency + (Data_Size / Bandwidth)

Typical Values:
Connection Type        Bandwidth    Latency
Intra-GPU             ~20TB/s      0 cycles
NVLink (GPU-GPU)      300-600GB/s  ~1Î¼s
PCIe 4.0              64GB/s       ~5Î¼s  
Ethernet (100GbE)     12.5GB/s     ~10Î¼s
InfiniBand (HDR)      200GB/s      ~1Î¼s

Performance Impact:
Small transfers: Latency dominated
Large transfers: Bandwidth dominated
Crossover point: typically 1-10KB
```

**Communication Volume Optimization**:
```
Techniques to Reduce Communication:
1. Operator Fusion: Combine operations to reduce intermediate transfers
2. Gradient Compression: Reduce gradient communication volume
3. Overlapped Communication: Hide communication with computation
4. Batching: Amortize latency over larger transfers

Mathematical Analysis:
Fusion Benefit = (Individual_Communications) - (Fused_Communication)
Must balance fusion benefits vs parallelism loss
```

---

## ğŸ”„ Multi-GPU Parallelism Patterns

### Data Parallelism Theory

#### Synchronous Data Parallelism
**Mathematical Framework**:
```
Data Parallel Training:
- Split batch B into sub-batches: B = Bâ‚ âˆª Bâ‚‚ âˆª ... âˆª Bâ‚–
- Each GPU computes: âˆ‡Î¸áµ¢ = (1/|Báµ¢|) Î£_{xâˆˆBáµ¢} âˆ‡L(x, Î¸)
- Aggregate gradients: âˆ‡Î¸ = (1/k) Î£áµ¢ âˆ‡Î¸áµ¢
- Update parameters: Î¸ â† Î¸ - Î·âˆ‡Î¸

Convergence Analysis:
E[||âˆ‡L||Â²] â‰¤ O(1/T) + O(variance_reduction_factor)
Variance reduction depends on batch size and gradient correlation
```

**Scaling Efficiency Analysis**:
```
Ideal Speedup: S = N (number of GPUs)
Actual Speedup: S_actual = N / (1 + communication_overhead_fraction)

Communication Overhead Sources:
1. AllReduce communication: O(P) for P parameters
2. Synchronization barriers: Fixed cost per iteration
3. Load imbalance: max(local_time) - avg(local_time)

Efficiency = S_actual / N
Target efficiency > 80% for good scaling
```

#### Asynchronous Data Parallelism
**Parameter Server Architecture**:
```
Components:
- Parameter servers: Store and update global parameters
- Worker nodes: Compute gradients on local data
- Asynchronous updates: No global synchronization

Update Protocol:
1. Worker pulls parameters: Î¸_local â† Î¸_global
2. Compute local gradients: âˆ‡Î¸_local = gradient(batch)
3. Push gradients: Î¸_global â† Î¸_global - Î·âˆ‡Î¸_local

Staleness Analysis:
Ï„ = staleness (age of parameters used)
Convergence rate: O(1/T + Ï„/T) where Ï„ << T for convergence
```

**Federated Averaging Theory**:
```
FedAvg Algorithm:
1. Server sends global model to selected clients
2. Clients perform local updates for E epochs
3. Server aggregates client updates

Mathematical Analysis:
Global_Update = Î£áµ¢ (náµ¢/n) Ã— Client_Update_i
where náµ¢ = local data size, n = total data size

Convergence Bounds:
Communication rounds required: O(1/ÎµÂ²) for Îµ-accurate solution
Depends on data heterogeneity and local update frequency
```

### Model Parallelism Theory

#### Pipeline Parallelism
**Pipeline Scheduling Theory**:
```
Forward-Backward Pipeline:
Stage 1: Fâ‚ â†’ Bâ‚ â†’ Fâ‚ â†’ Bâ‚ â†’ ...
Stage 2:    â†’ Fâ‚‚ â†’ Bâ‚‚ â†’ Fâ‚‚ â†’ Bâ‚‚ â†’ ...
Stage k:         â†’ ... â†’ Fâ‚– â†’ Bâ‚– â†’ ...

Pipeline Efficiency:
Ideal_Time = k Ã— (Forward_Time + Backward_Time)
Actual_Time = Pipeline_Fill_Time + Steady_State_Time + Pipeline_Drain_Time

Efficiency = Ideal_Time / Actual_Time
```

**Gradient Accumulation Mathematics**:
```
Micro-batch Gradient Accumulation:
Split logical batch into micro-batches for pipeline stages
Accumulate gradients across micro-batches

Mathematical Equivalence:
âˆ‡Î¸_pipeline = (1/M) Î£áµ¢ âˆ‡Î¸_micro_i
where M = number of micro-batches

Memory vs Computation Trade-off:
Smaller micro-batches â†’ less memory per stage
More micro-batches â†’ more pipeline bubbles
Optimal micro-batch size balances these factors
```

#### Tensor Parallelism
**Matrix Partitioning Strategies**:
```
Row Partitioning: A = [Aâ‚; Aâ‚‚; ...; Aâ‚–]
Column Partitioning: A = [Aâ‚ | Aâ‚‚ | ... | Aâ‚–]

For Y = XW:
Row partition W: Each GPU computes partial result, AllReduce sum
Column partition W: Split computation, AllGather results

Communication Analysis:
Row partition: AllReduce of output (size = batch Ã— output_dim)
Column partition: AllGather of output (size = batch Ã— output_dim)
Same communication volume, different patterns
```

**Attention Mechanism Parallelism**:
```
Multi-Head Attention Parallelism:
Distribute attention heads across GPUs
Each GPU: Attention_head_i = Attention(Q_i, K_i, V_i)
Concatenate results: MultiHead = Concat(headâ‚, headâ‚‚, ..., headâ‚–)

Communication Requirements:
- Input broadcast: Q, K, V to all GPUs
- Output concatenation: Gather results from all GPUs
- Memory scaling: O(sequence_lengthÂ²/num_gpus) per GPU
```

### Hybrid Parallelism Strategies

#### 3D Parallelism Framework
**Parallelism Dimensions**:
```
3D Parallelism = Data Ã— Model Ã— Pipeline
Total GPUs: N = N_data Ã— N_model Ã— N_pipeline

Resource Allocation:
Each dimension reduces different bottlenecks:
- Data parallelism: Batch size scaling
- Model parallelism: Model size scaling  
- Pipeline parallelism: Memory efficiency

Optimization Problem:
Choose (N_data, N_model, N_pipeline) to minimize training time
Subject to: N_data Ã— N_model Ã— N_pipeline = N_total
```

**Communication Pattern Analysis**:
```
Communication Requirements:
Data Parallel: AllReduce gradients (within data parallel group)
Model Parallel: AllReduce/AllGather within model parallel group
Pipeline Parallel: Point-to-point between adjacent stages

Total Communication Volume:
Volume = Data_Parallel_Volume + Model_Parallel_Volume
Overlap opportunities reduce effective communication time
```

---

## ğŸ“¡ Communication Topology and Optimization

### Network Topology Analysis

#### Bandwidth and Bisection Analysis
**Network Topology Metrics**:
```
Key Metrics:
1. Bisection Bandwidth: Minimum bandwidth when network split in half
2. Diameter: Maximum shortest path between any two nodes
3. Degree: Number of connections per node
4. Fault Tolerance: Number of failures network can tolerate

Common Topologies:
Topology        Bisection BW    Diameter    Degree    Fault Tolerance
Ring            1 link          N/2         2         Low
Mesh 2D         âˆšN links        2(âˆšN-1)     2-4       Medium
Torus 2D        2âˆšN links       âˆšN          4         Medium
Hypercube       N/2 links       log N       log N     High
Fat Tree        Full BW         2 log N     Variable  High
```

**All-Reduce Algorithm Analysis**:
```
Ring All-Reduce:
Time Complexity: O(N) where N = number of nodes
Bandwidth Optimal: Uses full bisection bandwidth
Algorithm: 2(N-1) communication steps

Recursive Halving:
Time Complexity: O(log N)
Not bandwidth optimal for large messages
Better for latency-bound scenarios

Tree All-Reduce:
Time Complexity: O(log N) 
Bandwidth bottleneck at root
Hierarchical algorithms improve scaling
```

#### Network-Aware Optimization
**Topology-Aware AllReduce**:
```
Algorithm Selection:
- Ring AllReduce: Best for high-bandwidth, high-latency networks
- Tree AllReduce: Best for low-latency networks
- Hierarchical: Best for multi-level topologies (NUMA, multi-node)

Performance Model:
AllReduce_Time = Î± Ã— log(P) + Î² Ã— (P-1)/P Ã— M
where:
Î± = latency per hop
Î² = inverse bandwidth  
P = number of processes
M = message size

Optimization: Choose algorithm minimizing total time
```

**Bandwidth Aggregation Strategies**:
```
Multi-Path Communication:
- Stripe large messages across multiple paths
- Increases effective bandwidth utilization
- Requires careful routing to avoid congestion

Load Balancing:
Distribute communication across available links
Monitor link utilization and adapt routing
Mathematical model: min-max link utilization
```

### Communication Overlap Techniques

#### Computation-Communication Overlap
**Overlap Strategies**:
```
Gradient Bucketing:
- Divide gradients into buckets by dependency order
- Start communication as soon as bucket gradients ready
- Overlap backward pass with gradient communication

Mathematical Analysis:
Overlap_Efficiency = Overlapped_Time / Total_Communication_Time
Perfect overlap: computation completely hides communication
Practical overlap: 60-90% typical for well-tuned systems
```

**Asynchronous Communication**:
```
Non-blocking Communication Primitives:
- Initiate communication without waiting for completion
- Continue computation while communication in progress
- Synchronize when communication results needed

Pipeline Efficiency:
T_pipeline = max(T_computation, T_communication)
vs
T_sequential = T_computation + T_communication

Speedup = T_sequential / T_pipeline â‰¤ 1 + T_communication/T_computation
```

---

## âš–ï¸ Load Balancing and Fault Tolerance

### Dynamic Load Balancing

#### Load Distribution Algorithms
**Work Stealing Framework**:
```
Work Stealing Algorithm:
1. Each worker maintains local task queue
2. Idle workers steal tasks from busy workers
3. Victim selection: random or topology-aware
4. Stealing granularity: single task vs task chunks

Performance Analysis:
Expected_idle_time â‰¤ O(T_max / P) where T_max = maximum task time
Scalability: Near-linear for embarrassingly parallel workloads

Theoretical Bounds:
Work stealing is 2-competitive with optimal scheduler
Practical performance often much better
```

**Load Balancing Metrics**:
```
Imbalance Factor:
LIF = max(worker_time) / avg(worker_time)
Target: LIF < 1.1 for good load balance

Load Distribution Quality:
Coefficient of Variation: Ïƒ(worker_times) / Î¼(worker_times)
Lower CV indicates better load balance

Dynamic Adaptation:
Monitor load imbalance over time
Trigger rebalancing when imbalance exceeds threshold
Balance rebalancing cost vs load improvement
```

#### Heterogeneous Systems Optimization
**Performance-Aware Scheduling**:
```
Heterogeneous Performance Model:
Processing_rate_i = f(device_capability_i, workload_characteristics)

Work Assignment:
Assign work proportional to processing capacity
Worker_i_fraction = Processing_rate_i / Î£â±¼ Processing_rate_j

Adaptive Scheduling:
Learn performance characteristics during execution
Update assignment ratios based on observed performance
Handle performance variation due to thermal throttling, etc.
```

**Capability-Based Resource Allocation**:
```
Multi-dimensional Capability:
Each device characterized by: (compute, memory, bandwidth)
Tasks characterized by resource requirements

Matching Algorithm:
Assign tasks to devices maximizing resource utilization
Consider multiple resource constraints simultaneously
Use bin packing algorithms for near-optimal allocation

Mathematical Formulation:
maximize: Î£áµ¢ utility(task_i, device_assignment_i)
subject to: resource_constraints per device
```

### Fault Tolerance Mechanisms

#### Checkpoint and Recovery Strategies
**Distributed Checkpointing Theory**:
```
Checkpoint Consistency:
- All processes must checkpoint at consistent global state
- Avoid domino effect during recovery
- Coordinated vs uncoordinated checkpointing trade-offs

Checkpoint Frequency Optimization:
Optimal_Interval = âˆš(2 Ã— Checkpoint_Cost / Failure_Rate)
Young's theorem for optimal checkpointing

Recovery Time Analysis:
Recovery_Time = Checkpoint_Load_Time + Replay_Time
Minimize expected total time including failures
```

**Algorithm-Based Fault Tolerance**:
```
Mathematical Error Detection:
Use mathematical properties to detect and correct errors
Examples: Checksum-based detection, redundant computation

Matrix Multiplication ABFT:
Add checksum rows/columns to matrices
Detect errors through checksum verification  
Correct single errors through checksum relationships

Trade-offs:
- Overhead: ~5-15% additional computation
- Coverage: Single error detection/correction
- Scalability: Overhead independent of system size
```

#### Resilience Patterns
**Redundant Computation**:
```
Replication Strategies:
- Process replication: Run multiple copies
- Result comparison: Vote on correct result
- Performance impact: NÃ— resource usage for N-way replication

Selective Replication:
Replicate only critical computations
Balance fault tolerance vs resource overhead
Priority-based replication for most important tasks

Mathematical Analysis:
Reliability = 1 - (1 - Component_Reliability)^N
Cost = N Ã— Base_Cost
Optimize: maximize(Reliability / Cost)
```

**Graceful Degradation**:
```
Degradation Strategies:
- Reduce model complexity when resources lost
- Lower precision computation under constraints
- Skip non-critical computations

Performance Models:
Quality_degradation = f(resource_reduction)
Maintain acceptable quality under partial failures
Plan degradation strategies ahead of time

Multi-level Degradation:
Different degradation levels based on failure severity
Automatic adaptation to available resources
```

---

## ğŸ¯ Advanced Understanding Questions

### Device Placement and Optimization:
1. **Q**: Analyze the computational complexity of optimal device placement for arbitrary computational graphs and propose practical approximation algorithms.
   **A**: Optimal placement is NP-hard (reduction from graph partitioning). Practical algorithms: greedy O(V log V), simulated annealing O(VÂ²), genetic algorithms. Approximation ratios: 2-4Ã— optimal for most practical cases. Key insight: use graph structure (DAG properties) and communication locality for better heuristics.

2. **Q**: Derive mathematical models for communication cost in different network topologies and analyze their impact on multi-GPU scaling efficiency.
   **A**: Communication cost = Î±Â·log(P) + Î²Â·MÂ·(P-1)/P for tree reduction, Î±Â·2(P-1) + Î²Â·M for ring. Scaling efficiency = T_sequential/(T_parallel + T_communication). Ring better for bandwidth-bound, tree better for latency-bound. Crossover point depends on message size and network characteristics.

3. **Q**: Compare static vs dynamic device placement strategies and analyze their convergence properties and computational overhead.
   **A**: Static: O(V log V) preprocessing, no runtime overhead, suboptimal for dynamic workloads. Dynamic: O(1) per decision, adaptation capability, potential oscillation. Convergence analysis requires game theory for multi-agent scenarios. Hybrid approaches balance optimization quality with computational cost.

### Multi-GPU Parallelism:
4. **Q**: Analyze the theoretical scaling limits of different parallelism strategies and derive conditions for optimal parallelism combination.
   **A**: Data parallelism: limited by communication/computation ratio O(P/B) where P=parameters, B=batch size. Model parallelism: limited by critical path and load balance. Pipeline: limited by bubble overhead. Optimal combination: solve multi-dimensional optimization problem with communication constraints.

5. **Q**: Develop a mathematical framework for analyzing gradient synchronization strategies in distributed training and their impact on convergence.
   **A**: Synchronous: E[||âˆ‡L||Â²] â‰¤ O(1/T), requires barrier synchronization. Asynchronous: additional staleness term O(Ï„/T). Optimal synchronization frequency balances convergence speed vs communication overhead. Framework includes variance reduction analysis and communication complexity bounds.

6. **Q**: Compare the memory and communication trade-offs of different model parallelism strategies for transformer architectures.
   **A**: Tensor parallelism: O(HÂ²/P) memory per GPU, O(HÂ·B) communication per layer. Pipeline parallelism: O(HÂ²Â·L/P) memory, O(HÂ·B) communication per micro-batch. Memory-communication Pareto frontier depends on model size, batch size, and network bandwidth.

### Communication and Load Balancing:
7. **Q**: Design and analyze a network-topology-aware communication algorithm that adapts to changing network conditions and hardware failures.
   **A**: Algorithm: maintain network topology graph, use shortest-path routing with bandwidth weights, adapt to congestion through feedback control. Analysis: competitive ratio vs optimal routing, fault tolerance through alternative path discovery, convergence time for adaptation. Include congestion control theory and distributed routing protocols.

8. **Q**: Propose a comprehensive fault tolerance framework for distributed GPU training that handles different failure modes and analyze its overhead characteristics.
   **A**: Framework: hierarchical checkpointing (local + global), algorithm-based fault tolerance for computation errors, dynamic resource allocation for hardware failures. Overhead analysis: checkpointing O(memory_size/bandwidth), detection O(computation_overhead), recovery O(checkpoint_size + replay_time). Trade-offs between fault tolerance coverage and performance impact.

---

## ğŸ”‘ Key Optimization Principles

1. **Computational Graph Partitioning**: Optimal device placement requires balancing computation load, communication volume, and memory constraints across devices.

2. **Communication-Computation Overlap**: Hiding communication latency through overlapped execution significantly improves multi-GPU performance.

3. **Topology-Aware Algorithms**: Understanding network topology and bandwidth characteristics enables optimal communication algorithm selection.

4. **Dynamic Load Balancing**: Adaptive load balancing algorithms handle heterogeneous devices and dynamic workloads more effectively than static approaches.

5. **Fault Tolerance Design**: Comprehensive fault tolerance requires multiple mechanisms (checkpointing, replication, graceful degradation) with careful overhead analysis.

---

**Next**: Continue with Day 4 - Part 5: Performance Profiling and Benchmarking Theory