#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010b0dc0 .scope module, "tb_SSStateMachine" "tb_SSStateMachine" 2 2;
 .timescale -8 -10;
v0000000001108bd0_0 .var "t_Done", 0 0;
v0000000001108630_0 .var "t_Go", 0 0;
v0000000001108810_0 .net "t_Ready2Go", 0 0, v0000000001097bd0_0;  1 drivers
v0000000001108b30_0 .var "t_allDone", 0 0;
v0000000001108d10_0 .var "t_clk", 0 0;
v0000000001108c70_0 .var "t_reset", 0 0;
v0000000001108090_0 .net "t_shipGRB", 0 0, v0000000001108270_0;  1 drivers
S_00000000010ac0a0 .scope module, "uut" "SSStateMachine" 2 7, 3 1 0, S_00000000010b0dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "shipGRB"
    .port_info 1 /INPUT 1 "Done"
    .port_info 2 /INPUT 1 "Go"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "allDone"
    .port_info 6 /OUTPUT 1 "Ready2Go"
P_0000000001097ae0 .param/l "SDBOUNCE" 0 3 7, C4<11>;
P_0000000001097b18 .param/l "SRET" 0 3 7, C4<10>;
P_0000000001097b50 .param/l "SSHIP" 0 3 7, C4<01>;
P_0000000001097b88 .param/l "SWAIT" 0 3 7, C4<00>;
v00000000010ac220_0 .net "Done", 0 0, v0000000001108bd0_0;  1 drivers
v000000000119d430_0 .net "Go", 0 0, v0000000001108630_0;  1 drivers
v0000000001097bd0_0 .var "Ready2Go", 0 0;
v0000000001097c70_0 .var "S", 1 0;
v0000000001097d10_0 .net "allDone", 0 0, v0000000001108b30_0;  1 drivers
v0000000001097db0_0 .net "clk", 0 0, v0000000001108d10_0;  1 drivers
v0000000001108310_0 .var "nS", 1 0;
v0000000001108e50_0 .net "reset", 0 0, v0000000001108c70_0;  1 drivers
v0000000001108270_0 .var "shipGRB", 0 0;
E_00000000010aee20 .event edge, v000000000119d430_0, v00000000010ac220_0, v0000000001097d10_0, v0000000001097c70_0;
E_00000000010ae860 .event posedge, v0000000001108e50_0, v0000000001097db0_0;
E_00000000010ae720 .event edge, v0000000001097c70_0;
    .scope S_00000000010ac0a0;
T_0 ;
    %wait E_00000000010ae720;
    %load/vec4 v0000000001097c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001097bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108270_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001097bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108270_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001097bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108270_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001097bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108270_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000010ac0a0;
T_1 ;
    %wait E_00000000010ae860;
    %load/vec4 v0000000001108e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001097c70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001108310_0;
    %assign/vec4 v0000000001097c70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010ac0a0;
T_2 ;
    %wait E_00000000010aee20;
    %load/vec4 v0000000001097c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000000000119d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v00000000010ac220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
T_2.8 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000000001097d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
T_2.10 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000000000119d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001108310_0, 0, 2;
T_2.12 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010b0dc0;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "tb_SSStateMachine.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010b0dc0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000010b0dc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108d10_0, 0, 1;
T_4.0 ;
    %delay 100, 0;
    %load/vec4 v0000000001108d10_0;
    %inv;
    %store/vec4 v0000000001108d10_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000000010b0dc0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000010b0dc0;
T_6 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001108c70_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_SSStateMachine.v";
    "SSStateMachine.v";
