git clone --depth 1 --no-tags https://github.com/electrophile27/https-github.com-designsolver-ahb2apb_bridge_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402039360
git clone --depth 1 --no-tags https://github.com/IEEE-SSCS/CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407542233
git clone --depth 1 --no-tags https://github.com/barbara-gigerl/sw-masking-swerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401642317
git clone --depth 1 --no-tags https://github.com/TishukBogdana/JTAG_IMPL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414145162
git clone --depth 1 --no-tags https://github.com/ytoml/cpu_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424471578
git clone --depth 1 --no-tags https://github.com/vonbrank/hit-cs31105e-final-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429654312
git clone --depth 1 --no-tags https://github.com/tom01h/Verilator-Python.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437819644
git clone --depth 1 --no-tags https://github.com/uyiromo/OpenMPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405806226
git clone --depth 1 --no-tags https://github.com/takatz28/RISCY-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418054847
git clone --depth 1 --no-tags https://github.com/AthulBabu232000/verilog-LCD-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417895129
git clone --depth 1 --no-tags https://github.com/Ayusummer/RISC_V_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423747497
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/Memory_Model-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413370929
git clone --depth 1 --no-tags https://github.com/ycyang0508/xilinx_iic_hw_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435532425
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/I2S_systemVerilog_Revision-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411573348
git clone --depth 1 --no-tags https://github.com/atmughrabi/AccelGraph_Express.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415680503
git clone --depth 1 --no-tags https://github.com/jake-is-ESD-protected/learn_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415558459
git clone --depth 1 --no-tags https://github.com/joshual777/Microprocesador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429107551
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/cv32e40x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438666843
git clone --depth 1 --no-tags https://github.com/sushil3710/CS203project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420677613
git clone --depth 1 --no-tags https://github.com/1009qjm/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412541328
git clone --depth 1 --no-tags https://github.com/jyoshnalakshmi/SPI_AVIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416219038
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV32I-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406134685
git clone --depth 1 --no-tags https://github.com/fedehsq/light_hash_algorithm_aes_sbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407408135
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400408090
git clone --depth 1 --no-tags https://github.com/khaledalics22/DCNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402535510
git clone --depth 1 --no-tags https://github.com/Keio-CSG/CPU-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428097688
git clone --depth 1 --no-tags https://github.com/byu-cpe/ecen323_student.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/437052646
git clone --depth 1 --no-tags https://github.com/syedarafia13/system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405144457
git clone --depth 1 --no-tags https://github.com/SteveLRojas/TRS-80_CoCo_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409838440
git clone --depth 1 --no-tags https://github.com/muhdhisham/Logic-Circuits-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417372465
git clone --depth 1 --no-tags https://github.com/Hotwater17/SvarogSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/422512241
git clone --depth 1 --no-tags https://github.com/jara1998/8x8-Conway-s-Game-of-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419852843
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Verification-of-single-port-RAM-with-SystemVerilog-and-UVM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423546711
git clone --depth 1 --no-tags https://github.com/Dr-TSNG/DigitalLogicAssignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425390002
git clone --depth 1 --no-tags https://github.com/lampn0/uart_vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434129000
git clone --depth 1 --no-tags https://github.com/tugcantopaloglu/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405024963
git clone --depth 1 --no-tags https://github.com/0xArt/Sine_Generator_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412929931
git clone --depth 1 --no-tags https://github.com/rillomas/riscv-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412812028
git clone --depth 1 --no-tags https://github.com/zchen665/ECE554Minilab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409750743
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417279263
git clone --depth 1 --no-tags https://github.com/chriswebbb/n-bit-unsigned-binary-sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421814013
git clone --depth 1 --no-tags https://github.com/Shihhaolin/Basic-Reference-of-Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396211863
git clone --depth 1 --no-tags https://github.com/amiq-eda/example-projects-uvm-1.2_ubus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424901370
git clone --depth 1 --no-tags https://github.com/EngRaff92/APB_SLAVE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430211150
git clone --depth 1 --no-tags https://github.com/kavinxraj/IC2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408079338
git clone --depth 1 --no-tags https://github.com/ALI11-2000/RISC-V_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407459325
git clone --depth 1 --no-tags https://github.com/tishi43/pyr_down.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406239602
git clone --depth 1 --no-tags https://github.com/Verdvana/Deserializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396817460
git clone --depth 1 --no-tags https://github.com/daviddavo/tfg_poc_noc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435489009
git clone --depth 1 --no-tags https://github.com/sivareddykostam/Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416262396
git clone --depth 1 --no-tags https://github.com/omerb97/Digital_Sys_Comp_Org_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401071442
git clone --depth 1 --no-tags https://github.com/osnr/wiggly_ic_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418689589
git clone --depth 1 --no-tags https://github.com/fpgacademy/Lab_Exercises_OPAE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421648710
git clone --depth 1 --no-tags https://github.com/lutong-z/riscv-decoder-gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415872379
git clone --depth 1 --no-tags https://github.com/FlexEasy/virtual-grand-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438671002
git clone --depth 1 --no-tags https://github.com/DaleAndreoli/FPGA_video_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440389916
git clone --depth 1 --no-tags https://github.com/jmstein7/65c02_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424625465
git clone --depth 1 --no-tags https://github.com/skudlur/tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423203618
git clone --depth 1 --no-tags https://github.com/Campo87/Verilog-FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426819200
git clone --depth 1 --no-tags https://github.com/Leomrlin/FJoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399665584
git clone --depth 1 --no-tags https://github.com/AdulisL/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403181392
git clone --depth 1 --no-tags https://github.com/ruofan-he/redpitaya_PNR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416243349
git clone --depth 1 --no-tags https://github.com/lnis-uofu/skywater_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406155277
git clone --depth 1 --no-tags https://github.com/danicax/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403432960
git clone --depth 1 --no-tags https://github.com/EzraCharles/Ezra_Charles_Digital_Systems_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425292929
git clone --depth 1 --no-tags https://github.com/ZHOUYong0530/FindRear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406679271
git clone --depth 1 --no-tags https://github.com/ziruifu/DeepFreeze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421284741
git clone --depth 1 --no-tags https://github.com/redchenjs/hxd32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420666472
git clone --depth 1 --no-tags https://github.com/gilbertmike/game_of_life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419908292
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/ALU-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398809282
git clone --depth 1 --no-tags https://github.com/Batucan2601/fpga_tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399822553
git clone --depth 1 --no-tags https://github.com/MarkReedZ/SystemVerilogTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423006088
git clone --depth 1 --no-tags https://github.com/brendancarr34/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411834800
git clone --depth 1 --no-tags https://github.com/chinahuangyong/FpOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405903880
git clone --depth 1 --no-tags https://github.com/SuryaXOX/Digital-System-Design-and-Synthesis-Projects-PID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/434580445
git clone --depth 1 --no-tags https://github.com/KareemElozeiri/DigitalLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439731992
git clone --depth 1 --no-tags https://github.com/elviswolcott/fpga-graphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436775536
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_error.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432472085
git clone --depth 1 --no-tags https://github.com/123deepikap/spi_avip-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418788877
git clone --depth 1 --no-tags https://github.com/jayantsakhare/ASYNCHRONOUS-FIFO-SVTB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405662172
git clone --depth 1 --no-tags https://github.com/TimothyBaalman/Hardware-AI-Digit-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407275608
git clone --depth 1 --no-tags https://github.com/ray0426/Pac-Man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439246236
git clone --depth 1 --no-tags https://github.com/hypernyan/ecc_vlg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407286678
git clone --depth 1 --no-tags https://github.com/OYounis/RTLblocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398334135
git clone --depth 1 --no-tags https://github.com/snowtothemax/ece554-minilab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411432592
git clone --depth 1 --no-tags https://github.com/OmarElsakka1/Stop-Watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404892097
git clone --depth 1 --no-tags https://github.com/osovv/mpsis-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/440136473
git clone --depth 1 --no-tags https://github.com/raytroop/vlsiverify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427024919
git clone --depth 1 --no-tags https://github.com/nwkrix/FA_UVM_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424160470
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/Gray-Code-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403399201
git clone --depth 1 --no-tags https://github.com/egeroglu/BilkentCS223Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400412568
git clone --depth 1 --no-tags https://github.com/aabotaleb/SNAPE-FP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420282556
git clone --depth 1 --no-tags https://github.com/saw235/sv_common_components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396036190
git clone --depth 1 --no-tags https://github.com/Khadija411/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416720998
git clone --depth 1 --no-tags https://github.com/GustavoRuedaEnriquez/bin-2c-decoder-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412303607
git clone --depth 1 --no-tags https://github.com/permissiondhr/ResNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/424938582
git clone --depth 1 --no-tags https://github.com/GianlucaDagostino/Trabajo_Titulo_SoC-RiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407329262
git clone --depth 1 --no-tags https://github.com/nikoschatzi/Connect-Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399583325
