# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BancoInterfaz.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v" \
"../../../../Interfaz_de_memoria.srcs/sources_1/new/BusControl.v" \

sv xil_defaultlib  \
"../../../../Interfaz_de_memoria.srcs/sim_1/new/bancointerfaz8088_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
