Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Nov 19 03:43:05 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bram_design_system_wrapper_control_sets_placed.rpt
| Design       : bram_design_system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   347 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1670 |          398 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           35 |
| Yes          | No                    | No                     |            2334 |          770 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1747 |          537 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                              Enable Signal                                                                              |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                    |                1 |              2 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/fpga_start_write_reg                                                                                                             | bram_design_system_i/controller_0/inst/write_counter[3]_i_1_n_0                                                                                    |                1 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/controller_0/inst/data_mat_in[31]_i_1_n_0                                                                                     |                2 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/controller_0/inst/p_0_in                                                                                                      |                1 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/fpga_start_read_reg                                                                                                              | bram_design_system_i/controller_0/inst/read_counter[3]_i_1_n_0                                                                                     |                1 |              4 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              5 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              5 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_02d                                                                                                                       |                                                                                                                                                    |                3 |              5 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/write_bram_addr                                                                                                                  | bram_design_system_i/controller_0/inst/write_bram_addr[5]_i_1_n_0                                                                                  |                2 |              6 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/read_bram_addr                                                                                                                   | bram_design_system_i/controller_0/inst/read_bram_addr[6]_i_1_n_0                                                                                   |                2 |              6 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/axi_awready0                                                                    | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              6 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | bram_design_system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/jpeg_0/inst/INST_fsm/FSM_sequential_B01_streg[6]_i_1_n_0                                                                      |                4 |              7 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/p_1_in[0]                                                                       | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/p_1_in[31]                                                                      | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg4[0]_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg5[0]_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg7[0]_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg1[17]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg46[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/p_1_in[7]                                                                                           | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/p_1_in[15]                                                                                          | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/p_1_in[23]                                                                                          | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/p_1_in[31]                                                                                          | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg41[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg41[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg41[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg41[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg42[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg42[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg42[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg42[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg43[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg43[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg43[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg43[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg44[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg44[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg44[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg44[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg47[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                7 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg48[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg48[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg48[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg48[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg37[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg37[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg37[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg38[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg38[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg38[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg38[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg40[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg40[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg40[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg40[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg45[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg45[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg46[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg46[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg47[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                7 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg47[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                8 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg49[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg49[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg49[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg49[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg45[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg45[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg39[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg39[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg39[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg39[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg35[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg35[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg35[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg35[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg36[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                7 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                7 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                7 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg32[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg32[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg32[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg32[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg33[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg33[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg33[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg33[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg34[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg34[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg34[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg34[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg36[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg36[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg36[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                            | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/bram_control_fpga_we_i_1_n_0                                                                                                     |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute                                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[0][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[10][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[11][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[12][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[13][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[14][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[15][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[16][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[17][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[18][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[19][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[1][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[20][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[21][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[22][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                6 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[23][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[24][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[25][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[26][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[27][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[28][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[29][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[2][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[30][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[31][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[32][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[33][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[34][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[35][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[36][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[37][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[38][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[39][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[3][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[40][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[41][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[42][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[43][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[44][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[45][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[46][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[47][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[48][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[49][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[4][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[50][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[51][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[52][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[53][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[54][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[55][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[56][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[57][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[58][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[59][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[5][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[60][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[61][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[62][15]_i_1_n_0                                                                                                 |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[6][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[7][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[8][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_out_compute[9][15]_i_1_n_0                                                                                                  |                                                                                                                                                    |                5 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                    |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                                    |                3 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                1 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/p_1_in[15]                                                                      | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/p_1_in[23]                                                                      | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                3 |              9 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             11 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/bram_control_fpga_we_i_2_n_0                                                                                                     |                                                                                                                                                    |                9 |             12 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                    |                4 |             13 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                             | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |                4 |             13 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                    |                2 |             14 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                    |                2 |             14 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_mat_in[15]_i_1_n_0                                                                                                          | bram_design_system_i/controller_0/inst/data_mat_in[31]_i_1_n_0                                                                                     |                6 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_Mux_0/inst/p_0_in                                                                                                                             |                                                                                                                                                    |                4 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                    |                6 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/bram_control_fpga_data_out_reg_1                                                                                                 |                                                                                                                                                    |                2 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                    |                6 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/controller_0/inst/data_mat_in[31]_i_2_n_0                                                                                                          | bram_design_system_i/controller_0/inst/data_mat_in[31]_i_1_n_0                                                                                     |                7 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/ARM_FPGA_Control_Bus_v1_0_S00_AXI_inst/sel_mux_channel                                                                 |                                                                                                                                                    |                3 |             16 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                    |                5 |             20 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             22 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a56_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_WE1                                                                          |                                                                                                                                                    |                6 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/FF_valid_e_t                                                                                                                  |                                                                                                                                                    |               16 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_97d                                                                                                                       |                                                                                                                                                    |               15 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a00_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               15 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a02_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a04_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               16 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a06_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               16 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a08_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               10 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a10_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               12 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a12_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a14_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a16_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a18_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                8 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a20_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                8 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a22_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a24_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a26_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               15 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a28_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a30_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               17 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a32_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               18 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a34_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               15 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a36_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a38_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               10 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a40_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a42_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a44_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               15 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a46_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               13 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a48_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                9 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a50_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               10 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a52_r_reg[0][0]                                                                                                      |                                                                                                                                                    |                8 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a58_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               11 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/jpeg_out_a60_r_reg[0][0]                                                                                                      |                                                                                                                                                    |               10 |             24 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                     | bram_design_system_i/DARC_BRAM2_0/inst/DARC_BRAM2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                            |                8 |             32 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                    |               11 |             32 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/slv_reg_rden                                                                                                           | bram_design_system_i/ARM_FPGA_Control_Bus_0/inst/p_0_in                                                                                            |               14 |             32 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                    |               10 |             34 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                    |               13 |             35 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/ST1_67d                                                                                                                       |                                                                                                                                                    |               12 |             39 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                    |                8 |             44 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                    |               10 |             44 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                    |                8 |             44 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                    |                8 |             44 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                    |                9 |             47 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                    |               10 |             47 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         | bram_design_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             58 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 | bram_design_system_i/jpeg_0/inst/INST_fsm/E[0]                                                                                                                          |                                                                                                                                                    |              119 |            513 |
|  bram_design_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                         |                                                                                                                                                    |              399 |           1671 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     8 |
| 5      |                     3 |
| 6      |                     4 |
| 7      |                     1 |
| 8      |                   266 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 13     |                     2 |
| 14     |                     2 |
| 16+    |                    57 |
+--------+-----------------------+


