// Seed: 961418873
module module_0;
  parameter id_1 = -1;
  bit [1 : 1] id_2;
  assign module_1.id_5 = 0;
  always @(*) begin : LABEL_0
    id_2 = 1;
    id_2 <= id_2;
    $unsigned(38);
    ;
  end
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd60
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout reg id_8;
  output wire id_7;
  input wire id_6;
  inout reg id_5;
  input wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  input wire id_1;
  always @* begin : LABEL_0
    $clog2(95);
    ;
    if (1) id_2[1!=id_3] <= 1;
    else begin : LABEL_1
      id_5 <= id_3 - id_8;
      id_8 <= id_1;
    end
  end
endmodule
