// Seed: 3653764812
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  wand  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    output uwire id_7,
    input  tri0  id_8
);
  logic id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_8
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  wand  id_1,
    output uwire id_2
);
  logic id_4;
  assign module_0.id_3 = 0;
  initial $clog2(86);
  ;
endmodule
