// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/18/2025 23:04:18"

// 
// Device: Altera EP4CE55F23A7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	done,
	SRAM_A_L0,
	SRAM_D_L0,
	SRAM_Q_L0,
	SRAM_ceb_L0,
	SRAM_web_L0,
	SRAM_A_L1,
	SRAM_D_L1,
	SRAM_Q_L1,
	SRAM_ceb_L1,
	SRAM_web_L1,
	ROM_A_IMG,
	ROM_rd_IMG,
	ROM_Q_IMG);
input 	clk;
input 	rst;
output 	done;
output 	[11:0] SRAM_A_L0;
output 	[15:0] SRAM_D_L0;
input 	[15:0] SRAM_Q_L0;
output 	SRAM_ceb_L0;
output 	SRAM_web_L0;
output 	[11:0] SRAM_A_L1;
output 	[15:0] SRAM_D_L1;
input 	[15:0] SRAM_Q_L1;
output 	SRAM_ceb_L1;
output 	SRAM_web_L1;
output 	[11:0] ROM_A_IMG;
output 	ROM_rd_IMG;
input 	[15:0] ROM_Q_IMG;

// Design Ports Information
// done	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[1]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[2]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[3]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[4]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[5]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[6]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[7]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[8]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[9]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[10]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L0[11]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[6]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[7]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[8]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[10]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[11]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[13]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[14]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L0[15]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L0	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L0	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[3]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[5]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[6]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[8]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[9]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_A_L1[11]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[0]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[2]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[4]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[7]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[9]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[10]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[12]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[13]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_D_L1[15]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ceb_L1	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_web_L1	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[1]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[3]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[4]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[5]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[7]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[8]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[10]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_A_IMG[11]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_rd_IMG	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[4]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[15]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[14]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[13]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[11]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[10]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[9]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[8]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[5]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L0[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[3]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[0]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[6]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[7]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[7]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[8]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[8]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[9]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[9]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[10]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[11]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[11]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[12]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[12]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[13]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[14]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[14]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_Q_L1[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ROM_Q_IMG[15]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~0 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~1 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~2 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~3 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~4 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~5 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~6 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~7 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~8 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~9 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~10 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~11 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~12 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~13 ;
wire \done~output_o ;
wire \SRAM_A_L0[0]~output_o ;
wire \SRAM_A_L0[1]~output_o ;
wire \SRAM_A_L0[2]~output_o ;
wire \SRAM_A_L0[3]~output_o ;
wire \SRAM_A_L0[4]~output_o ;
wire \SRAM_A_L0[5]~output_o ;
wire \SRAM_A_L0[6]~output_o ;
wire \SRAM_A_L0[7]~output_o ;
wire \SRAM_A_L0[8]~output_o ;
wire \SRAM_A_L0[9]~output_o ;
wire \SRAM_A_L0[10]~output_o ;
wire \SRAM_A_L0[11]~output_o ;
wire \SRAM_D_L0[0]~output_o ;
wire \SRAM_D_L0[1]~output_o ;
wire \SRAM_D_L0[2]~output_o ;
wire \SRAM_D_L0[3]~output_o ;
wire \SRAM_D_L0[4]~output_o ;
wire \SRAM_D_L0[5]~output_o ;
wire \SRAM_D_L0[6]~output_o ;
wire \SRAM_D_L0[7]~output_o ;
wire \SRAM_D_L0[8]~output_o ;
wire \SRAM_D_L0[9]~output_o ;
wire \SRAM_D_L0[10]~output_o ;
wire \SRAM_D_L0[11]~output_o ;
wire \SRAM_D_L0[12]~output_o ;
wire \SRAM_D_L0[13]~output_o ;
wire \SRAM_D_L0[14]~output_o ;
wire \SRAM_D_L0[15]~output_o ;
wire \SRAM_ceb_L0~output_o ;
wire \SRAM_web_L0~output_o ;
wire \SRAM_A_L1[0]~output_o ;
wire \SRAM_A_L1[1]~output_o ;
wire \SRAM_A_L1[2]~output_o ;
wire \SRAM_A_L1[3]~output_o ;
wire \SRAM_A_L1[4]~output_o ;
wire \SRAM_A_L1[5]~output_o ;
wire \SRAM_A_L1[6]~output_o ;
wire \SRAM_A_L1[7]~output_o ;
wire \SRAM_A_L1[8]~output_o ;
wire \SRAM_A_L1[9]~output_o ;
wire \SRAM_A_L1[10]~output_o ;
wire \SRAM_A_L1[11]~output_o ;
wire \SRAM_D_L1[0]~output_o ;
wire \SRAM_D_L1[1]~output_o ;
wire \SRAM_D_L1[2]~output_o ;
wire \SRAM_D_L1[3]~output_o ;
wire \SRAM_D_L1[4]~output_o ;
wire \SRAM_D_L1[5]~output_o ;
wire \SRAM_D_L1[6]~output_o ;
wire \SRAM_D_L1[7]~output_o ;
wire \SRAM_D_L1[8]~output_o ;
wire \SRAM_D_L1[9]~output_o ;
wire \SRAM_D_L1[10]~output_o ;
wire \SRAM_D_L1[11]~output_o ;
wire \SRAM_D_L1[12]~output_o ;
wire \SRAM_D_L1[13]~output_o ;
wire \SRAM_D_L1[14]~output_o ;
wire \SRAM_D_L1[15]~output_o ;
wire \SRAM_ceb_L1~output_o ;
wire \SRAM_web_L1~output_o ;
wire \ROM_A_IMG[0]~output_o ;
wire \ROM_A_IMG[1]~output_o ;
wire \ROM_A_IMG[2]~output_o ;
wire \ROM_A_IMG[3]~output_o ;
wire \ROM_A_IMG[4]~output_o ;
wire \ROM_A_IMG[5]~output_o ;
wire \ROM_A_IMG[6]~output_o ;
wire \ROM_A_IMG[7]~output_o ;
wire \ROM_A_IMG[8]~output_o ;
wire \ROM_A_IMG[9]~output_o ;
wire \ROM_A_IMG[10]~output_o ;
wire \ROM_A_IMG[11]~output_o ;
wire \ROM_rd_IMG~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Master_0|ATCONV_inst|x[0]~8_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \Master_0|ATCONV_inst|Selector1~0_combout ;
wire \Master_0|ATCONV_inst|counter~1_combout ;
wire \Master_0|ATCONV_inst|counter[1]~feeder_combout ;
wire \Master_0|ATCONV_inst|Mux4~4_combout ;
wire \Master_0|ATCONV_inst|counter~2_combout ;
wire \Master_0|ATCONV_inst|counter[2]~feeder_combout ;
wire \Master_0|ATCONV_inst|Add2~0_combout ;
wire \Master_0|ATCONV_inst|counter~0_combout ;
wire \Master_0|ATCONV_inst|counter[3]~feeder_combout ;
wire \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout ;
wire \Master_0|ATCONV_inst|Selector1~1_combout ;
wire \Master_0|ATCONV_inst|Selector1~2_combout ;
wire \Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ;
wire \Master_0|ATCONV_inst|counter~3_combout ;
wire \Master_0|ATCONV_inst|counter[0]~feeder_combout ;
wire \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1_combout ;
wire \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ;
wire \Master_0|ATCONV_inst|x[1]~7_combout ;
wire \Master_0|ATCONV_inst|x[2]~2_combout ;
wire \Master_0|ATCONV_inst|x[2]~6_combout ;
wire \Master_0|ATCONV_inst|x[3]~9_combout ;
wire \Master_0|ATCONV_inst|Add5~0_combout ;
wire \Master_0|ATCONV_inst|x[4]~5_combout ;
wire \Master_0|ATCONV_inst|x[5]~3_combout ;
wire \Master_0|ATCONV_inst|x[5]~4_combout ;
wire \Master_0|ATCONV_inst|always0~2_combout ;
wire \Master_0|ATCONV_inst|y~0_combout ;
wire \Master_0|ATCONV_inst|y~1_combout ;
wire \Master_0|ATCONV_inst|y[1]~7_combout ;
wire \Master_0|ATCONV_inst|y[2]~6_combout ;
wire \Master_0|ATCONV_inst|y[3]~2_combout ;
wire \Master_0|ATCONV_inst|y[3]~5_combout ;
wire \Master_0|ATCONV_inst|y[4]~4_combout ;
wire \Master_0|ATCONV_inst|y[5]~3_combout ;
wire \Master_0|ATCONV_inst|always0~3_combout ;
wire \Master_0|ATCONV_inst|always0~7_combout ;
wire \Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0_combout ;
wire \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ;
wire \Master_0|ATCONV_inst|Equal0~0_combout ;
wire \Master_0|ATCONV_inst|Selector0~0_combout ;
wire \Master_0|ATCONV_inst|cur_state.CONV~q ;
wire \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0_combout ;
wire \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ;
wire \Master_0|ATCONV_inst|y[0]~8_combout ;
wire \Master_0|ATCONV_inst|always0~4_combout ;
wire \Master_0|ATCONV_inst|always0~6_combout ;
wire \Master_0|ATCONV_inst|cur_state.DONE~0_combout ;
wire \Master_0|ATCONV_inst|cur_state.DONE~q ;
wire \Master_0|ATCONV_inst|Add3~1 ;
wire \Master_0|ATCONV_inst|Add3~3 ;
wire \Master_0|ATCONV_inst|Add3~5 ;
wire \Master_0|ATCONV_inst|Add3~7 ;
wire \Master_0|ATCONV_inst|Add3~9 ;
wire \Master_0|ATCONV_inst|Add3~10_combout ;
wire \u_BUS|ADDR_S0[0]~6_combout ;
wire \u_BUS|ADDR_S0[0]~7_combout ;
wire \u_BUS|ADDR_S0[0]~48_combout ;
wire \u_BUS|ADDR_S0[0]~8_combout ;
wire \u_BUS|WDATA_S1[13]~1_combout ;
wire \Master_0|ATCONV_inst|x_1[0]~4_combout ;
wire \Master_0|ADDR_M[4]~4_combout ;
wire \Master_0|ADDR_M[0]~5_combout ;
wire \Master_0|ATCONV_inst|layer0_ceb~0_combout ;
wire \Master_0|ADDR_M[0]~6_combout ;
wire \u_BUS|WDATA_S1[13]~0_combout ;
wire \u_BUS|ADDR_S1[0]~0_combout ;
wire \Master_0|ATCONV_inst|Add4~1 ;
wire \Master_0|ATCONV_inst|Add4~3 ;
wire \Master_0|ATCONV_inst|Add4~5 ;
wire \Master_0|ATCONV_inst|Add4~7 ;
wire \Master_0|ATCONV_inst|Add4~9 ;
wire \Master_0|ATCONV_inst|Add4~10_combout ;
wire \Master_0|ATCONV_inst|Mux9~2_combout ;
wire \Master_0|ATCONV_inst|Mux9~3_combout ;
wire \Master_0|ATCONV_inst|Mux9~4_combout ;
wire \Master_0|ATCONV_inst|Mux10~0_combout ;
wire \Master_0|ATCONV_inst|Mux11~0_combout ;
wire \Master_0|ATCONV_inst|Mux9~6_combout ;
wire \Master_0|ATCONV_inst|Mux9~7_combout ;
wire \Master_0|ATCONV_inst|Mux9~5_combout ;
wire \Master_0|ATCONV_inst|Mux9~8_combout ;
wire \u_BUS|ADDR_S0[5]~9_combout ;
wire \Master_0|ATCONV_inst|Add3~0_combout ;
wire \Master_0|ATCONV_inst|Mux9~10_combout ;
wire \Master_0|ATCONV_inst|Mux9~9_combout ;
wire \u_BUS|ADDR_S0[1]~10_combout ;
wire \u_BUS|ADDR_S0[2]~11_combout ;
wire \u_BUS|ADDR_S0[1]~12_combout ;
wire \Master_0|ADDR_M[1]~8_combout ;
wire \Master_0|ADDR_M[1]~7_combout ;
wire \Master_0|ATCONV_inst|x_1[1]~5_combout ;
wire \Master_0|ADDR_M[1]~9_combout ;
wire \Master_0|ADDR_M[1]~10_combout ;
wire \u_BUS|ADDR_S1[1]~1_combout ;
wire \Master_0|ATCONV_inst|x_1[1]~6 ;
wire \Master_0|ATCONV_inst|x_1[2]~7_combout ;
wire \Master_0|ADDR_M[2]~11_combout ;
wire \Master_0|ADDR_M[2]~12_combout ;
wire \Master_0|ADDR_M[2]~13_combout ;
wire \u_BUS|ADDR_S0[2]~14_combout ;
wire \Master_0|ATCONV_inst|Add3~2_combout ;
wire \u_BUS|ADDR_S0[2]~13_combout ;
wire \u_BUS|ADDR_S0[2]~15_combout ;
wire \u_BUS|ADDR_S1[2]~2_combout ;
wire \u_BUS|ADDR_S0[3]~18_combout ;
wire \Master_0|ATCONV_inst|Add3~4_combout ;
wire \u_BUS|ADDR_S0[3]~16_combout ;
wire \u_BUS|ADDR_S0[3]~17_combout ;
wire \u_BUS|ADDR_S0[3]~19_combout ;
wire \Master_0|ATCONV_inst|Add7~0_combout ;
wire \Master_0|ADDR_M[3]~15_combout ;
wire \Master_0|ADDR_M[3]~35_combout ;
wire \Master_0|ATCONV_inst|x_1[2]~8 ;
wire \Master_0|ATCONV_inst|x_1[3]~9_combout ;
wire \Master_0|ADDR_M[3]~14_combout ;
wire \Master_0|ADDR_M[3]~16_combout ;
wire \u_BUS|ADDR_S1[3]~3_combout ;
wire \Master_0|ATCONV_inst|Add3~6_combout ;
wire \u_BUS|ADDR_S0[4]~20_combout ;
wire \Master_0|ATCONV_inst|always0~5_combout ;
wire \u_BUS|ADDR_S0[4]~21_combout ;
wire \u_BUS|ADDR_S0[4]~22_combout ;
wire \Master_0|ADDR_M[4]~17_combout ;
wire \Master_0|ADDR_M[4]~18_combout ;
wire \Master_0|ATCONV_inst|x_1[3]~10 ;
wire \Master_0|ATCONV_inst|x_1[4]~11_combout ;
wire \Master_0|ADDR_M[4]~19_combout ;
wire \u_BUS|ADDR_S1[4]~4_combout ;
wire \Master_0|ATCONV_inst|Add3~8_combout ;
wire \u_BUS|ADDR_S0[5]~23_combout ;
wire \u_BUS|ADDR_S0[5]~24_combout ;
wire \u_BUS|ADDR_S0[5]~25_combout ;
wire \Master_0|ADDR_M[5]~20_combout ;
wire \Master_0|ADDR_M[5]~21_combout ;
wire \Master_0|ATCONV_inst|y_1[0]~4_combout ;
wire \Master_0|ATCONV_inst|y_1[0]~5_combout ;
wire \Master_0|ADDR_M[5]~22_combout ;
wire \u_BUS|ADDR_S1[5]~5_combout ;
wire \u_BUS|ADDR_S0[6]~26_combout ;
wire \Master_0|ATCONV_inst|Mux4~0_combout ;
wire \u_BUS|ADDR_S0[6]~27_combout ;
wire \u_BUS|ADDR_S0[6]~28_combout ;
wire \u_BUS|ADDR_S0[6]~29_combout ;
wire \Master_0|ADDR_M[6]~23_combout ;
wire \Master_0|ATCONV_inst|y_1[1]~6_combout ;
wire \Master_0|ATCONV_inst|y_1[0]~8_combout ;
wire \Master_0|ADDR_M[6]~24_combout ;
wire \u_BUS|ADDR_S1[6]~6_combout ;
wire \Master_0|ATCONV_inst|y_1[1]~7 ;
wire \Master_0|ATCONV_inst|y_1[2]~9_combout ;
wire \Master_0|ADDR_M[7]~25_combout ;
wire \Master_0|ADDR_M[7]~26_combout ;
wire \Master_0|ADDR_M[7]~36_combout ;
wire \Master_0|ATCONV_inst|Mux4~1_combout ;
wire \Master_0|ATCONV_inst|Mux4~2_combout ;
wire \u_BUS|ADDR_S0[7]~49_combout ;
wire \Master_0|ATCONV_inst|Add4~0_combout ;
wire \Master_0|ATCONV_inst|Mux4~3_combout ;
wire \u_BUS|ADDR_S0[7]~31_combout ;
wire \u_BUS|ADDR_S0[7]~30_combout ;
wire \u_BUS|ADDR_S0[7]~32_combout ;
wire \u_BUS|ADDR_S0[7]~33_combout ;
wire \Master_0|ADDR_M[7]~27_combout ;
wire \u_BUS|ADDR_S1[7]~7_combout ;
wire \u_BUS|ADDR_S0[8]~34_combout ;
wire \Master_0|ATCONV_inst|Add4~2_combout ;
wire \u_BUS|ADDR_S0[8]~35_combout ;
wire \u_BUS|ADDR_S0[8]~36_combout ;
wire \u_BUS|ADDR_S0[8]~37_combout ;
wire \Master_0|ADDR_M[8]~28_combout ;
wire \Master_0|ADDR_M[8]~29_combout ;
wire \Master_0|ATCONV_inst|y_1[2]~10 ;
wire \Master_0|ATCONV_inst|y_1[3]~11_combout ;
wire \Master_0|ADDR_M[8]~30_combout ;
wire \u_BUS|ADDR_S1[8]~8_combout ;
wire \Master_0|ATCONV_inst|y_1[3]~12 ;
wire \Master_0|ATCONV_inst|y_1[4]~13_combout ;
wire \Master_0|ADDR_M[9]~31_combout ;
wire \Master_0|ATCONV_inst|Add8~0_combout ;
wire \Master_0|ADDR_M[9]~32_combout ;
wire \Master_0|ADDR_M[9]~33_combout ;
wire \u_BUS|ADDR_S0[9]~38_combout ;
wire \Master_0|ATCONV_inst|Add4~4_combout ;
wire \u_BUS|ADDR_S0[9]~39_combout ;
wire \u_BUS|ADDR_S0[9]~40_combout ;
wire \u_BUS|ADDR_S0[9]~41_combout ;
wire \Master_0|ADDR_M[9]~34_combout ;
wire \u_BUS|ADDR_S1[9]~9_combout ;
wire \Master_0|ATCONV_inst|Add8~1_combout ;
wire \u_BUS|ADDR_S1[10]~10_combout ;
wire \u_BUS|ADDR_S1[10]~11_combout ;
wire \Master_0|ATCONV_inst|Add6~0_combout ;
wire \u_BUS|ADDR_S0[10]~42_combout ;
wire \Master_0|ATCONV_inst|Add4~6_combout ;
wire \u_BUS|ADDR_S0[10]~43_combout ;
wire \u_BUS|ADDR_S0[10]~44_combout ;
wire \u_BUS|ADDR_S1[10]~12_combout ;
wire \Master_0|ATCONV_inst|Add4~8_combout ;
wire \u_BUS|ADDR_S0[11]~45_combout ;
wire \u_BUS|ADDR_S0[11]~46_combout ;
wire \Master_0|ATCONV_inst|Add6~1_combout ;
wire \u_BUS|ADDR_S0[11]~47_combout ;
wire \u_BUS|ADDR_S1[11]~13_combout ;
wire \u_BUS|ADDR_S1[11]~14_combout ;
wire \u_BUS|ADDR_S1[11]~15_combout ;
wire \SRAM_Q_L0[0]~input_o ;
wire \SRAM_Q_L1[0]~input_o ;
wire \ROM_Q_IMG[0]~input_o ;
wire \u_BUS|Mux15~1_combout ;
wire \u_BUS|Mux15~2_combout ;
wire \SRAM_Q_L0[1]~input_o ;
wire \SRAM_Q_L1[1]~input_o ;
wire \ROM_Q_IMG[1]~input_o ;
wire \u_BUS|Mux14~1_combout ;
wire \u_BUS|Mux14~2_combout ;
wire \SRAM_Q_L0[2]~input_o ;
wire \ROM_Q_IMG[2]~input_o ;
wire \SRAM_Q_L1[2]~input_o ;
wire \u_BUS|Mux13~1_combout ;
wire \u_BUS|Mux13~2_combout ;
wire \SRAM_Q_L0[3]~input_o ;
wire \SRAM_Q_L1[3]~input_o ;
wire \ROM_Q_IMG[3]~input_o ;
wire \u_BUS|Mux12~1_combout ;
wire \u_BUS|Mux12~2_combout ;
wire \SRAM_Q_L0[4]~input_o ;
wire \SRAM_Q_L1[4]~input_o ;
wire \ROM_Q_IMG[4]~input_o ;
wire \u_BUS|Mux11~1_combout ;
wire \u_BUS|Mux11~2_combout ;
wire \SRAM_Q_L0[5]~input_o ;
wire \SRAM_Q_L1[5]~input_o ;
wire \ROM_Q_IMG[5]~input_o ;
wire \u_BUS|Mux10~1_combout ;
wire \u_BUS|Mux10~2_combout ;
wire \SRAM_Q_L0[6]~input_o ;
wire \ROM_Q_IMG[6]~input_o ;
wire \SRAM_Q_L1[6]~input_o ;
wire \u_BUS|Mux9~1_combout ;
wire \u_BUS|Mux9~2_combout ;
wire \SRAM_Q_L0[7]~input_o ;
wire \SRAM_Q_L1[7]~input_o ;
wire \ROM_Q_IMG[7]~input_o ;
wire \u_BUS|Mux8~1_combout ;
wire \u_BUS|Mux8~2_combout ;
wire \SRAM_Q_L0[8]~input_o ;
wire \SRAM_Q_L1[8]~input_o ;
wire \ROM_Q_IMG[8]~input_o ;
wire \u_BUS|Mux7~1_combout ;
wire \u_BUS|Mux7~2_combout ;
wire \SRAM_Q_L0[9]~input_o ;
wire \ROM_Q_IMG[9]~input_o ;
wire \SRAM_Q_L1[9]~input_o ;
wire \u_BUS|Mux6~1_combout ;
wire \u_BUS|Mux6~2_combout ;
wire \SRAM_Q_L0[10]~input_o ;
wire \SRAM_Q_L1[10]~input_o ;
wire \ROM_Q_IMG[10]~input_o ;
wire \u_BUS|Mux5~1_combout ;
wire \u_BUS|Mux5~2_combout ;
wire \SRAM_Q_L0[11]~input_o ;
wire \SRAM_Q_L1[11]~input_o ;
wire \ROM_Q_IMG[11]~input_o ;
wire \u_BUS|Mux4~1_combout ;
wire \u_BUS|Mux4~2_combout ;
wire \SRAM_Q_L0[12]~input_o ;
wire \SRAM_Q_L1[12]~input_o ;
wire \ROM_Q_IMG[12]~input_o ;
wire \u_BUS|Mux3~1_combout ;
wire \u_BUS|Mux3~2_combout ;
wire \SRAM_Q_L0[13]~input_o ;
wire \SRAM_Q_L1[13]~input_o ;
wire \ROM_Q_IMG[13]~input_o ;
wire \u_BUS|Mux2~1_combout ;
wire \u_BUS|Mux2~2_combout ;
wire \SRAM_Q_L0[14]~input_o ;
wire \ROM_Q_IMG[14]~input_o ;
wire \SRAM_Q_L1[14]~input_o ;
wire \u_BUS|Mux1~1_combout ;
wire \u_BUS|Mux1~2_combout ;
wire \SRAM_Q_L0[15]~input_o ;
wire \SRAM_Q_L1[15]~input_o ;
wire \ROM_Q_IMG[15]~input_o ;
wire \u_BUS|Mux0~1_combout ;
wire \u_BUS|Mux0~2_combout ;
wire \Master_0|ATCONV_inst|WideOr6~0_combout ;
wire \Master_0|ATCONV_inst|WideOr5~0_combout ;
wire \Master_0|ATCONV_inst|WideOr3~0_combout ;
wire \Master_0|ATCONV_inst|WideOr4~0_combout ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~0 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~1 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~2 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~3 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~4 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~5 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~6 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~7 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~8 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~9 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~10 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~11 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~12 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~13 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout ;
wire \Master_0|ATCONV_inst|Add9~0_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~49_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~15_combout ;
wire \Master_0|ATCONV_inst|Add9~1 ;
wire \Master_0|ATCONV_inst|Add9~2_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~48_combout ;
wire \Master_0|ATCONV_inst|Add9~3 ;
wire \Master_0|ATCONV_inst|Add9~4_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~47_combout ;
wire \Master_0|ATCONV_inst|Add9~5 ;
wire \Master_0|ATCONV_inst|Add9~6_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~46_combout ;
wire \Master_0|ATCONV_inst|Add9~7 ;
wire \Master_0|ATCONV_inst|Add9~8_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~14_combout ;
wire \Master_0|ATCONV_inst|Add9~9 ;
wire \Master_0|ATCONV_inst|Add9~10_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp~16_combout ;
wire \Master_0|ATCONV_inst|Add9~11 ;
wire \Master_0|ATCONV_inst|Add9~12_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[6]~17_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ;
wire \Master_0|ATCONV_inst|Add9~13 ;
wire \Master_0|ATCONV_inst|Add9~14_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[6]~18 ;
wire \Master_0|ATCONV_inst|conv_value_temp[7]~20_combout ;
wire \Master_0|ATCONV_inst|Add9~15 ;
wire \Master_0|ATCONV_inst|Add9~16_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[7]~21 ;
wire \Master_0|ATCONV_inst|conv_value_temp[8]~22_combout ;
wire \Master_0|ATCONV_inst|Add9~17 ;
wire \Master_0|ATCONV_inst|Add9~18_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[8]~23 ;
wire \Master_0|ATCONV_inst|conv_value_temp[9]~24_combout ;
wire \Master_0|ATCONV_inst|Add9~19 ;
wire \Master_0|ATCONV_inst|Add9~20_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[9]~25 ;
wire \Master_0|ATCONV_inst|conv_value_temp[10]~26_combout ;
wire \Master_0|ATCONV_inst|Add9~21 ;
wire \Master_0|ATCONV_inst|Add9~22_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[10]~27 ;
wire \Master_0|ATCONV_inst|conv_value_temp[11]~28_combout ;
wire \Master_0|ATCONV_inst|LessThan5~1_combout ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \Master_0|ATCONV_inst|Add9~23 ;
wire \Master_0|ATCONV_inst|Add9~24_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[11]~29 ;
wire \Master_0|ATCONV_inst|conv_value_temp[12]~30_combout ;
wire \Master_0|ATCONV_inst|Add9~25 ;
wire \Master_0|ATCONV_inst|Add9~26_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[12]~31 ;
wire \Master_0|ATCONV_inst|conv_value_temp[13]~32_combout ;
wire \Master_0|ATCONV_inst|Add9~27 ;
wire \Master_0|ATCONV_inst|Add9~28_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[13]~33 ;
wire \Master_0|ATCONV_inst|conv_value_temp[14]~34_combout ;
wire \Master_0|ATCONV_inst|Add9~29 ;
wire \Master_0|ATCONV_inst|Add9~30_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[14]~35 ;
wire \Master_0|ATCONV_inst|conv_value_temp[15]~36_combout ;
wire \Master_0|ATCONV_inst|Add9~31 ;
wire \Master_0|ATCONV_inst|Add9~32_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[15]~37 ;
wire \Master_0|ATCONV_inst|conv_value_temp[16]~38_combout ;
wire \Master_0|ATCONV_inst|Add9~33 ;
wire \Master_0|ATCONV_inst|Add9~34_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[16]~39 ;
wire \Master_0|ATCONV_inst|conv_value_temp[17]~40_combout ;
wire \Master_0|ATCONV_inst|Add9~35 ;
wire \Master_0|ATCONV_inst|Add9~36_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[17]~41 ;
wire \Master_0|ATCONV_inst|conv_value_temp[18]~42_combout ;
wire \Master_0|ATCONV_inst|Add9~37 ;
wire \Master_0|ATCONV_inst|Add9~38_combout ;
wire \Master_0|ATCONV_inst|conv_value_temp[18]~43 ;
wire \Master_0|ATCONV_inst|conv_value_temp[19]~44_combout ;
wire \Master_0|ATCONV_inst|LessThan5~2_combout ;
wire \Master_0|ATCONV_inst|LessThan5~3_combout ;
wire \Master_0|ATCONV_inst|LessThan5~0_combout ;
wire \Master_0|ATCONV_inst|LessThan5~4_combout ;
wire \u_BUS|WDATA_S1[0]~2_combout ;
wire \u_BUS|WDATA_S1[1]~3_combout ;
wire \u_BUS|WDATA_S1[2]~4_combout ;
wire \u_BUS|WDATA_S1[3]~5_combout ;
wire \Master_0|ATCONV_inst|Equal0~1_combout ;
wire \Master_0|ATCONV_inst|LessThan6~2_cout ;
wire \Master_0|ATCONV_inst|LessThan6~4_cout ;
wire \Master_0|ATCONV_inst|LessThan6~6_cout ;
wire \Master_0|ATCONV_inst|LessThan6~8_cout ;
wire \Master_0|ATCONV_inst|LessThan6~10_cout ;
wire \Master_0|ATCONV_inst|LessThan6~12_cout ;
wire \Master_0|ATCONV_inst|LessThan6~14_cout ;
wire \Master_0|ATCONV_inst|LessThan6~16_cout ;
wire \Master_0|ATCONV_inst|LessThan6~18_cout ;
wire \Master_0|ATCONV_inst|LessThan6~20_cout ;
wire \Master_0|ATCONV_inst|LessThan6~22_cout ;
wire \Master_0|ATCONV_inst|LessThan6~24_cout ;
wire \Master_0|ATCONV_inst|LessThan6~26_cout ;
wire \Master_0|ATCONV_inst|LessThan6~28_cout ;
wire \Master_0|ATCONV_inst|LessThan6~30_cout ;
wire \Master_0|ATCONV_inst|LessThan6~31_combout ;
wire \Master_0|ATCONV_inst|max_value[4]~0_combout ;
wire \Master_0|ATCONV_inst|round_value~0_combout ;
wire \Master_0|ATCONV_inst|round_up_value[4]~0_combout ;
wire \u_BUS|WDATA_S2[4]~48_combout ;
wire \u_BUS|WDATA_S1[4]~6_combout ;
wire \Master_0|ATCONV_inst|round_up_value[4]~1 ;
wire \Master_0|ATCONV_inst|round_up_value[5]~2_combout ;
wire \u_BUS|WDATA_S2[5]~49_combout ;
wire \u_BUS|WDATA_S1[5]~7_combout ;
wire \Master_0|ATCONV_inst|round_up_value[5]~3 ;
wire \Master_0|ATCONV_inst|round_up_value[6]~4_combout ;
wire \u_BUS|WDATA_S2[6]~50_combout ;
wire \u_BUS|WDATA_S1[6]~8_combout ;
wire \Master_0|ATCONV_inst|round_up_value[6]~5 ;
wire \Master_0|ATCONV_inst|round_up_value[7]~6_combout ;
wire \u_BUS|WDATA_S2[7]~51_combout ;
wire \u_BUS|WDATA_S1[7]~9_combout ;
wire \Master_0|ATCONV_inst|round_up_value[7]~7 ;
wire \Master_0|ATCONV_inst|round_up_value[8]~8_combout ;
wire \u_BUS|WDATA_S2[8]~52_combout ;
wire \u_BUS|WDATA_S1[8]~10_combout ;
wire \Master_0|ATCONV_inst|round_up_value[8]~9 ;
wire \Master_0|ATCONV_inst|round_up_value[9]~10_combout ;
wire \u_BUS|WDATA_S2[9]~53_combout ;
wire \u_BUS|WDATA_S1[9]~11_combout ;
wire \Master_0|ATCONV_inst|round_up_value[9]~11 ;
wire \Master_0|ATCONV_inst|round_up_value[10]~12_combout ;
wire \u_BUS|WDATA_S2[10]~54_combout ;
wire \u_BUS|WDATA_S1[10]~12_combout ;
wire \Master_0|ATCONV_inst|round_up_value[10]~13 ;
wire \Master_0|ATCONV_inst|round_up_value[11]~14_combout ;
wire \u_BUS|WDATA_S2[11]~55_combout ;
wire \u_BUS|WDATA_S1[11]~13_combout ;
wire \Master_0|ATCONV_inst|round_up_value[11]~15 ;
wire \Master_0|ATCONV_inst|round_up_value[12]~16_combout ;
wire \u_BUS|WDATA_S2[12]~56_combout ;
wire \u_BUS|WDATA_S1[12]~14_combout ;
wire \u_BUS|WDATA_S1[13]~15_combout ;
wire \u_BUS|WDATA_S1[14]~16_combout ;
wire \u_BUS|RVALID_S1~0_combout ;
wire \u_BUS|ADDR_S2[0]~16_combout ;
wire \u_BUS|ADDR_S2[1]~22_combout ;
wire \u_BUS|ADDR_S2[2]~17_combout ;
wire \u_BUS|ADDR_S2[3]~23_combout ;
wire \u_BUS|ADDR_S2[4]~18_combout ;
wire \u_BUS|ADDR_S2[5]~19_combout ;
wire \u_BUS|ADDR_S2[6]~20_combout ;
wire \u_BUS|ADDR_S2[7]~24_combout ;
wire \u_BUS|ADDR_S2[8]~21_combout ;
wire \u_BUS|ADDR_S2[9]~25_combout ;
wire \u_BUS|WDATA_S2[4]~57_combout ;
wire \u_BUS|WDATA_S2[5]~58_combout ;
wire \u_BUS|WDATA_S2[6]~59_combout ;
wire \u_BUS|WDATA_S2[7]~60_combout ;
wire \u_BUS|WDATA_S2[8]~61_combout ;
wire \u_BUS|WDATA_S2[9]~62_combout ;
wire \u_BUS|WDATA_S2[10]~63_combout ;
wire \u_BUS|WDATA_S2[11]~64_combout ;
wire \u_BUS|WDATA_S2[12]~65_combout ;
wire \Master_0|ATCONV_inst|round_up_value[12]~17 ;
wire \Master_0|ATCONV_inst|round_up_value[13]~18_combout ;
wire \u_BUS|WDATA_S2[13]~66_combout ;
wire \Master_0|ATCONV_inst|round_up_value[13]~19 ;
wire \Master_0|ATCONV_inst|round_up_value[14]~20_combout ;
wire \u_BUS|WDATA_S2[14]~67_combout ;
wire \Master_0|ATCONV_inst|round_up_value[14]~21 ;
wire \Master_0|ATCONV_inst|round_up_value[15]~22_combout ;
wire \u_BUS|WDATA_S2[15]~68_combout ;
wire \Slave_2|SRAM_ceb~2_combout ;
wire \u_BUS|ADDR_S0[1]~50_combout ;
wire [4:0] \Master_0|ATCONV_inst|x_1 ;
wire [19:0] \Master_0|ATCONV_inst|conv_value_temp ;
wire [4:0] \Master_0|ATCONV_inst|y_1 ;
wire [5:0] \Master_0|ATCONV_inst|x ;
wire [3:0] \Master_0|ATCONV_inst|counter ;
wire [5:0] \Master_0|ATCONV_inst|y ;
wire [15:0] \Master_0|ATCONV_inst|max_value ;

wire [35:0] \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~0  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~1  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~2  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~3  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~4  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~5  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~6  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~7  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~8  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~9  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~10  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~11  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~12  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~13  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT20  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT21  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~0  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~1  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~2  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~3  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~4  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~5  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~6  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~7  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~8  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~9  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~10  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~11  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~12  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~13  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~dataout  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT20  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT21  = \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \done~output (
	.i(\Master_0|ATCONV_inst|cur_state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \SRAM_A_L0[0]~output (
	.i(\u_BUS|ADDR_S1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[0]~output .bus_hold = "false";
defparam \SRAM_A_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \SRAM_A_L0[1]~output (
	.i(\u_BUS|ADDR_S1[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[1]~output .bus_hold = "false";
defparam \SRAM_A_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \SRAM_A_L0[2]~output (
	.i(\u_BUS|ADDR_S1[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[2]~output .bus_hold = "false";
defparam \SRAM_A_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \SRAM_A_L0[3]~output (
	.i(\u_BUS|ADDR_S1[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[3]~output .bus_hold = "false";
defparam \SRAM_A_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y53_N2
cycloneive_io_obuf \SRAM_A_L0[4]~output (
	.i(\u_BUS|ADDR_S1[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[4]~output .bus_hold = "false";
defparam \SRAM_A_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y53_N9
cycloneive_io_obuf \SRAM_A_L0[5]~output (
	.i(\u_BUS|ADDR_S1[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[5]~output .bus_hold = "false";
defparam \SRAM_A_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \SRAM_A_L0[6]~output (
	.i(\u_BUS|ADDR_S1[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[6]~output .bus_hold = "false";
defparam \SRAM_A_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneive_io_obuf \SRAM_A_L0[7]~output (
	.i(\u_BUS|ADDR_S1[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[7]~output .bus_hold = "false";
defparam \SRAM_A_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cycloneive_io_obuf \SRAM_A_L0[8]~output (
	.i(\u_BUS|ADDR_S1[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[8]~output .bus_hold = "false";
defparam \SRAM_A_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \SRAM_A_L0[9]~output (
	.i(\u_BUS|ADDR_S1[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[9]~output .bus_hold = "false";
defparam \SRAM_A_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N16
cycloneive_io_obuf \SRAM_A_L0[10]~output (
	.i(\u_BUS|ADDR_S1[10]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[10]~output .bus_hold = "false";
defparam \SRAM_A_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \SRAM_A_L0[11]~output (
	.i(\u_BUS|ADDR_S1[11]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L0[11]~output .bus_hold = "false";
defparam \SRAM_A_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[0]~output (
	.i(\u_BUS|WDATA_S1[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[0]~output .bus_hold = "false";
defparam \SRAM_D_L0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[1]~output (
	.i(\u_BUS|WDATA_S1[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[1]~output .bus_hold = "false";
defparam \SRAM_D_L0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[2]~output (
	.i(\u_BUS|WDATA_S1[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[2]~output .bus_hold = "false";
defparam \SRAM_D_L0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[3]~output (
	.i(\u_BUS|WDATA_S1[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[3]~output .bus_hold = "false";
defparam \SRAM_D_L0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[4]~output (
	.i(\u_BUS|WDATA_S1[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[4]~output .bus_hold = "false";
defparam \SRAM_D_L0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[5]~output (
	.i(\u_BUS|WDATA_S1[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[5]~output .bus_hold = "false";
defparam \SRAM_D_L0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_D_L0[6]~output (
	.i(\u_BUS|WDATA_S1[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[6]~output .bus_hold = "false";
defparam \SRAM_D_L0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \SRAM_D_L0[7]~output (
	.i(\u_BUS|WDATA_S1[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[7]~output .bus_hold = "false";
defparam \SRAM_D_L0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[8]~output (
	.i(\u_BUS|WDATA_S1[8]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[8]~output .bus_hold = "false";
defparam \SRAM_D_L0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[9]~output (
	.i(\u_BUS|WDATA_S1[9]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[9]~output .bus_hold = "false";
defparam \SRAM_D_L0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[10]~output (
	.i(\u_BUS|WDATA_S1[10]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[10]~output .bus_hold = "false";
defparam \SRAM_D_L0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N16
cycloneive_io_obuf \SRAM_D_L0[11]~output (
	.i(\u_BUS|WDATA_S1[11]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[11]~output .bus_hold = "false";
defparam \SRAM_D_L0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y53_N23
cycloneive_io_obuf \SRAM_D_L0[12]~output (
	.i(\u_BUS|WDATA_S1[12]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[12]~output .bus_hold = "false";
defparam \SRAM_D_L0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[13]~output (
	.i(\u_BUS|WDATA_S1[13]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[13]~output .bus_hold = "false";
defparam \SRAM_D_L0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \SRAM_D_L0[14]~output (
	.i(\u_BUS|WDATA_S1[14]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[14]~output .bus_hold = "false";
defparam \SRAM_D_L0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y53_N2
cycloneive_io_obuf \SRAM_D_L0[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L0[15]~output .bus_hold = "false";
defparam \SRAM_D_L0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N9
cycloneive_io_obuf \SRAM_ceb_L0~output (
	.i(\u_BUS|WDATA_S1[13]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L0~output .bus_hold = "false";
defparam \SRAM_ceb_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \SRAM_web_L0~output (
	.i(!\u_BUS|RVALID_S1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L0~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L0~output .bus_hold = "false";
defparam \SRAM_web_L0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N9
cycloneive_io_obuf \SRAM_A_L1[0]~output (
	.i(\u_BUS|ADDR_S2[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[0]~output .bus_hold = "false";
defparam \SRAM_A_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \SRAM_A_L1[1]~output (
	.i(\u_BUS|ADDR_S2[1]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[1]~output .bus_hold = "false";
defparam \SRAM_A_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N9
cycloneive_io_obuf \SRAM_A_L1[2]~output (
	.i(\u_BUS|ADDR_S2[2]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[2]~output .bus_hold = "false";
defparam \SRAM_A_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \SRAM_A_L1[3]~output (
	.i(\u_BUS|ADDR_S2[3]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[3]~output .bus_hold = "false";
defparam \SRAM_A_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \SRAM_A_L1[4]~output (
	.i(\u_BUS|ADDR_S2[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[4]~output .bus_hold = "false";
defparam \SRAM_A_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N23
cycloneive_io_obuf \SRAM_A_L1[5]~output (
	.i(\u_BUS|ADDR_S2[5]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[5]~output .bus_hold = "false";
defparam \SRAM_A_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \SRAM_A_L1[6]~output (
	.i(\u_BUS|ADDR_S2[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[6]~output .bus_hold = "false";
defparam \SRAM_A_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N2
cycloneive_io_obuf \SRAM_A_L1[7]~output (
	.i(\u_BUS|ADDR_S2[7]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[7]~output .bus_hold = "false";
defparam \SRAM_A_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \SRAM_A_L1[8]~output (
	.i(\u_BUS|ADDR_S2[8]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[8]~output .bus_hold = "false";
defparam \SRAM_A_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \SRAM_A_L1[9]~output (
	.i(\u_BUS|ADDR_S2[9]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[9]~output .bus_hold = "false";
defparam \SRAM_A_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cycloneive_io_obuf \SRAM_A_L1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[10]~output .bus_hold = "false";
defparam \SRAM_A_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y8_N23
cycloneive_io_obuf \SRAM_A_L1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_A_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_A_L1[11]~output .bus_hold = "false";
defparam \SRAM_A_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[0]~output .bus_hold = "false";
defparam \SRAM_D_L1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_D_L1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[1]~output .bus_hold = "false";
defparam \SRAM_D_L1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SRAM_D_L1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[2]~output .bus_hold = "false";
defparam \SRAM_D_L1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \SRAM_D_L1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[3]~output .bus_hold = "false";
defparam \SRAM_D_L1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[4]~output (
	.i(\u_BUS|WDATA_S2[4]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[4]~output .bus_hold = "false";
defparam \SRAM_D_L1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[5]~output (
	.i(\u_BUS|WDATA_S2[5]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[5]~output .bus_hold = "false";
defparam \SRAM_D_L1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \SRAM_D_L1[6]~output (
	.i(\u_BUS|WDATA_S2[6]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[6]~output .bus_hold = "false";
defparam \SRAM_D_L1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \SRAM_D_L1[7]~output (
	.i(\u_BUS|WDATA_S2[7]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[7]~output .bus_hold = "false";
defparam \SRAM_D_L1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[8]~output (
	.i(\u_BUS|WDATA_S2[8]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[8]~output .bus_hold = "false";
defparam \SRAM_D_L1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[9]~output (
	.i(\u_BUS|WDATA_S2[9]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[9]~output .bus_hold = "false";
defparam \SRAM_D_L1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[10]~output (
	.i(\u_BUS|WDATA_S2[10]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[10]~output .bus_hold = "false";
defparam \SRAM_D_L1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[11]~output (
	.i(\u_BUS|WDATA_S2[11]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[11]~output .bus_hold = "false";
defparam \SRAM_D_L1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[12]~output (
	.i(\u_BUS|WDATA_S2[12]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[12]~output .bus_hold = "false";
defparam \SRAM_D_L1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y53_N9
cycloneive_io_obuf \SRAM_D_L1[13]~output (
	.i(\u_BUS|WDATA_S2[13]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[13]~output .bus_hold = "false";
defparam \SRAM_D_L1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y53_N23
cycloneive_io_obuf \SRAM_D_L1[14]~output (
	.i(\u_BUS|WDATA_S2[14]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[14]~output .bus_hold = "false";
defparam \SRAM_D_L1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y53_N2
cycloneive_io_obuf \SRAM_D_L1[15]~output (
	.i(\u_BUS|WDATA_S2[15]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_D_L1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_D_L1[15]~output .bus_hold = "false";
defparam \SRAM_D_L1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N16
cycloneive_io_obuf \SRAM_ceb_L1~output (
	.i(\Slave_2|SRAM_ceb~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ceb_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ceb_L1~output .bus_hold = "false";
defparam \SRAM_ceb_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y6_N16
cycloneive_io_obuf \SRAM_web_L1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_web_L1~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_web_L1~output .bus_hold = "false";
defparam \SRAM_web_L1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \ROM_A_IMG[0]~output (
	.i(\u_BUS|ADDR_S0[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[0]~output .bus_hold = "false";
defparam \ROM_A_IMG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ROM_A_IMG[1]~output (
	.i(\u_BUS|ADDR_S0[1]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[1]~output .bus_hold = "false";
defparam \ROM_A_IMG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N2
cycloneive_io_obuf \ROM_A_IMG[2]~output (
	.i(\u_BUS|ADDR_S0[2]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[2]~output .bus_hold = "false";
defparam \ROM_A_IMG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y53_N23
cycloneive_io_obuf \ROM_A_IMG[3]~output (
	.i(\u_BUS|ADDR_S0[3]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[3]~output .bus_hold = "false";
defparam \ROM_A_IMG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \ROM_A_IMG[4]~output (
	.i(\u_BUS|ADDR_S0[4]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[4]~output .bus_hold = "false";
defparam \ROM_A_IMG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
cycloneive_io_obuf \ROM_A_IMG[5]~output (
	.i(\u_BUS|ADDR_S0[5]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[5]~output .bus_hold = "false";
defparam \ROM_A_IMG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ROM_A_IMG[6]~output (
	.i(\u_BUS|ADDR_S0[6]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[6]~output .bus_hold = "false";
defparam \ROM_A_IMG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N9
cycloneive_io_obuf \ROM_A_IMG[7]~output (
	.i(\u_BUS|ADDR_S0[7]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[7]~output .bus_hold = "false";
defparam \ROM_A_IMG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \ROM_A_IMG[8]~output (
	.i(\u_BUS|ADDR_S0[8]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[8]~output .bus_hold = "false";
defparam \ROM_A_IMG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \ROM_A_IMG[9]~output (
	.i(\u_BUS|ADDR_S0[9]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[9]~output .bus_hold = "false";
defparam \ROM_A_IMG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \ROM_A_IMG[10]~output (
	.i(\u_BUS|ADDR_S0[10]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[10]~output .bus_hold = "false";
defparam \ROM_A_IMG[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y53_N2
cycloneive_io_obuf \ROM_A_IMG[11]~output (
	.i(\u_BUS|ADDR_S0[11]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_A_IMG[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_A_IMG[11]~output .bus_hold = "false";
defparam \ROM_A_IMG[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N9
cycloneive_io_obuf \ROM_rd_IMG~output (
	.i(!\u_BUS|WDATA_S1[13]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROM_rd_IMG~output_o ),
	.obar());
// synopsys translate_off
defparam \ROM_rd_IMG~output .bus_hold = "false";
defparam \ROM_rd_IMG~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[0]~8 (
// Equation(s):
// \Master_0|ATCONV_inst|x[0]~8_combout  = \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  $ (\Master_0|ATCONV_inst|x [0])

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|x [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[0]~8 .lut_mask = 16'h3C3C;
defparam \Master_0|ATCONV_inst|x[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X10_Y40_N25
dffeas \Master_0|ATCONV_inst|x[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|Selector1~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Selector1~0_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (\Master_0|ATCONV_inst|x [0] & (\Master_0|ATCONV_inst|always0~7_combout  & \Master_0|ATCONV_inst|y [0])))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ATCONV_inst|always0~7_combout ),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Selector1~0 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter~1 (
// Equation(s):
// \Master_0|ATCONV_inst|counter~1_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|counter [1] $ (((\Master_0|ATCONV_inst|counter [0]))))) # (!\Master_0|ATCONV_inst|cur_state.CONV~q  & 
// (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & (\Master_0|ATCONV_inst|counter [1] $ (\Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter~1 .lut_mask = 16'h54A8;
defparam \Master_0|ATCONV_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter[1]~feeder (
// Equation(s):
// \Master_0|ATCONV_inst|counter[1]~feeder_combout  = \Master_0|ATCONV_inst|counter~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|counter~1_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[1]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|ATCONV_inst|counter[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y40_N23
dffeas \Master_0|ATCONV_inst|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux4~4 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux4~4_combout  = (!\Master_0|ATCONV_inst|counter [0]) # (!\Master_0|ATCONV_inst|counter [1])

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux4~4 .lut_mask = 16'h55FF;
defparam \Master_0|ATCONV_inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter~2 (
// Equation(s):
// \Master_0|ATCONV_inst|counter~2_combout  = (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & (\Master_0|ATCONV_inst|counter [2] $ (((!\Master_0|ATCONV_inst|Mux4~4_combout ))))) # (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & 
// (\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|counter [2] $ (!\Master_0|ATCONV_inst|Mux4~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Mux4~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter~2 .lut_mask = 16'hC832;
defparam \Master_0|ATCONV_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter[2]~feeder (
// Equation(s):
// \Master_0|ATCONV_inst|counter[2]~feeder_combout  = \Master_0|ATCONV_inst|counter~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|counter~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[2]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|ATCONV_inst|counter[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y40_N25
dffeas \Master_0|ATCONV_inst|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|counter[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add2~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add2~0_combout  = \Master_0|ATCONV_inst|counter [3] $ (((\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|counter [0] & \Master_0|ATCONV_inst|counter [2]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add2~0 .lut_mask = 16'h7F80;
defparam \Master_0|ATCONV_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter~0 (
// Equation(s):
// \Master_0|ATCONV_inst|counter~0_combout  = (\Master_0|ATCONV_inst|Add2~0_combout  & ((\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ) # (\Master_0|ATCONV_inst|cur_state.CONV~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter~0 .lut_mask = 16'hFA00;
defparam \Master_0|ATCONV_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter[3]~feeder (
// Equation(s):
// \Master_0|ATCONV_inst|counter[3]~feeder_combout  = \Master_0|ATCONV_inst|counter~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|counter~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[3]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|ATCONV_inst|counter[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y40_N29
dffeas \Master_0|ATCONV_inst|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0 (
// Equation(s):
// \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout  = (!\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|counter [2] & !\Master_0|ATCONV_inst|counter [3]))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0 .lut_mask = 16'h0050;
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|Selector1~1 (
// Equation(s):
// \Master_0|ATCONV_inst|Selector1~1_combout  = (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & ((\Master_0|ATCONV_inst|counter [0]) # (!\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Selector1~1 .lut_mask = 16'hC0F0;
defparam \Master_0|ATCONV_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|Selector1~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Selector1~2_combout  = (\Master_0|ATCONV_inst|Selector1~0_combout ) # ((\Master_0|ATCONV_inst|Selector1~1_combout ) # ((!\Master_0|ATCONV_inst|always0~6_combout  & \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q )))

	.dataa(\Master_0|ATCONV_inst|always0~6_combout ),
	.datab(\Master_0|ATCONV_inst|Selector1~0_combout ),
	.datac(\Master_0|ATCONV_inst|Selector1~1_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Selector1~2 .lut_mask = 16'hFDFC;
defparam \Master_0|ATCONV_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y40_N9
dffeas \Master_0|ATCONV_inst|cur_state.MAX_POOLING (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.MAX_POOLING .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.MAX_POOLING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter~3 (
// Equation(s):
// \Master_0|ATCONV_inst|counter~3_combout  = (!\Master_0|ATCONV_inst|counter [0] & ((\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ) # (\Master_0|ATCONV_inst|cur_state.CONV~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter~3 .lut_mask = 16'h00FA;
defparam \Master_0|ATCONV_inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|counter[0]~feeder (
// Equation(s):
// \Master_0|ATCONV_inst|counter[0]~feeder_combout  = \Master_0|ATCONV_inst|counter~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|counter~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|counter[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[0]~feeder .lut_mask = 16'hFF00;
defparam \Master_0|ATCONV_inst|counter[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y40_N27
dffeas \Master_0|ATCONV_inst|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|counter[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1 (
// Equation(s):
// \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1_combout  = (!\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1 .lut_mask = 16'h3000;
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y39_N25
dffeas \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1 .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[1]~7 (
// Equation(s):
// \Master_0|ATCONV_inst|x[1]~7_combout  = \Master_0|ATCONV_inst|x [1] $ (((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & ((\Master_0|ATCONV_inst|x [0]))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & 
// (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|x [1]),
	.datad(\Master_0|ATCONV_inst|x [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[1]~7 .lut_mask = 16'h1ED2;
defparam \Master_0|ATCONV_inst|x[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N7
dffeas \Master_0|ATCONV_inst|x[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[2]~2 (
// Equation(s):
// \Master_0|ATCONV_inst|x[2]~2_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (\Master_0|ATCONV_inst|x [0])) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q )))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[2]~2 .lut_mask = 16'hCFC0;
defparam \Master_0|ATCONV_inst|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[2]~6 (
// Equation(s):
// \Master_0|ATCONV_inst|x[2]~6_combout  = \Master_0|ATCONV_inst|x [2] $ (((\Master_0|ATCONV_inst|x[2]~2_combout  & \Master_0|ATCONV_inst|x [1])))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x[2]~2_combout ),
	.datac(\Master_0|ATCONV_inst|x [2]),
	.datad(\Master_0|ATCONV_inst|x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[2]~6 .lut_mask = 16'h3CF0;
defparam \Master_0|ATCONV_inst|x[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N29
dffeas \Master_0|ATCONV_inst|x[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[3]~9 (
// Equation(s):
// \Master_0|ATCONV_inst|x[3]~9_combout  = \Master_0|ATCONV_inst|x [3] $ (((\Master_0|ATCONV_inst|x [1] & (\Master_0|ATCONV_inst|x[2]~2_combout  & \Master_0|ATCONV_inst|x [2]))))

	.dataa(\Master_0|ATCONV_inst|x [1]),
	.datab(\Master_0|ATCONV_inst|x[2]~2_combout ),
	.datac(\Master_0|ATCONV_inst|x [3]),
	.datad(\Master_0|ATCONV_inst|x [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[3]~9 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|x[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N23
dffeas \Master_0|ATCONV_inst|x[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add5~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add5~0_combout  = (\Master_0|ATCONV_inst|x [2] & \Master_0|ATCONV_inst|x [1])

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x [2]),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|x [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add5~0 .lut_mask = 16'hCC00;
defparam \Master_0|ATCONV_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[4]~5 (
// Equation(s):
// \Master_0|ATCONV_inst|x[4]~5_combout  = \Master_0|ATCONV_inst|x [4] $ (((\Master_0|ATCONV_inst|x [3] & (\Master_0|ATCONV_inst|Add5~0_combout  & \Master_0|ATCONV_inst|x[2]~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(\Master_0|ATCONV_inst|Add5~0_combout ),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|x[2]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[4]~5 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|x[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N1
dffeas \Master_0|ATCONV_inst|x[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[5]~3 (
// Equation(s):
// \Master_0|ATCONV_inst|x[5]~3_combout  = (\Master_0|ATCONV_inst|x [3] & (\Master_0|ATCONV_inst|x[2]~2_combout  & (\Master_0|ATCONV_inst|x [4] & \Master_0|ATCONV_inst|Add5~0_combout )))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(\Master_0|ATCONV_inst|x[2]~2_combout ),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[5]~3 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|x[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|x[5]~4 (
// Equation(s):
// \Master_0|ATCONV_inst|x[5]~4_combout  = \Master_0|ATCONV_inst|x[5]~3_combout  $ (\Master_0|ATCONV_inst|x [5])

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x[5]~3_combout ),
	.datac(\Master_0|ATCONV_inst|x [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[5]~4 .lut_mask = 16'h3C3C;
defparam \Master_0|ATCONV_inst|x[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N3
dffeas \Master_0|ATCONV_inst|x[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~2 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~2_combout  = (\Master_0|ATCONV_inst|x [3] & (\Master_0|ATCONV_inst|x [5] & (\Master_0|ATCONV_inst|x [4] & \Master_0|ATCONV_inst|Add5~0_combout )))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(\Master_0|ATCONV_inst|x [5]),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|Add5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~2 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|y~0 (
// Equation(s):
// \Master_0|ATCONV_inst|y~0_combout  = (\Master_0|ATCONV_inst|always0~2_combout  & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & ((\Master_0|ATCONV_inst|x [0]))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & 
// (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q  & !\Master_0|ATCONV_inst|x [0]))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|x [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y~0 .lut_mask = 16'hA040;
defparam \Master_0|ATCONV_inst|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|y~1 (
// Equation(s):
// \Master_0|ATCONV_inst|y~1_combout  = (\Master_0|ATCONV_inst|y [0]) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y~1 .lut_mask = 16'hFF0F;
defparam \Master_0|ATCONV_inst|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[1]~7 (
// Equation(s):
// \Master_0|ATCONV_inst|y[1]~7_combout  = \Master_0|ATCONV_inst|y [1] $ (((\Master_0|ATCONV_inst|y~0_combout  & ((\Master_0|ATCONV_inst|y [0]) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q )))))

	.dataa(\Master_0|ATCONV_inst|y [0]),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|y [1]),
	.datad(\Master_0|ATCONV_inst|y~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[1]~7 .lut_mask = 16'h4BF0;
defparam \Master_0|ATCONV_inst|y[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y39_N17
dffeas \Master_0|ATCONV_inst|y[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[2]~6 (
// Equation(s):
// \Master_0|ATCONV_inst|y[2]~6_combout  = \Master_0|ATCONV_inst|y [2] $ (((\Master_0|ATCONV_inst|y~0_combout  & (\Master_0|ATCONV_inst|y~1_combout  & \Master_0|ATCONV_inst|y [1]))))

	.dataa(\Master_0|ATCONV_inst|y~0_combout ),
	.datab(\Master_0|ATCONV_inst|y~1_combout ),
	.datac(\Master_0|ATCONV_inst|y [2]),
	.datad(\Master_0|ATCONV_inst|y [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[2]~6 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|y[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y39_N11
dffeas \Master_0|ATCONV_inst|y[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[3]~2 (
// Equation(s):
// \Master_0|ATCONV_inst|y[3]~2_combout  = (\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|y [1] & (\Master_0|ATCONV_inst|y~1_combout  & \Master_0|ATCONV_inst|y~0_combout )))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y~1_combout ),
	.datad(\Master_0|ATCONV_inst|y~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[3]~2 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[3]~5 (
// Equation(s):
// \Master_0|ATCONV_inst|y[3]~5_combout  = \Master_0|ATCONV_inst|y [3] $ (\Master_0|ATCONV_inst|y[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|y [3]),
	.datad(\Master_0|ATCONV_inst|y[3]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[3]~5 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV_inst|y[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y39_N13
dffeas \Master_0|ATCONV_inst|y[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[4]~4 (
// Equation(s):
// \Master_0|ATCONV_inst|y[4]~4_combout  = \Master_0|ATCONV_inst|y [4] $ (((\Master_0|ATCONV_inst|y[3]~2_combout  & \Master_0|ATCONV_inst|y [3])))

	.dataa(\Master_0|ATCONV_inst|y[3]~2_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|y [4]),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[4]~4 .lut_mask = 16'h5AF0;
defparam \Master_0|ATCONV_inst|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y39_N31
dffeas \Master_0|ATCONV_inst|y[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[5]~3 (
// Equation(s):
// \Master_0|ATCONV_inst|y[5]~3_combout  = \Master_0|ATCONV_inst|y [5] $ (((\Master_0|ATCONV_inst|y [4] & (\Master_0|ATCONV_inst|y [3] & \Master_0|ATCONV_inst|y[3]~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|y [4]),
	.datab(\Master_0|ATCONV_inst|y [3]),
	.datac(\Master_0|ATCONV_inst|y [5]),
	.datad(\Master_0|ATCONV_inst|y[3]~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[5]~3 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|y[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y39_N5
dffeas \Master_0|ATCONV_inst|y[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~3 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~3_combout  = (\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|y [1] & (\Master_0|ATCONV_inst|y [4] & \Master_0|ATCONV_inst|y [3])))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y [4]),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~3 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~7 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~7_combout  = (\Master_0|ATCONV_inst|y [5] & (\Master_0|ATCONV_inst|always0~2_combout  & \Master_0|ATCONV_inst|always0~3_combout ))

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~7 .lut_mask = 16'hA000;
defparam \Master_0|ATCONV_inst|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0 (
// Equation(s):
// \Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0_combout  = ((\Master_0|ATCONV_inst|x [0] & (\Master_0|ATCONV_inst|y [0] & \Master_0|ATCONV_inst|always0~7_combout ))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q )

	.dataa(\Master_0|ATCONV_inst|x [0]),
	.datab(\Master_0|ATCONV_inst|y [0]),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|always0~7_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0 .lut_mask = 16'h8F0F;
defparam \Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y40_N29
dffeas \Master_0|ATCONV_inst|cur_state.READ_DATA_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|nxt_state.READ_DATA_0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.READ_DATA_0 .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.READ_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|Equal0~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Equal0~0_combout  = (!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [0] & (!\Master_0|ATCONV_inst|counter [2] & \Master_0|ATCONV_inst|counter [3])))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Equal0~0 .lut_mask = 16'h0100;
defparam \Master_0|ATCONV_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Selector0~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Selector0~0_combout  = ((\Master_0|ATCONV_inst|cur_state.CONV~q  & !\Master_0|ATCONV_inst|Equal0~0_combout )) # (!\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )

	.dataa(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Selector0~0 .lut_mask = 16'h55F5;
defparam \Master_0|ATCONV_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y40_N23
dffeas \Master_0|ATCONV_inst|cur_state.CONV (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.CONV .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.CONV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0 (
// Equation(s):
// \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Equal0~0_combout )

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0 .lut_mask = 16'hCC00;
defparam \Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y40_N19
dffeas \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|nxt_state.WRITE_DATA_0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0 .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|y[0]~8 (
// Equation(s):
// \Master_0|ATCONV_inst|y[0]~8_combout  = \Master_0|ATCONV_inst|y [0] $ (((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (\Master_0|ATCONV_inst|x [0] & \Master_0|ATCONV_inst|always0~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ATCONV_inst|y [0]),
	.datad(\Master_0|ATCONV_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[0]~8 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|y[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y40_N21
dffeas \Master_0|ATCONV_inst|y[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~4 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~4_combout  = (\Master_0|ATCONV_inst|y [5] & \Master_0|ATCONV_inst|always0~3_combout )

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~4 .lut_mask = 16'hAA00;
defparam \Master_0|ATCONV_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~6 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~6_combout  = (!\Master_0|ATCONV_inst|y [0] & (!\Master_0|ATCONV_inst|x [0] & (\Master_0|ATCONV_inst|always0~2_combout  & \Master_0|ATCONV_inst|always0~4_combout )))

	.dataa(\Master_0|ATCONV_inst|y [0]),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~6 .lut_mask = 16'h1000;
defparam \Master_0|ATCONV_inst|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|cur_state.DONE~0 (
// Equation(s):
// \Master_0|ATCONV_inst|cur_state.DONE~0_combout  = (\Master_0|ATCONV_inst|cur_state.DONE~q ) # ((\Master_0|ATCONV_inst|always0~6_combout  & \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|always0~6_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.DONE~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|cur_state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.DONE~0 .lut_mask = 16'hFCF0;
defparam \Master_0|ATCONV_inst|cur_state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y40_N5
dffeas \Master_0|ATCONV_inst|cur_state.DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|cur_state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|cur_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|cur_state.DONE .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|cur_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~0_combout  = \Master_0|ATCONV_inst|x [1] $ (VCC)
// \Master_0|ATCONV_inst|Add3~1  = CARRY(\Master_0|ATCONV_inst|x [1])

	.dataa(\Master_0|ATCONV_inst|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add3~0_combout ),
	.cout(\Master_0|ATCONV_inst|Add3~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \Master_0|ATCONV_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~2_combout  = (\Master_0|ATCONV_inst|x [2] & (\Master_0|ATCONV_inst|Add3~1  & VCC)) # (!\Master_0|ATCONV_inst|x [2] & (!\Master_0|ATCONV_inst|Add3~1 ))
// \Master_0|ATCONV_inst|Add3~3  = CARRY((!\Master_0|ATCONV_inst|x [2] & !\Master_0|ATCONV_inst|Add3~1 ))

	.dataa(\Master_0|ATCONV_inst|x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add3~1 ),
	.combout(\Master_0|ATCONV_inst|Add3~2_combout ),
	.cout(\Master_0|ATCONV_inst|Add3~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~2 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~4 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~4_combout  = (\Master_0|ATCONV_inst|x [3] & ((GND) # (!\Master_0|ATCONV_inst|Add3~3 ))) # (!\Master_0|ATCONV_inst|x [3] & (\Master_0|ATCONV_inst|Add3~3  $ (GND)))
// \Master_0|ATCONV_inst|Add3~5  = CARRY((\Master_0|ATCONV_inst|x [3]) # (!\Master_0|ATCONV_inst|Add3~3 ))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add3~3 ),
	.combout(\Master_0|ATCONV_inst|Add3~4_combout ),
	.cout(\Master_0|ATCONV_inst|Add3~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~4 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~6 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~6_combout  = (\Master_0|ATCONV_inst|x [4] & (\Master_0|ATCONV_inst|Add3~5  & VCC)) # (!\Master_0|ATCONV_inst|x [4] & (!\Master_0|ATCONV_inst|Add3~5 ))
// \Master_0|ATCONV_inst|Add3~7  = CARRY((!\Master_0|ATCONV_inst|x [4] & !\Master_0|ATCONV_inst|Add3~5 ))

	.dataa(\Master_0|ATCONV_inst|x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add3~5 ),
	.combout(\Master_0|ATCONV_inst|Add3~6_combout ),
	.cout(\Master_0|ATCONV_inst|Add3~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~6 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~8 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~8_combout  = (\Master_0|ATCONV_inst|x [5] & ((GND) # (!\Master_0|ATCONV_inst|Add3~7 ))) # (!\Master_0|ATCONV_inst|x [5] & (\Master_0|ATCONV_inst|Add3~7  $ (GND)))
// \Master_0|ATCONV_inst|Add3~9  = CARRY((\Master_0|ATCONV_inst|x [5]) # (!\Master_0|ATCONV_inst|Add3~7 ))

	.dataa(\Master_0|ATCONV_inst|x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add3~7 ),
	.combout(\Master_0|ATCONV_inst|Add3~8_combout ),
	.cout(\Master_0|ATCONV_inst|Add3~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~8 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add3~10 (
// Equation(s):
// \Master_0|ATCONV_inst|Add3~10_combout  = !\Master_0|ATCONV_inst|Add3~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV_inst|Add3~9 ),
	.combout(\Master_0|ATCONV_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add3~10 .lut_mask = 16'h0F0F;
defparam \Master_0|ATCONV_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N22
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~6 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~6_combout  = (\Master_0|ATCONV_inst|counter [1] & ((\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|counter [2] & \Master_0|ATCONV_inst|x [0])) # (!\Master_0|ATCONV_inst|counter [0] & (!\Master_0|ATCONV_inst|counter [2])))) # 
// (!\Master_0|ATCONV_inst|counter [1] & ((\Master_0|ATCONV_inst|counter [0] & ((\Master_0|ATCONV_inst|counter [2]) # (\Master_0|ATCONV_inst|x [0]))) # (!\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|counter [2] & \Master_0|ATCONV_inst|x [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|x [0]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~6 .lut_mask = 16'hD642;
defparam \u_BUS|ADDR_S0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N28
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~7 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~7_combout  = (\Master_0|ATCONV_inst|x [0] & (\Master_0|ATCONV_inst|Add3~10_combout  & (!\u_BUS|ADDR_S0[0]~6_combout  & !\Master_0|ATCONV_inst|Equal0~0_combout ))) # (!\Master_0|ATCONV_inst|x [0] & (((\u_BUS|ADDR_S0[0]~6_combout ) # 
// (\Master_0|ATCONV_inst|Equal0~0_combout ))))

	.dataa(\Master_0|ATCONV_inst|x [0]),
	.datab(\Master_0|ATCONV_inst|Add3~10_combout ),
	.datac(\u_BUS|ADDR_S0[0]~6_combout ),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~7 .lut_mask = 16'h5558;
defparam \u_BUS|ADDR_S0[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~48 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~48_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|counter [3] & ((!\Master_0|ATCONV_inst|Equal0~0_combout )))) # (!\Master_0|ATCONV_inst|cur_state.CONV~q  & ((\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ) 
// # ((\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|Equal0~0_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~48 .lut_mask = 16'h50DC;
defparam \u_BUS|ADDR_S0[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[0]~8 (
// Equation(s):
// \u_BUS|ADDR_S0[0]~8_combout  = (!\u_BUS|ADDR_S0[0]~48_combout  & ((\Master_0|ATCONV_inst|x [0] & (!\u_BUS|ADDR_S0[0]~7_combout )) # (!\Master_0|ATCONV_inst|x [0] & (\u_BUS|ADDR_S0[0]~7_combout  & \Master_0|ATCONV_inst|always0~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|x [0]),
	.datab(\u_BUS|ADDR_S0[0]~7_combout ),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\u_BUS|ADDR_S0[0]~48_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[0]~8 .lut_mask = 16'h0062;
defparam \u_BUS|ADDR_S0[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[13]~1 (
// Equation(s):
// \u_BUS|WDATA_S1[13]~1_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[13]~1 .lut_mask = 16'h0F00;
defparam \u_BUS|WDATA_S1[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|x_1[0]~4 (
// Equation(s):
// \Master_0|ATCONV_inst|x_1[0]~4_combout  = \Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q  $ (\Master_0|ATCONV_inst|x_1 [0])

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.datac(\Master_0|ATCONV_inst|x_1 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x_1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[0]~4 .lut_mask = 16'h3C3C;
defparam \Master_0|ATCONV_inst|x_1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y41_N13
dffeas \Master_0|ATCONV_inst|x_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x_1[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N16
cycloneive_lcell_comb \Master_0|ADDR_M[4]~4 (
// Equation(s):
// \Master_0|ADDR_M[4]~4_combout  = (!\Master_0|ATCONV_inst|counter [2] & (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & !\Master_0|ATCONV_inst|counter [3]))

	.dataa(\Master_0|ATCONV_inst|counter [2]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~4 .lut_mask = 16'h0050;
defparam \Master_0|ADDR_M[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N8
cycloneive_lcell_comb \Master_0|ADDR_M[0]~5 (
// Equation(s):
// \Master_0|ADDR_M[0]~5_combout  = (\Master_0|ATCONV_inst|x [0] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\Master_0|ADDR_M[4]~4_combout  & !\Master_0|ATCONV_inst|counter [0])))) # (!\Master_0|ATCONV_inst|x [0] & 
// (((\Master_0|ADDR_M[4]~4_combout  & \Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ADDR_M[4]~4_combout ),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~5 .lut_mask = 16'hB8C8;
defparam \Master_0|ADDR_M[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|layer0_ceb~0 (
// Equation(s):
// \Master_0|ATCONV_inst|layer0_ceb~0_combout  = (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & !\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|layer0_ceb~0 .lut_mask = 16'h000F;
defparam \Master_0|ATCONV_inst|layer0_ceb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N22
cycloneive_lcell_comb \Master_0|ADDR_M[0]~6 (
// Equation(s):
// \Master_0|ADDR_M[0]~6_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|x_1 [0])) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ADDR_M[0]~5_combout )))))

	.dataa(\u_BUS|WDATA_S1[13]~1_combout ),
	.datab(\Master_0|ATCONV_inst|x_1 [0]),
	.datac(\Master_0|ADDR_M[0]~5_combout ),
	.datad(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[0]~6 .lut_mask = 16'h88A0;
defparam \Master_0|ADDR_M[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N20
cycloneive_lcell_comb \u_BUS|WDATA_S1[13]~0 (
// Equation(s):
// \u_BUS|WDATA_S1[13]~0_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & ((\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ) # (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[13]~0 .lut_mask = 16'h4440;
defparam \u_BUS|WDATA_S1[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N4
cycloneive_lcell_comb \u_BUS|ADDR_S1[0]~0 (
// Equation(s):
// \u_BUS|ADDR_S1[0]~0_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[0]~8_combout ) # (\Master_0|ADDR_M[0]~6_combout )))

	.dataa(gnd),
	.datab(\u_BUS|ADDR_S0[0]~8_combout ),
	.datac(\Master_0|ADDR_M[0]~6_combout ),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[0]~0 .lut_mask = 16'hFC00;
defparam \u_BUS|ADDR_S1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~0_combout  = \Master_0|ATCONV_inst|y [1] $ (VCC)
// \Master_0|ATCONV_inst|Add4~1  = CARRY(\Master_0|ATCONV_inst|y [1])

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add4~0_combout ),
	.cout(\Master_0|ATCONV_inst|Add4~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~0 .lut_mask = 16'h33CC;
defparam \Master_0|ATCONV_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~2_combout  = (\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|Add4~1  & VCC)) # (!\Master_0|ATCONV_inst|y [2] & (!\Master_0|ATCONV_inst|Add4~1 ))
// \Master_0|ATCONV_inst|Add4~3  = CARRY((!\Master_0|ATCONV_inst|y [2] & !\Master_0|ATCONV_inst|Add4~1 ))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add4~1 ),
	.combout(\Master_0|ATCONV_inst|Add4~2_combout ),
	.cout(\Master_0|ATCONV_inst|Add4~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~2 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~4 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~4_combout  = (\Master_0|ATCONV_inst|y [3] & ((GND) # (!\Master_0|ATCONV_inst|Add4~3 ))) # (!\Master_0|ATCONV_inst|y [3] & (\Master_0|ATCONV_inst|Add4~3  $ (GND)))
// \Master_0|ATCONV_inst|Add4~5  = CARRY((\Master_0|ATCONV_inst|y [3]) # (!\Master_0|ATCONV_inst|Add4~3 ))

	.dataa(\Master_0|ATCONV_inst|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add4~3 ),
	.combout(\Master_0|ATCONV_inst|Add4~4_combout ),
	.cout(\Master_0|ATCONV_inst|Add4~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~4 .lut_mask = 16'h5AAF;
defparam \Master_0|ATCONV_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~6 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~6_combout  = (\Master_0|ATCONV_inst|y [4] & (\Master_0|ATCONV_inst|Add4~5  & VCC)) # (!\Master_0|ATCONV_inst|y [4] & (!\Master_0|ATCONV_inst|Add4~5 ))
// \Master_0|ATCONV_inst|Add4~7  = CARRY((!\Master_0|ATCONV_inst|y [4] & !\Master_0|ATCONV_inst|Add4~5 ))

	.dataa(\Master_0|ATCONV_inst|y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add4~5 ),
	.combout(\Master_0|ATCONV_inst|Add4~6_combout ),
	.cout(\Master_0|ATCONV_inst|Add4~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~6 .lut_mask = 16'hA505;
defparam \Master_0|ATCONV_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~8 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~8_combout  = (\Master_0|ATCONV_inst|y [5] & ((GND) # (!\Master_0|ATCONV_inst|Add4~7 ))) # (!\Master_0|ATCONV_inst|y [5] & (\Master_0|ATCONV_inst|Add4~7  $ (GND)))
// \Master_0|ATCONV_inst|Add4~9  = CARRY((\Master_0|ATCONV_inst|y [5]) # (!\Master_0|ATCONV_inst|Add4~7 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add4~7 ),
	.combout(\Master_0|ATCONV_inst|Add4~8_combout ),
	.cout(\Master_0|ATCONV_inst|Add4~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~8 .lut_mask = 16'h3CCF;
defparam \Master_0|ATCONV_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add4~10 (
// Equation(s):
// \Master_0|ATCONV_inst|Add4~10_combout  = !\Master_0|ATCONV_inst|Add4~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV_inst|Add4~9 ),
	.combout(\Master_0|ATCONV_inst|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add4~10 .lut_mask = 16'h0F0F;
defparam \Master_0|ATCONV_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~2_combout  = (!\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|counter [1] $ (!\Master_0|ATCONV_inst|counter [2])))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~2 .lut_mask = 16'h00A5;
defparam \Master_0|ATCONV_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~3 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~3_combout  = (\Master_0|ATCONV_inst|Mux9~2_combout  & ((\Master_0|ATCONV_inst|counter [1] & ((!\Master_0|ATCONV_inst|always0~4_combout ))) # (!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|Add4~10_combout ))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|Add4~10_combout ),
	.datac(\Master_0|ATCONV_inst|always0~4_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~2_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~3 .lut_mask = 16'h1B00;
defparam \Master_0|ATCONV_inst|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~4 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~4_combout  = (\Master_0|ATCONV_inst|counter [0] & (((!\Master_0|ATCONV_inst|counter [2] & \Master_0|ATCONV_inst|counter [1])))) # (!\Master_0|ATCONV_inst|counter [0] & (!\Master_0|ATCONV_inst|Add3~10_combout  & 
// (\Master_0|ATCONV_inst|counter [2] $ (!\Master_0|ATCONV_inst|counter [1]))))

	.dataa(\Master_0|ATCONV_inst|Add3~10_combout ),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|counter [1]),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~4 .lut_mask = 16'h3041;
defparam \Master_0|ATCONV_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux10~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux10~0_combout  = (\Master_0|ATCONV_inst|Mux9~3_combout  & (((!\Master_0|ATCONV_inst|Add3~10_combout )))) # (!\Master_0|ATCONV_inst|Mux9~3_combout  & ((\Master_0|ATCONV_inst|Mux9~4_combout  & ((!\Master_0|ATCONV_inst|Add3~10_combout 
// ))) # (!\Master_0|ATCONV_inst|Mux9~4_combout  & (!\Master_0|ATCONV_inst|Mux9~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|Mux9~3_combout ),
	.datab(\Master_0|ATCONV_inst|Mux9~2_combout ),
	.datac(\Master_0|ATCONV_inst|Add3~10_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux10~0 .lut_mask = 16'h0F1B;
defparam \Master_0|ATCONV_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux11~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux11~0_combout  = (!\Master_0|ATCONV_inst|counter [0] & !\Master_0|ATCONV_inst|counter [2])

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux11~0 .lut_mask = 16'h0505;
defparam \Master_0|ATCONV_inst|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~6 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~6_combout  = (\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [3] & ((!\Master_0|ATCONV_inst|always0~2_combout ) # (!\Master_0|ATCONV_inst|Add4~10_combout ))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|Add4~10_combout ),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~6 .lut_mask = 16'h002A;
defparam \Master_0|ATCONV_inst|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~7 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~7_combout  = (!\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|counter [3] & ((!\Master_0|ATCONV_inst|always0~4_combout ) # (!\Master_0|ATCONV_inst|always0~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~7 .lut_mask = 16'h0444;
defparam \Master_0|ATCONV_inst|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~5 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~5_combout  = (\Master_0|ATCONV_inst|counter [0] & (!\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|counter [2] & !\Master_0|ATCONV_inst|counter [1])))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~5 .lut_mask = 16'h0020;
defparam \Master_0|ATCONV_inst|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~8 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~8_combout  = (\Master_0|ATCONV_inst|Mux9~5_combout ) # ((\Master_0|ATCONV_inst|Mux11~0_combout  & ((\Master_0|ATCONV_inst|Mux9~6_combout ) # (\Master_0|ATCONV_inst|Mux9~7_combout ))))

	.dataa(\Master_0|ATCONV_inst|Mux11~0_combout ),
	.datab(\Master_0|ATCONV_inst|Mux9~6_combout ),
	.datac(\Master_0|ATCONV_inst|Mux9~7_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~5_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~8 .lut_mask = 16'hFFA8;
defparam \Master_0|ATCONV_inst|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y39_N20
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~9 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~9_combout  = (\Master_0|ATCONV_inst|Mux10~0_combout  & (!\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|Mux9~8_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|Mux10~0_combout ),
	.datac(\Master_0|ATCONV_inst|counter [3]),
	.datad(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~9 .lut_mask = 16'h000C;
defparam \u_BUS|ADDR_S0[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~10 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~10_combout  = (!\Master_0|ATCONV_inst|counter [0] & ((\Master_0|ATCONV_inst|counter [2] & ((\Master_0|ATCONV_inst|counter [1]))) # (!\Master_0|ATCONV_inst|counter [2] & (!\Master_0|ATCONV_inst|Add4~10_combout  & 
// !\Master_0|ATCONV_inst|counter [1]))))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|Add4~10_combout ),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~10 .lut_mask = 16'h5001;
defparam \Master_0|ATCONV_inst|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux9~9 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux9~9_combout  = (\Master_0|ATCONV_inst|Mux9~4_combout ) # ((\Master_0|ATCONV_inst|Mux9~10_combout  & ((!\Master_0|ATCONV_inst|counter [1]) # (!\Master_0|ATCONV_inst|always0~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|Mux9~10_combout ),
	.datab(\Master_0|ATCONV_inst|Mux9~4_combout ),
	.datac(\Master_0|ATCONV_inst|always0~4_combout ),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux9~9 .lut_mask = 16'hCEEE;
defparam \Master_0|ATCONV_inst|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[1]~10 (
// Equation(s):
// \u_BUS|ADDR_S0[1]~10_combout  = (\u_BUS|ADDR_S0[5]~9_combout  & ((\Master_0|ATCONV_inst|Mux9~9_combout  & (\Master_0|ATCONV_inst|Add3~0_combout )) # (!\Master_0|ATCONV_inst|Mux9~9_combout  & ((\Master_0|ATCONV_inst|x [1])))))

	.dataa(\u_BUS|ADDR_S0[5]~9_combout ),
	.datab(\Master_0|ATCONV_inst|Add3~0_combout ),
	.datac(\Master_0|ATCONV_inst|x [1]),
	.datad(\Master_0|ATCONV_inst|Mux9~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[1]~10 .lut_mask = 16'h88A0;
defparam \u_BUS|ADDR_S0[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~11 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~11_combout  = (\Master_0|ATCONV_inst|Mux11~0_combout  & (!\Master_0|ATCONV_inst|Mux9~8_combout  & (\Master_0|ATCONV_inst|counter [3] $ (\Master_0|ATCONV_inst|counter [1]))))

	.dataa(\Master_0|ATCONV_inst|Mux11~0_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|counter [1]),
	.datad(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~11 .lut_mask = 16'h0028;
defparam \u_BUS|ADDR_S0[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[1]~12 (
// Equation(s):
// \u_BUS|ADDR_S0[1]~12_combout  = (\u_BUS|ADDR_S0[2]~11_combout ) # ((\Master_0|ATCONV_inst|Mux9~8_combout  & ((\Master_0|ATCONV_inst|always0~2_combout ) # (!\Master_0|ATCONV_inst|x [1]))))

	.dataa(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.datab(\u_BUS|ADDR_S0[2]~11_combout ),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|x [1]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[1]~12 .lut_mask = 16'hECEE;
defparam \u_BUS|ADDR_S0[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N14
cycloneive_lcell_comb \Master_0|ADDR_M[1]~8 (
// Equation(s):
// \Master_0|ADDR_M[1]~8_combout  = (\Master_0|ADDR_M[4]~4_combout  & (\Master_0|ATCONV_inst|x [1] $ (((\Master_0|ATCONV_inst|x [0] & \Master_0|ATCONV_inst|counter [0])))))

	.dataa(\Master_0|ATCONV_inst|x [1]),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ADDR_M[4]~4_combout ),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~8 .lut_mask = 16'h60A0;
defparam \Master_0|ADDR_M[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N0
cycloneive_lcell_comb \Master_0|ADDR_M[1]~7 (
// Equation(s):
// \Master_0|ADDR_M[1]~7_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & \Master_0|ATCONV_inst|x [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|x [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~7 .lut_mask = 16'hF000;
defparam \Master_0|ADDR_M[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|x_1[1]~5 (
// Equation(s):
// \Master_0|ATCONV_inst|x_1[1]~5_combout  = (\Master_0|ATCONV_inst|x_1 [0] & (\Master_0|ATCONV_inst|x_1 [1] $ (VCC))) # (!\Master_0|ATCONV_inst|x_1 [0] & (\Master_0|ATCONV_inst|x_1 [1] & VCC))
// \Master_0|ATCONV_inst|x_1[1]~6  = CARRY((\Master_0|ATCONV_inst|x_1 [0] & \Master_0|ATCONV_inst|x_1 [1]))

	.dataa(\Master_0|ATCONV_inst|x_1 [0]),
	.datab(\Master_0|ATCONV_inst|x_1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|x_1[1]~5_combout ),
	.cout(\Master_0|ATCONV_inst|x_1[1]~6 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[1]~5 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV_inst|x_1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y41_N17
dffeas \Master_0|ATCONV_inst|x_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x_1[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N26
cycloneive_lcell_comb \Master_0|ADDR_M[1]~9 (
// Equation(s):
// \Master_0|ADDR_M[1]~9_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|x_1 [1])))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ADDR_M[1]~8_combout ) # ((\Master_0|ADDR_M[1]~7_combout ))))

	.dataa(\Master_0|ADDR_M[1]~8_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\Master_0|ADDR_M[1]~7_combout ),
	.datad(\Master_0|ATCONV_inst|x_1 [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~9 .lut_mask = 16'hFE32;
defparam \Master_0|ADDR_M[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N20
cycloneive_lcell_comb \Master_0|ADDR_M[1]~10 (
// Equation(s):
// \Master_0|ADDR_M[1]~10_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (((\Master_0|ADDR_M[1]~9_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[1]~10_combout ) # ((\u_BUS|ADDR_S0[1]~12_combout ))))

	.dataa(\u_BUS|ADDR_S0[1]~10_combout ),
	.datab(\u_BUS|ADDR_S0[1]~12_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ADDR_M[1]~9_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[1]~10 .lut_mask = 16'hFE0E;
defparam \Master_0|ADDR_M[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N6
cycloneive_lcell_comb \u_BUS|ADDR_S1[1]~1 (
// Equation(s):
// \u_BUS|ADDR_S1[1]~1_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \Master_0|ADDR_M[1]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\Master_0|ADDR_M[1]~10_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[1]~1 .lut_mask = 16'hF000;
defparam \u_BUS|ADDR_S1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|x_1[2]~7 (
// Equation(s):
// \Master_0|ATCONV_inst|x_1[2]~7_combout  = (\Master_0|ATCONV_inst|x_1 [2] & (!\Master_0|ATCONV_inst|x_1[1]~6 )) # (!\Master_0|ATCONV_inst|x_1 [2] & ((\Master_0|ATCONV_inst|x_1[1]~6 ) # (GND)))
// \Master_0|ATCONV_inst|x_1[2]~8  = CARRY((!\Master_0|ATCONV_inst|x_1[1]~6 ) # (!\Master_0|ATCONV_inst|x_1 [2]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|x_1[1]~6 ),
	.combout(\Master_0|ATCONV_inst|x_1[2]~7_combout ),
	.cout(\Master_0|ATCONV_inst|x_1[2]~8 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[2]~7 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV_inst|x_1[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y41_N19
dffeas \Master_0|ATCONV_inst|x_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x_1[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N12
cycloneive_lcell_comb \Master_0|ADDR_M[2]~11 (
// Equation(s):
// \Master_0|ADDR_M[2]~11_combout  = \Master_0|ATCONV_inst|x [2] $ (((\Master_0|ATCONV_inst|x [1] & (\Master_0|ATCONV_inst|x [0] & \Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|x [1]),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(\Master_0|ATCONV_inst|counter [0]),
	.datad(\Master_0|ATCONV_inst|x [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~11 .lut_mask = 16'h7F80;
defparam \Master_0|ADDR_M[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N10
cycloneive_lcell_comb \Master_0|ADDR_M[2]~12 (
// Equation(s):
// \Master_0|ADDR_M[2]~12_combout  = (\Master_0|ADDR_M[2]~11_combout  & ((\Master_0|ADDR_M[4]~4_combout ) # ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & \Master_0|ATCONV_inst|x [2])))) # (!\Master_0|ADDR_M[2]~11_combout  & 
// (((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & \Master_0|ATCONV_inst|x [2]))))

	.dataa(\Master_0|ADDR_M[2]~11_combout ),
	.datab(\Master_0|ADDR_M[4]~4_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|x [2]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~12 .lut_mask = 16'hF888;
defparam \Master_0|ADDR_M[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N24
cycloneive_lcell_comb \Master_0|ADDR_M[2]~13 (
// Equation(s):
// \Master_0|ADDR_M[2]~13_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|x_1 [2])) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ADDR_M[2]~12_combout )))))

	.dataa(\Master_0|ATCONV_inst|x_1 [2]),
	.datab(\Master_0|ADDR_M[2]~12_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[2]~13 .lut_mask = 16'hA0C0;
defparam \Master_0|ADDR_M[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N8
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~14 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~14_combout  = (\Master_0|ATCONV_inst|Mux9~8_combout  & ((\Master_0|ATCONV_inst|always0~2_combout ) # (\Master_0|ATCONV_inst|x [2] $ (\Master_0|ATCONV_inst|x [1]))))

	.dataa(\Master_0|ATCONV_inst|x [2]),
	.datab(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.datac(\Master_0|ATCONV_inst|x [1]),
	.datad(\Master_0|ATCONV_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~14 .lut_mask = 16'hCC48;
defparam \u_BUS|ADDR_S0[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N2
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~13 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~13_combout  = (\u_BUS|ADDR_S0[5]~9_combout  & ((\Master_0|ATCONV_inst|Mux9~9_combout  & ((\Master_0|ATCONV_inst|Add3~2_combout ))) # (!\Master_0|ATCONV_inst|Mux9~9_combout  & (\Master_0|ATCONV_inst|x [2]))))

	.dataa(\Master_0|ATCONV_inst|x [2]),
	.datab(\Master_0|ATCONV_inst|Add3~2_combout ),
	.datac(\u_BUS|ADDR_S0[5]~9_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~13 .lut_mask = 16'hC0A0;
defparam \u_BUS|ADDR_S0[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y39_N24
cycloneive_lcell_comb \u_BUS|ADDR_S0[2]~15 (
// Equation(s):
// \u_BUS|ADDR_S0[2]~15_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[2]~11_combout ) # ((\u_BUS|ADDR_S0[2]~14_combout ) # (\u_BUS|ADDR_S0[2]~13_combout ))))

	.dataa(\u_BUS|WDATA_S1[13]~1_combout ),
	.datab(\u_BUS|ADDR_S0[2]~11_combout ),
	.datac(\u_BUS|ADDR_S0[2]~14_combout ),
	.datad(\u_BUS|ADDR_S0[2]~13_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[2]~15 .lut_mask = 16'h5554;
defparam \u_BUS|ADDR_S0[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N16
cycloneive_lcell_comb \u_BUS|ADDR_S1[2]~2 (
// Equation(s):
// \u_BUS|ADDR_S1[2]~2_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\Master_0|ADDR_M[2]~13_combout ) # (\u_BUS|ADDR_S0[2]~15_combout )))

	.dataa(\Master_0|ADDR_M[2]~13_combout ),
	.datab(\u_BUS|ADDR_S0[2]~15_combout ),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[2]~2 .lut_mask = 16'hE0E0;
defparam \u_BUS|ADDR_S1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N8
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~18 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~18_combout  = (\Master_0|ATCONV_inst|Mux9~8_combout  & ((\Master_0|ATCONV_inst|always0~2_combout ) # (\Master_0|ATCONV_inst|x [3] $ (\Master_0|ATCONV_inst|Add5~0_combout ))))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(\Master_0|ATCONV_inst|Add5~0_combout ),
	.datac(\Master_0|ATCONV_inst|always0~2_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~18 .lut_mask = 16'hF600;
defparam \u_BUS|ADDR_S0[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y39_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~16 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~16_combout  = (\Master_0|ATCONV_inst|Mux9~3_combout  & (\Master_0|ATCONV_inst|Add3~4_combout )) # (!\Master_0|ATCONV_inst|Mux9~3_combout  & ((\Master_0|ATCONV_inst|Mux9~4_combout  & (\Master_0|ATCONV_inst|Add3~4_combout )) # 
// (!\Master_0|ATCONV_inst|Mux9~4_combout  & ((\Master_0|ATCONV_inst|x [3])))))

	.dataa(\Master_0|ATCONV_inst|Mux9~3_combout ),
	.datab(\Master_0|ATCONV_inst|Add3~4_combout ),
	.datac(\Master_0|ATCONV_inst|x [3]),
	.datad(\Master_0|ATCONV_inst|Mux9~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~16 .lut_mask = 16'hCCD8;
defparam \u_BUS|ADDR_S0[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y39_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~17 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~17_combout  = (!\Master_0|ATCONV_inst|Mux9~8_combout  & (\u_BUS|ADDR_S0[3]~16_combout  & (!\Master_0|ATCONV_inst|counter [3] & \Master_0|ATCONV_inst|Mux10~0_combout )))

	.dataa(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.datab(\u_BUS|ADDR_S0[3]~16_combout ),
	.datac(\Master_0|ATCONV_inst|counter [3]),
	.datad(\Master_0|ATCONV_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~17 .lut_mask = 16'h0400;
defparam \u_BUS|ADDR_S0[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[3]~19 (
// Equation(s):
// \u_BUS|ADDR_S0[3]~19_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[3]~18_combout ) # ((\u_BUS|ADDR_S0[2]~11_combout ) # (\u_BUS|ADDR_S0[3]~17_combout ))))

	.dataa(\u_BUS|ADDR_S0[3]~18_combout ),
	.datab(\u_BUS|ADDR_S0[2]~11_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S0[3]~17_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[3]~19 .lut_mask = 16'h0F0E;
defparam \u_BUS|ADDR_S0[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y40_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add7~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add7~0_combout  = (\Master_0|ATCONV_inst|x [1] & (\Master_0|ATCONV_inst|x [0] & \Master_0|ATCONV_inst|x [2]))

	.dataa(\Master_0|ATCONV_inst|x [1]),
	.datab(\Master_0|ATCONV_inst|x [0]),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|x [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add7~0 .lut_mask = 16'h8800;
defparam \Master_0|ATCONV_inst|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N24
cycloneive_lcell_comb \Master_0|ADDR_M[3]~15 (
// Equation(s):
// \Master_0|ADDR_M[3]~15_combout  = (\Master_0|ADDR_M[4]~4_combout  & (\Master_0|ATCONV_inst|x [3] $ (((\Master_0|ATCONV_inst|counter [0] & \Master_0|ATCONV_inst|Add7~0_combout )))))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|x [3]),
	.datac(\Master_0|ADDR_M[4]~4_combout ),
	.datad(\Master_0|ATCONV_inst|Add7~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~15 .lut_mask = 16'h60C0;
defparam \Master_0|ADDR_M[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N8
cycloneive_lcell_comb \Master_0|ADDR_M[3]~35 (
// Equation(s):
// \Master_0|ADDR_M[3]~35_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & ((\Master_0|ATCONV_inst|x [3]) # ((\Master_0|ADDR_M[3]~15_combout )))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & 
// (((\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & \Master_0|ADDR_M[3]~15_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|x [3]),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ADDR_M[3]~15_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~35 .lut_mask = 16'hFA88;
defparam \Master_0|ADDR_M[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|x_1[3]~9 (
// Equation(s):
// \Master_0|ATCONV_inst|x_1[3]~9_combout  = (\Master_0|ATCONV_inst|x_1 [3] & (\Master_0|ATCONV_inst|x_1[2]~8  $ (GND))) # (!\Master_0|ATCONV_inst|x_1 [3] & (!\Master_0|ATCONV_inst|x_1[2]~8  & VCC))
// \Master_0|ATCONV_inst|x_1[3]~10  = CARRY((\Master_0|ATCONV_inst|x_1 [3] & !\Master_0|ATCONV_inst|x_1[2]~8 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|x_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|x_1[2]~8 ),
	.combout(\Master_0|ATCONV_inst|x_1[3]~9_combout ),
	.cout(\Master_0|ATCONV_inst|x_1[3]~10 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[3]~9 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV_inst|x_1[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y41_N21
dffeas \Master_0|ATCONV_inst|x_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x_1[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N30
cycloneive_lcell_comb \Master_0|ADDR_M[3]~14 (
// Equation(s):
// \Master_0|ADDR_M[3]~14_combout  = (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & \Master_0|ATCONV_inst|x_1 [3]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|x_1 [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~14 .lut_mask = 16'h0300;
defparam \Master_0|ADDR_M[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N22
cycloneive_lcell_comb \Master_0|ADDR_M[3]~16 (
// Equation(s):
// \Master_0|ADDR_M[3]~16_combout  = (\u_BUS|ADDR_S0[3]~19_combout ) # ((\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[3]~35_combout ) # (\Master_0|ADDR_M[3]~14_combout ))))

	.dataa(\u_BUS|ADDR_S0[3]~19_combout ),
	.datab(\Master_0|ADDR_M[3]~35_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ADDR_M[3]~14_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[3]~16 .lut_mask = 16'hFAEA;
defparam \Master_0|ADDR_M[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N0
cycloneive_lcell_comb \u_BUS|ADDR_S1[3]~3 (
// Equation(s):
// \u_BUS|ADDR_S1[3]~3_combout  = (\Master_0|ADDR_M[3]~16_combout  & \u_BUS|WDATA_S1[13]~0_combout )

	.dataa(gnd),
	.datab(\Master_0|ADDR_M[3]~16_combout ),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[3]~3 .lut_mask = 16'hC0C0;
defparam \u_BUS|ADDR_S1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N26
cycloneive_lcell_comb \u_BUS|ADDR_S0[4]~20 (
// Equation(s):
// \u_BUS|ADDR_S0[4]~20_combout  = (\u_BUS|ADDR_S0[5]~9_combout  & ((\Master_0|ATCONV_inst|Mux9~9_combout  & (\Master_0|ATCONV_inst|Add3~6_combout )) # (!\Master_0|ATCONV_inst|Mux9~9_combout  & ((\Master_0|ATCONV_inst|x [4])))))

	.dataa(\u_BUS|ADDR_S0[5]~9_combout ),
	.datab(\Master_0|ATCONV_inst|Add3~6_combout ),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|Mux9~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[4]~20 .lut_mask = 16'h88A0;
defparam \u_BUS|ADDR_S0[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|always0~5 (
// Equation(s):
// \Master_0|ATCONV_inst|always0~5_combout  = (\Master_0|ATCONV_inst|x [3] & (\Master_0|ATCONV_inst|x [1] & \Master_0|ATCONV_inst|x [2]))

	.dataa(\Master_0|ATCONV_inst|x [3]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|x [1]),
	.datad(\Master_0|ATCONV_inst|x [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|always0~5 .lut_mask = 16'hA000;
defparam \Master_0|ATCONV_inst|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[4]~21 (
// Equation(s):
// \u_BUS|ADDR_S0[4]~21_combout  = (\Master_0|ATCONV_inst|Mux9~8_combout  & ((\Master_0|ATCONV_inst|always0~2_combout ) # (\Master_0|ATCONV_inst|always0~5_combout  $ (\Master_0|ATCONV_inst|x [4]))))

	.dataa(\Master_0|ATCONV_inst|always0~5_combout ),
	.datab(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[4]~21 .lut_mask = 16'hCC48;
defparam \u_BUS|ADDR_S0[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N28
cycloneive_lcell_comb \u_BUS|ADDR_S0[4]~22 (
// Equation(s):
// \u_BUS|ADDR_S0[4]~22_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[4]~20_combout ) # ((\u_BUS|ADDR_S0[2]~11_combout ) # (\u_BUS|ADDR_S0[4]~21_combout ))))

	.dataa(\u_BUS|ADDR_S0[4]~20_combout ),
	.datab(\u_BUS|WDATA_S1[13]~1_combout ),
	.datac(\u_BUS|ADDR_S0[2]~11_combout ),
	.datad(\u_BUS|ADDR_S0[4]~21_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[4]~22 .lut_mask = 16'h3332;
defparam \u_BUS|ADDR_S0[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N0
cycloneive_lcell_comb \Master_0|ADDR_M[4]~17 (
// Equation(s):
// \Master_0|ADDR_M[4]~17_combout  = \Master_0|ATCONV_inst|x [4] $ (((\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|Add7~0_combout  & \Master_0|ATCONV_inst|x [3]))))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|Add7~0_combout ),
	.datac(\Master_0|ATCONV_inst|x [3]),
	.datad(\Master_0|ATCONV_inst|x [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~17 .lut_mask = 16'h7F80;
defparam \Master_0|ADDR_M[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N2
cycloneive_lcell_comb \Master_0|ADDR_M[4]~18 (
// Equation(s):
// \Master_0|ADDR_M[4]~18_combout  = (\Master_0|ATCONV_inst|x [4] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\Master_0|ADDR_M[4]~17_combout  & \Master_0|ADDR_M[4]~4_combout )))) # (!\Master_0|ATCONV_inst|x [4] & (\Master_0|ADDR_M[4]~17_combout  
// & (\Master_0|ADDR_M[4]~4_combout )))

	.dataa(\Master_0|ATCONV_inst|x [4]),
	.datab(\Master_0|ADDR_M[4]~17_combout ),
	.datac(\Master_0|ADDR_M[4]~4_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~18 .lut_mask = 16'hEAC0;
defparam \Master_0|ADDR_M[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|x_1[4]~11 (
// Equation(s):
// \Master_0|ATCONV_inst|x_1[4]~11_combout  = \Master_0|ATCONV_inst|x_1 [4] $ (\Master_0|ATCONV_inst|x_1[3]~10 )

	.dataa(\Master_0|ATCONV_inst|x_1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV_inst|x_1[3]~10 ),
	.combout(\Master_0|ATCONV_inst|x_1[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[4]~11 .lut_mask = 16'h5A5A;
defparam \Master_0|ATCONV_inst|x_1[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y41_N23
dffeas \Master_0|ATCONV_inst|x_1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|x_1[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|x_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|x_1[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|x_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N4
cycloneive_lcell_comb \Master_0|ADDR_M[4]~19 (
// Equation(s):
// \Master_0|ADDR_M[4]~19_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ATCONV_inst|x_1 [4]))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ADDR_M[4]~18_combout ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ADDR_M[4]~18_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|x_1 [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[4]~19 .lut_mask = 16'hE040;
defparam \Master_0|ADDR_M[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N30
cycloneive_lcell_comb \u_BUS|ADDR_S1[4]~4 (
// Equation(s):
// \u_BUS|ADDR_S1[4]~4_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[4]~22_combout ) # (\Master_0|ADDR_M[4]~19_combout )))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\u_BUS|ADDR_S0[4]~22_combout ),
	.datac(\Master_0|ADDR_M[4]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[4]~4 .lut_mask = 16'hA8A8;
defparam \u_BUS|ADDR_S1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~23 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~23_combout  = (\u_BUS|ADDR_S0[5]~9_combout  & ((\Master_0|ATCONV_inst|Mux9~9_combout  & ((\Master_0|ATCONV_inst|Add3~8_combout ))) # (!\Master_0|ATCONV_inst|Mux9~9_combout  & (\Master_0|ATCONV_inst|x [5]))))

	.dataa(\Master_0|ATCONV_inst|x [5]),
	.datab(\Master_0|ATCONV_inst|Add3~8_combout ),
	.datac(\u_BUS|ADDR_S0[5]~9_combout ),
	.datad(\Master_0|ATCONV_inst|Mux9~9_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~23 .lut_mask = 16'hC0A0;
defparam \u_BUS|ADDR_S0[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N0
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~24 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~24_combout  = (\Master_0|ATCONV_inst|Mux9~8_combout  & ((\Master_0|ATCONV_inst|x [5]) # ((\Master_0|ATCONV_inst|x [4] & \Master_0|ATCONV_inst|always0~5_combout ))))

	.dataa(\Master_0|ATCONV_inst|x [5]),
	.datab(\Master_0|ATCONV_inst|Mux9~8_combout ),
	.datac(\Master_0|ATCONV_inst|x [4]),
	.datad(\Master_0|ATCONV_inst|always0~5_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~24 .lut_mask = 16'hC888;
defparam \u_BUS|ADDR_S0[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y39_N6
cycloneive_lcell_comb \u_BUS|ADDR_S0[5]~25 (
// Equation(s):
// \u_BUS|ADDR_S0[5]~25_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[5]~23_combout ) # ((\u_BUS|ADDR_S0[5]~24_combout ) # (\u_BUS|ADDR_S0[2]~11_combout ))))

	.dataa(\u_BUS|ADDR_S0[5]~23_combout ),
	.datab(\u_BUS|ADDR_S0[5]~24_combout ),
	.datac(\u_BUS|ADDR_S0[2]~11_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[5]~25 .lut_mask = 16'h00FE;
defparam \u_BUS|ADDR_S0[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N12
cycloneive_lcell_comb \Master_0|ADDR_M[5]~20 (
// Equation(s):
// \Master_0|ADDR_M[5]~20_combout  = (\Master_0|ATCONV_inst|counter [0] & (\Master_0|ATCONV_inst|Add7~0_combout  & (\Master_0|ATCONV_inst|x [3] & \Master_0|ATCONV_inst|x [4])))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|Add7~0_combout ),
	.datac(\Master_0|ATCONV_inst|x [3]),
	.datad(\Master_0|ATCONV_inst|x [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~20 .lut_mask = 16'h8000;
defparam \Master_0|ADDR_M[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N6
cycloneive_lcell_comb \Master_0|ADDR_M[5]~21 (
// Equation(s):
// \Master_0|ADDR_M[5]~21_combout  = (\Master_0|ATCONV_inst|x [5] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\Master_0|ADDR_M[4]~4_combout  & !\Master_0|ADDR_M[5]~20_combout )))) # (!\Master_0|ATCONV_inst|x [5] & 
// (((\Master_0|ADDR_M[4]~4_combout  & \Master_0|ADDR_M[5]~20_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|x [5]),
	.datac(\Master_0|ADDR_M[4]~4_combout ),
	.datad(\Master_0|ADDR_M[5]~20_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~21 .lut_mask = 16'hB8C8;
defparam \Master_0|ADDR_M[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[0]~4 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[0]~4_combout  = (\Master_0|ATCONV_inst|x_1 [0] & (\Master_0|ATCONV_inst|x_1 [1] & (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q  & \Master_0|ATCONV_inst|x_1 [2])))

	.dataa(\Master_0|ATCONV_inst|x_1 [0]),
	.datab(\Master_0|ATCONV_inst|x_1 [1]),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.datad(\Master_0|ATCONV_inst|x_1 [2]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y_1[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[0]~4 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|y_1[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[0]~5 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[0]~5_combout  = \Master_0|ATCONV_inst|y_1 [0] $ (((\Master_0|ATCONV_inst|x_1 [4] & (\Master_0|ATCONV_inst|x_1 [3] & \Master_0|ATCONV_inst|y_1[0]~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|x_1 [4]),
	.datab(\Master_0|ATCONV_inst|x_1 [3]),
	.datac(\Master_0|ATCONV_inst|y_1 [0]),
	.datad(\Master_0|ATCONV_inst|y_1[0]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y_1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[0]~5 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|y_1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y41_N31
dffeas \Master_0|ATCONV_inst|y_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y_1[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N4
cycloneive_lcell_comb \Master_0|ADDR_M[5]~22 (
// Equation(s):
// \Master_0|ADDR_M[5]~22_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ATCONV_inst|y_1 [0]))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ADDR_M[5]~21_combout ))))

	.dataa(\Master_0|ADDR_M[5]~21_combout ),
	.datab(\Master_0|ATCONV_inst|y_1 [0]),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[5]~22 .lut_mask = 16'hC0A0;
defparam \Master_0|ADDR_M[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N28
cycloneive_lcell_comb \u_BUS|ADDR_S1[5]~5 (
// Equation(s):
// \u_BUS|ADDR_S1[5]~5_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[5]~25_combout ) # (\Master_0|ADDR_M[5]~22_combout )))

	.dataa(gnd),
	.datab(\u_BUS|ADDR_S0[5]~25_combout ),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\Master_0|ADDR_M[5]~22_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[5]~5 .lut_mask = 16'hF0C0;
defparam \u_BUS|ADDR_S1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~26 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~26_combout  = (\Master_0|ATCONV_inst|Equal0~0_combout  & ((\Master_0|ATCONV_inst|y [0]) # ((\Master_0|ATCONV_inst|always0~3_combout  & \Master_0|ATCONV_inst|y [5]))))

	.dataa(\Master_0|ATCONV_inst|y [0]),
	.datab(\Master_0|ATCONV_inst|always0~3_combout ),
	.datac(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.datad(\Master_0|ATCONV_inst|y [5]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~26 .lut_mask = 16'hE0A0;
defparam \u_BUS|ADDR_S0[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux4~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux4~0_combout  = (!\Master_0|ATCONV_inst|counter [2] & ((!\Master_0|ATCONV_inst|counter [1]) # (!\Master_0|ATCONV_inst|counter [0])))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|counter [1]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux4~0 .lut_mask = 16'h0707;
defparam \Master_0|ATCONV_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N8
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~27 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~27_combout  = (\Master_0|ATCONV_inst|y [0] & ((!\Master_0|ATCONV_inst|Mux4~0_combout ) # (!\Master_0|ATCONV_inst|Add4~10_combout )))

	.dataa(\Master_0|ATCONV_inst|y [0]),
	.datab(\Master_0|ATCONV_inst|Add4~10_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~27 .lut_mask = 16'h22AA;
defparam \u_BUS|ADDR_S0[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N18
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~28 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~28_combout  = (\u_BUS|ADDR_S0[6]~27_combout ) # ((\Master_0|ATCONV_inst|counter [2] & (\Master_0|ATCONV_inst|counter [1] & \Master_0|ATCONV_inst|always0~4_combout )))

	.dataa(\Master_0|ATCONV_inst|counter [2]),
	.datab(\Master_0|ATCONV_inst|counter [1]),
	.datac(\u_BUS|ADDR_S0[6]~27_combout ),
	.datad(\Master_0|ATCONV_inst|always0~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~28 .lut_mask = 16'hF8F0;
defparam \u_BUS|ADDR_S0[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N2
cycloneive_lcell_comb \u_BUS|ADDR_S0[6]~29 (
// Equation(s):
// \u_BUS|ADDR_S0[6]~29_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[6]~26_combout ) # ((\u_BUS|ADDR_S0[6]~28_combout  & !\Master_0|ATCONV_inst|counter [3]))))

	.dataa(\u_BUS|ADDR_S0[6]~26_combout ),
	.datab(\u_BUS|ADDR_S0[6]~28_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[6]~29 .lut_mask = 16'h0A0E;
defparam \u_BUS|ADDR_S0[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N22
cycloneive_lcell_comb \Master_0|ADDR_M[6]~23 (
// Equation(s):
// \Master_0|ADDR_M[6]~23_combout  = (\Master_0|ATCONV_inst|y [0] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\Master_0|ADDR_M[4]~4_combout  & !\Master_0|ATCONV_inst|counter [1])))) # (!\Master_0|ATCONV_inst|y [0] & 
// (\Master_0|ADDR_M[4]~4_combout  & ((\Master_0|ATCONV_inst|counter [1]))))

	.dataa(\Master_0|ATCONV_inst|y [0]),
	.datab(\Master_0|ADDR_M[4]~4_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~23 .lut_mask = 16'hE4A8;
defparam \Master_0|ADDR_M[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[1]~6 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[1]~6_combout  = (\Master_0|ATCONV_inst|y_1 [1] & (\Master_0|ATCONV_inst|y_1 [0] $ (VCC))) # (!\Master_0|ATCONV_inst|y_1 [1] & (\Master_0|ATCONV_inst|y_1 [0] & VCC))
// \Master_0|ATCONV_inst|y_1[1]~7  = CARRY((\Master_0|ATCONV_inst|y_1 [1] & \Master_0|ATCONV_inst|y_1 [0]))

	.dataa(\Master_0|ATCONV_inst|y_1 [1]),
	.datab(\Master_0|ATCONV_inst|y_1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y_1[1]~6_combout ),
	.cout(\Master_0|ATCONV_inst|y_1[1]~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[1]~6 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV_inst|y_1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[0]~8 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[0]~8_combout  = (\Master_0|ATCONV_inst|y_1[0]~4_combout  & (\Master_0|ATCONV_inst|x_1 [4] & \Master_0|ATCONV_inst|x_1 [3]))

	.dataa(\Master_0|ATCONV_inst|y_1[0]~4_combout ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|x_1 [4]),
	.datad(\Master_0|ATCONV_inst|x_1 [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|y_1[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[0]~8 .lut_mask = 16'hA000;
defparam \Master_0|ATCONV_inst|y_1[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y41_N13
dffeas \Master_0|ATCONV_inst|y_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y_1[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|y_1[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N8
cycloneive_lcell_comb \Master_0|ADDR_M[6]~24 (
// Equation(s):
// \Master_0|ADDR_M[6]~24_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ATCONV_inst|y_1 [1]))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ADDR_M[6]~23_combout ))))

	.dataa(\Master_0|ADDR_M[6]~23_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|y_1 [1]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[6]~24 .lut_mask = 16'hE020;
defparam \Master_0|ADDR_M[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y43_N12
cycloneive_lcell_comb \u_BUS|ADDR_S1[6]~6 (
// Equation(s):
// \u_BUS|ADDR_S1[6]~6_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[6]~29_combout ) # (\Master_0|ADDR_M[6]~24_combout )))

	.dataa(\u_BUS|ADDR_S0[6]~29_combout ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\Master_0|ADDR_M[6]~24_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[6]~6 .lut_mask = 16'hF0A0;
defparam \u_BUS|ADDR_S1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[2]~9 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[2]~9_combout  = (\Master_0|ATCONV_inst|y_1 [2] & (!\Master_0|ATCONV_inst|y_1[1]~7 )) # (!\Master_0|ATCONV_inst|y_1 [2] & ((\Master_0|ATCONV_inst|y_1[1]~7 ) # (GND)))
// \Master_0|ATCONV_inst|y_1[2]~10  = CARRY((!\Master_0|ATCONV_inst|y_1[1]~7 ) # (!\Master_0|ATCONV_inst|y_1 [2]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|y_1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|y_1[1]~7 ),
	.combout(\Master_0|ATCONV_inst|y_1[2]~9_combout ),
	.cout(\Master_0|ATCONV_inst|y_1[2]~10 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[2]~9 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV_inst|y_1[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N15
dffeas \Master_0|ATCONV_inst|y_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y_1[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|y_1[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N6
cycloneive_lcell_comb \Master_0|ADDR_M[7]~25 (
// Equation(s):
// \Master_0|ADDR_M[7]~25_combout  = (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & \Master_0|ATCONV_inst|y_1 [2]))

	.dataa(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|y_1 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~25 .lut_mask = 16'h1010;
defparam \Master_0|ADDR_M[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N24
cycloneive_lcell_comb \Master_0|ADDR_M[7]~26 (
// Equation(s):
// \Master_0|ADDR_M[7]~26_combout  = (\Master_0|ADDR_M[4]~4_combout  & (\Master_0|ATCONV_inst|y [1] $ (((\Master_0|ATCONV_inst|counter [1] & \Master_0|ATCONV_inst|y [0])))))

	.dataa(\Master_0|ATCONV_inst|y [1]),
	.datab(\Master_0|ADDR_M[4]~4_combout ),
	.datac(\Master_0|ATCONV_inst|counter [1]),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~26 .lut_mask = 16'h4888;
defparam \Master_0|ADDR_M[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N22
cycloneive_lcell_comb \Master_0|ADDR_M[7]~36 (
// Equation(s):
// \Master_0|ADDR_M[7]~36_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (((\Master_0|ATCONV_inst|y [1]) # (\Master_0|ADDR_M[7]~26_combout )))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & 
// (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & ((\Master_0|ADDR_M[7]~26_combout ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datac(\Master_0|ATCONV_inst|y [1]),
	.datad(\Master_0|ADDR_M[7]~26_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~36 .lut_mask = 16'hEEA0;
defparam \Master_0|ADDR_M[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux4~1 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux4~1_combout  = (\Master_0|ATCONV_inst|counter [1] & (((\Master_0|ATCONV_inst|counter [2] & !\Master_0|ATCONV_inst|counter [3])))) # (!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [0] & 
// (!\Master_0|ATCONV_inst|counter [2] & \Master_0|ATCONV_inst|counter [3])))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|counter [1]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux4~1 .lut_mask = 16'h01C0;
defparam \Master_0|ATCONV_inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y40_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux4~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux4~2_combout  = (\Master_0|ATCONV_inst|Mux4~1_combout  & ((!\Master_0|ATCONV_inst|y [5]) # (!\Master_0|ATCONV_inst|always0~3_combout )))

	.dataa(\Master_0|ATCONV_inst|Mux4~1_combout ),
	.datab(\Master_0|ATCONV_inst|always0~3_combout ),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|y [5]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux4~2 .lut_mask = 16'h22AA;
defparam \Master_0|ATCONV_inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N26
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~49 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~49_combout  = (!\Master_0|ATCONV_inst|Add4~10_combout  & (!\Master_0|ATCONV_inst|counter [2] & ((!\Master_0|ATCONV_inst|counter [1]) # (!\Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|Add4~10_combout ),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~49 .lut_mask = 16'h0103;
defparam \u_BUS|ADDR_S0[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|Mux4~3 (
// Equation(s):
// \Master_0|ATCONV_inst|Mux4~3_combout  = (\Master_0|ATCONV_inst|counter [3]) # ((\Master_0|ATCONV_inst|counter [1] & \Master_0|ATCONV_inst|counter [2]))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mux4~3 .lut_mask = 16'hFFA0;
defparam \Master_0|ATCONV_inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N30
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~31 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~31_combout  = (\Master_0|ATCONV_inst|Mux4~3_combout ) # ((\Master_0|ATCONV_inst|y [1] & !\Master_0|ATCONV_inst|Mux4~0_combout ))

	.dataa(\Master_0|ATCONV_inst|y [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|Mux4~0_combout ),
	.datad(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~31 .lut_mask = 16'hFF0A;
defparam \u_BUS|ADDR_S0[7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N20
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~30 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~30_combout  = (!\Master_0|ATCONV_inst|Mux4~2_combout  & (((\Master_0|ATCONV_inst|Mux11~0_combout  & !\Master_0|ATCONV_inst|counter [1])) # (!\Master_0|ATCONV_inst|counter [3])))

	.dataa(\Master_0|ATCONV_inst|Mux11~0_combout ),
	.datab(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.datac(\Master_0|ATCONV_inst|counter [1]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~30 .lut_mask = 16'h0233;
defparam \u_BUS|ADDR_S0[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N16
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~32 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~32_combout  = (\u_BUS|ADDR_S0[7]~30_combout  & ((\u_BUS|ADDR_S0[7]~31_combout ) # ((\u_BUS|ADDR_S0[7]~49_combout  & \Master_0|ATCONV_inst|Add4~0_combout ))))

	.dataa(\u_BUS|ADDR_S0[7]~49_combout ),
	.datab(\Master_0|ATCONV_inst|Add4~0_combout ),
	.datac(\u_BUS|ADDR_S0[7]~31_combout ),
	.datad(\u_BUS|ADDR_S0[7]~30_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~32 .lut_mask = 16'hF800;
defparam \u_BUS|ADDR_S0[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[7]~33 (
// Equation(s):
// \u_BUS|ADDR_S0[7]~33_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[7]~32_combout ) # ((!\Master_0|ATCONV_inst|y [1] & \Master_0|ATCONV_inst|Mux4~2_combout ))))

	.dataa(\u_BUS|WDATA_S1[13]~1_combout ),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.datad(\u_BUS|ADDR_S0[7]~32_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[7]~33 .lut_mask = 16'h5510;
defparam \u_BUS|ADDR_S0[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N18
cycloneive_lcell_comb \Master_0|ADDR_M[7]~27 (
// Equation(s):
// \Master_0|ADDR_M[7]~27_combout  = (\u_BUS|ADDR_S0[7]~33_combout ) # ((\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[7]~25_combout ) # (\Master_0|ADDR_M[7]~36_combout ))))

	.dataa(\u_BUS|WDATA_S1[13]~1_combout ),
	.datab(\Master_0|ADDR_M[7]~25_combout ),
	.datac(\Master_0|ADDR_M[7]~36_combout ),
	.datad(\u_BUS|ADDR_S0[7]~33_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[7]~27 .lut_mask = 16'hFFA8;
defparam \Master_0|ADDR_M[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N4
cycloneive_lcell_comb \u_BUS|ADDR_S1[7]~7 (
// Equation(s):
// \u_BUS|ADDR_S1[7]~7_combout  = (\Master_0|ADDR_M[7]~27_combout  & \u_BUS|WDATA_S1[13]~0_combout )

	.dataa(gnd),
	.datab(\Master_0|ADDR_M[7]~27_combout ),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[7]~7 .lut_mask = 16'hC0C0;
defparam \u_BUS|ADDR_S1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~34 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~34_combout  = (\Master_0|ATCONV_inst|Mux4~2_combout  & (\Master_0|ATCONV_inst|y [1] $ (\Master_0|ATCONV_inst|y [2])))

	.dataa(\Master_0|ATCONV_inst|y [1]),
	.datab(\Master_0|ATCONV_inst|y [2]),
	.datac(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~34 .lut_mask = 16'h6060;
defparam \u_BUS|ADDR_S0[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N2
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~35 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~35_combout  = (\Master_0|ATCONV_inst|y [2] & ((\Master_0|ATCONV_inst|counter [2]) # ((\Master_0|ATCONV_inst|counter [1] & \Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [0]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|y [2]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~35 .lut_mask = 16'hF800;
defparam \u_BUS|ADDR_S0[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N26
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~36 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~36_combout  = (\Master_0|ATCONV_inst|Mux4~3_combout ) # ((\u_BUS|ADDR_S0[8]~35_combout ) # ((\u_BUS|ADDR_S0[7]~49_combout  & \Master_0|ATCONV_inst|Add4~2_combout )))

	.dataa(\u_BUS|ADDR_S0[7]~49_combout ),
	.datab(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.datac(\Master_0|ATCONV_inst|Add4~2_combout ),
	.datad(\u_BUS|ADDR_S0[8]~35_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~36 .lut_mask = 16'hFFEC;
defparam \u_BUS|ADDR_S0[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N20
cycloneive_lcell_comb \u_BUS|ADDR_S0[8]~37 (
// Equation(s):
// \u_BUS|ADDR_S0[8]~37_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[8]~34_combout ) # ((\u_BUS|ADDR_S0[7]~30_combout  & \u_BUS|ADDR_S0[8]~36_combout ))))

	.dataa(\u_BUS|ADDR_S0[7]~30_combout ),
	.datab(\u_BUS|ADDR_S0[8]~34_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S0[8]~36_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[8]~37 .lut_mask = 16'h0E0C;
defparam \u_BUS|ADDR_S0[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N20
cycloneive_lcell_comb \Master_0|ADDR_M[8]~28 (
// Equation(s):
// \Master_0|ADDR_M[8]~28_combout  = \Master_0|ATCONV_inst|y [2] $ (((\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|y [1] & \Master_0|ATCONV_inst|y [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y [2]),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~28 .lut_mask = 16'h78F0;
defparam \Master_0|ADDR_M[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N10
cycloneive_lcell_comb \Master_0|ADDR_M[8]~29 (
// Equation(s):
// \Master_0|ADDR_M[8]~29_combout  = (\Master_0|ATCONV_inst|y [2] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\Master_0|ADDR_M[8]~28_combout  & \Master_0|ADDR_M[4]~4_combout )))) # (!\Master_0|ATCONV_inst|y [2] & (\Master_0|ADDR_M[8]~28_combout  
// & ((\Master_0|ADDR_M[4]~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ADDR_M[8]~28_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ADDR_M[4]~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~29 .lut_mask = 16'hECA0;
defparam \Master_0|ADDR_M[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[3]~11 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[3]~11_combout  = (\Master_0|ATCONV_inst|y_1 [3] & (\Master_0|ATCONV_inst|y_1[2]~10  $ (GND))) # (!\Master_0|ATCONV_inst|y_1 [3] & (!\Master_0|ATCONV_inst|y_1[2]~10  & VCC))
// \Master_0|ATCONV_inst|y_1[3]~12  = CARRY((\Master_0|ATCONV_inst|y_1 [3] & !\Master_0|ATCONV_inst|y_1[2]~10 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|y_1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|y_1[2]~10 ),
	.combout(\Master_0|ATCONV_inst|y_1[3]~11_combout ),
	.cout(\Master_0|ATCONV_inst|y_1[3]~12 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[3]~11 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV_inst|y_1[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N17
dffeas \Master_0|ATCONV_inst|y_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y_1[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|y_1[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N28
cycloneive_lcell_comb \Master_0|ADDR_M[8]~30 (
// Equation(s):
// \Master_0|ADDR_M[8]~30_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\Master_0|ATCONV_inst|y_1 [3]))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ADDR_M[8]~29_combout ))))

	.dataa(\Master_0|ADDR_M[8]~29_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ATCONV_inst|y_1 [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[8]~30 .lut_mask = 16'hE020;
defparam \Master_0|ADDR_M[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N30
cycloneive_lcell_comb \u_BUS|ADDR_S1[8]~8 (
// Equation(s):
// \u_BUS|ADDR_S1[8]~8_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[8]~37_combout ) # (\Master_0|ADDR_M[8]~30_combout )))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\u_BUS|ADDR_S0[8]~37_combout ),
	.datac(\Master_0|ADDR_M[8]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[8]~8 .lut_mask = 16'hA8A8;
defparam \u_BUS|ADDR_S1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|y_1[4]~13 (
// Equation(s):
// \Master_0|ATCONV_inst|y_1[4]~13_combout  = \Master_0|ATCONV_inst|y_1[3]~12  $ (\Master_0|ATCONV_inst|y_1 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|y_1 [4]),
	.cin(\Master_0|ATCONV_inst|y_1[3]~12 ),
	.combout(\Master_0|ATCONV_inst|y_1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[4]~13 .lut_mask = 16'h0FF0;
defparam \Master_0|ATCONV_inst|y_1[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y41_N19
dffeas \Master_0|ATCONV_inst|y_1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|y_1[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|y_1[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|y_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|y_1[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|y_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y41_N26
cycloneive_lcell_comb \Master_0|ADDR_M[9]~31 (
// Equation(s):
// \Master_0|ADDR_M[9]~31_combout  = (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & \Master_0|ATCONV_inst|y_1 [4]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|y_1 [4]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~31 .lut_mask = 16'h0300;
defparam \Master_0|ADDR_M[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add8~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add8~0_combout  = \Master_0|ATCONV_inst|y [3] $ (((\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|y [1] & \Master_0|ATCONV_inst|y [0]))))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y [3]),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add8~0 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N8
cycloneive_lcell_comb \Master_0|ADDR_M[9]~32 (
// Equation(s):
// \Master_0|ADDR_M[9]~32_combout  = (\Master_0|ADDR_M[4]~4_combout  & ((\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|Add8~0_combout )) # (!\Master_0|ATCONV_inst|counter [1] & ((\Master_0|ATCONV_inst|y [3])))))

	.dataa(\Master_0|ATCONV_inst|Add8~0_combout ),
	.datab(\Master_0|ADDR_M[4]~4_combout ),
	.datac(\Master_0|ATCONV_inst|counter [1]),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~32 .lut_mask = 16'h8C80;
defparam \Master_0|ADDR_M[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N2
cycloneive_lcell_comb \Master_0|ADDR_M[9]~33 (
// Equation(s):
// \Master_0|ADDR_M[9]~33_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & (((\Master_0|ADDR_M[9]~32_combout ) # (\Master_0|ATCONV_inst|y [3])))) # (!\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q  & 
// (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & (\Master_0|ADDR_M[9]~32_combout )))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datac(\Master_0|ADDR_M[9]~32_combout ),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~33 .lut_mask = 16'hEAE0;
defparam \Master_0|ADDR_M[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N14
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~38 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~38_combout  = (\Master_0|ATCONV_inst|Mux4~2_combout  & (\Master_0|ATCONV_inst|y [3] $ (((\Master_0|ATCONV_inst|y [1] & \Master_0|ATCONV_inst|y [2])))))

	.dataa(\Master_0|ATCONV_inst|y [1]),
	.datab(\Master_0|ATCONV_inst|y [2]),
	.datac(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~38 .lut_mask = 16'h7080;
defparam \u_BUS|ADDR_S0[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y39_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~39 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~39_combout  = (\Master_0|ATCONV_inst|y [3] & ((\Master_0|ATCONV_inst|counter [2]) # ((\Master_0|ATCONV_inst|counter [0] & \Master_0|ATCONV_inst|counter [1]))))

	.dataa(\Master_0|ATCONV_inst|counter [0]),
	.datab(\Master_0|ATCONV_inst|y [3]),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~39 .lut_mask = 16'hC8C0;
defparam \u_BUS|ADDR_S0[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N28
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~40 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~40_combout  = (\u_BUS|ADDR_S0[9]~39_combout ) # ((\Master_0|ATCONV_inst|Mux4~3_combout ) # ((\u_BUS|ADDR_S0[7]~49_combout  & \Master_0|ATCONV_inst|Add4~4_combout )))

	.dataa(\u_BUS|ADDR_S0[7]~49_combout ),
	.datab(\Master_0|ATCONV_inst|Add4~4_combout ),
	.datac(\u_BUS|ADDR_S0[9]~39_combout ),
	.datad(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~40 .lut_mask = 16'hFFF8;
defparam \u_BUS|ADDR_S0[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N6
cycloneive_lcell_comb \u_BUS|ADDR_S0[9]~41 (
// Equation(s):
// \u_BUS|ADDR_S0[9]~41_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[9]~38_combout ) # ((\u_BUS|ADDR_S0[7]~30_combout  & \u_BUS|ADDR_S0[9]~40_combout ))))

	.dataa(\u_BUS|ADDR_S0[7]~30_combout ),
	.datab(\u_BUS|ADDR_S0[9]~38_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S0[9]~40_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[9]~41 .lut_mask = 16'h0E0C;
defparam \u_BUS|ADDR_S0[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y39_N12
cycloneive_lcell_comb \Master_0|ADDR_M[9]~34 (
// Equation(s):
// \Master_0|ADDR_M[9]~34_combout  = (\u_BUS|ADDR_S0[9]~41_combout ) # ((\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[9]~31_combout ) # (\Master_0|ADDR_M[9]~33_combout ))))

	.dataa(\Master_0|ADDR_M[9]~31_combout ),
	.datab(\Master_0|ADDR_M[9]~33_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S0[9]~41_combout ),
	.cin(gnd),
	.combout(\Master_0|ADDR_M[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ADDR_M[9]~34 .lut_mask = 16'hFFE0;
defparam \Master_0|ADDR_M[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N30
cycloneive_lcell_comb \u_BUS|ADDR_S1[9]~9 (
// Equation(s):
// \u_BUS|ADDR_S1[9]~9_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \Master_0|ADDR_M[9]~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\Master_0|ADDR_M[9]~34_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[9]~9 .lut_mask = 16'hF000;
defparam \u_BUS|ADDR_S1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add8~1 (
// Equation(s):
// \Master_0|ATCONV_inst|Add8~1_combout  = (\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|y [1] & (\Master_0|ATCONV_inst|y [3] & \Master_0|ATCONV_inst|y [0])))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y [3]),
	.datad(\Master_0|ATCONV_inst|y [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add8~1 .lut_mask = 16'h8000;
defparam \Master_0|ATCONV_inst|Add8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N28
cycloneive_lcell_comb \u_BUS|ADDR_S1[10]~10 (
// Equation(s):
// \u_BUS|ADDR_S1[10]~10_combout  = (\Master_0|ADDR_M[4]~4_combout  & (\Master_0|ATCONV_inst|y [4] $ (((\Master_0|ATCONV_inst|Add8~1_combout  & \Master_0|ATCONV_inst|counter [1])))))

	.dataa(\Master_0|ATCONV_inst|Add8~1_combout ),
	.datab(\Master_0|ADDR_M[4]~4_combout ),
	.datac(\Master_0|ATCONV_inst|y [4]),
	.datad(\Master_0|ATCONV_inst|counter [1]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[10]~10 .lut_mask = 16'h48C0;
defparam \u_BUS|ADDR_S1[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N6
cycloneive_lcell_comb \u_BUS|ADDR_S1[10]~11 (
// Equation(s):
// \u_BUS|ADDR_S1[10]~11_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S1[10]~10_combout ) # ((\Master_0|ATCONV_inst|y [4] & \Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ))))

	.dataa(\Master_0|ATCONV_inst|y [4]),
	.datab(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S1[10]~10_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[10]~11 .lut_mask = 16'hF080;
defparam \u_BUS|ADDR_S1[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add6~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add6~0_combout  = \Master_0|ATCONV_inst|y [4] $ (((\Master_0|ATCONV_inst|y [2] & (\Master_0|ATCONV_inst|y [1] & \Master_0|ATCONV_inst|y [3]))))

	.dataa(\Master_0|ATCONV_inst|y [2]),
	.datab(\Master_0|ATCONV_inst|y [1]),
	.datac(\Master_0|ATCONV_inst|y [4]),
	.datad(\Master_0|ATCONV_inst|y [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add6~0 .lut_mask = 16'h78F0;
defparam \Master_0|ATCONV_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[10]~42 (
// Equation(s):
// \u_BUS|ADDR_S0[10]~42_combout  = (\Master_0|ATCONV_inst|Mux4~3_combout ) # ((\Master_0|ATCONV_inst|y [4] & !\Master_0|ATCONV_inst|Mux4~0_combout ))

	.dataa(\Master_0|ATCONV_inst|y [4]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|Mux4~0_combout ),
	.datad(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[10]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[10]~42 .lut_mask = 16'hFF0A;
defparam \u_BUS|ADDR_S0[10]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N16
cycloneive_lcell_comb \u_BUS|ADDR_S0[10]~43 (
// Equation(s):
// \u_BUS|ADDR_S0[10]~43_combout  = (\u_BUS|ADDR_S0[7]~30_combout  & ((\u_BUS|ADDR_S0[10]~42_combout ) # ((\Master_0|ATCONV_inst|Add4~6_combout  & \u_BUS|ADDR_S0[7]~49_combout ))))

	.dataa(\u_BUS|ADDR_S0[10]~42_combout ),
	.datab(\u_BUS|ADDR_S0[7]~30_combout ),
	.datac(\Master_0|ATCONV_inst|Add4~6_combout ),
	.datad(\u_BUS|ADDR_S0[7]~49_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[10]~43 .lut_mask = 16'hC888;
defparam \u_BUS|ADDR_S0[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N2
cycloneive_lcell_comb \u_BUS|ADDR_S0[10]~44 (
// Equation(s):
// \u_BUS|ADDR_S0[10]~44_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[10]~43_combout ) # ((\Master_0|ATCONV_inst|Add6~0_combout  & \Master_0|ATCONV_inst|Mux4~2_combout ))))

	.dataa(\Master_0|ATCONV_inst|Add6~0_combout ),
	.datab(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S0[10]~43_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[10]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[10]~44 .lut_mask = 16'h0F08;
defparam \u_BUS|ADDR_S0[10]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N8
cycloneive_lcell_comb \u_BUS|ADDR_S1[10]~12 (
// Equation(s):
// \u_BUS|ADDR_S1[10]~12_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S1[10]~11_combout ) # (\u_BUS|ADDR_S0[10]~44_combout )))

	.dataa(\u_BUS|ADDR_S1[10]~11_combout ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|ADDR_S0[10]~44_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[10]~12 .lut_mask = 16'hF0A0;
defparam \u_BUS|ADDR_S1[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N22
cycloneive_lcell_comb \u_BUS|ADDR_S0[11]~45 (
// Equation(s):
// \u_BUS|ADDR_S0[11]~45_combout  = (\Master_0|ATCONV_inst|Mux4~3_combout ) # ((\Master_0|ATCONV_inst|y [5] & !\Master_0|ATCONV_inst|Mux4~0_combout ))

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|Mux4~0_combout ),
	.datad(\Master_0|ATCONV_inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[11]~45 .lut_mask = 16'hFF0A;
defparam \u_BUS|ADDR_S0[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N12
cycloneive_lcell_comb \u_BUS|ADDR_S0[11]~46 (
// Equation(s):
// \u_BUS|ADDR_S0[11]~46_combout  = (\u_BUS|ADDR_S0[7]~30_combout  & ((\u_BUS|ADDR_S0[11]~45_combout ) # ((\Master_0|ATCONV_inst|Add4~8_combout  & \u_BUS|ADDR_S0[7]~49_combout ))))

	.dataa(\Master_0|ATCONV_inst|Add4~8_combout ),
	.datab(\u_BUS|ADDR_S0[7]~49_combout ),
	.datac(\u_BUS|ADDR_S0[11]~45_combout ),
	.datad(\u_BUS|ADDR_S0[7]~30_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[11]~46 .lut_mask = 16'hF800;
defparam \u_BUS|ADDR_S0[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add6~1 (
// Equation(s):
// \Master_0|ATCONV_inst|Add6~1_combout  = \Master_0|ATCONV_inst|y [5] $ (\Master_0|ATCONV_inst|always0~3_combout )

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add6~1 .lut_mask = 16'h55AA;
defparam \Master_0|ATCONV_inst|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N4
cycloneive_lcell_comb \u_BUS|ADDR_S0[11]~47 (
// Equation(s):
// \u_BUS|ADDR_S0[11]~47_combout  = (!\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[11]~46_combout ) # ((\Master_0|ATCONV_inst|Add6~1_combout  & \Master_0|ATCONV_inst|Mux4~2_combout ))))

	.dataa(\u_BUS|ADDR_S0[11]~46_combout ),
	.datab(\u_BUS|WDATA_S1[13]~1_combout ),
	.datac(\Master_0|ATCONV_inst|Add6~1_combout ),
	.datad(\Master_0|ATCONV_inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[11]~47 .lut_mask = 16'h3222;
defparam \u_BUS|ADDR_S0[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N18
cycloneive_lcell_comb \u_BUS|ADDR_S1[11]~13 (
// Equation(s):
// \u_BUS|ADDR_S1[11]~13_combout  = \Master_0|ATCONV_inst|y [5] $ (((\Master_0|ATCONV_inst|counter [1] & (\Master_0|ATCONV_inst|Add8~1_combout  & \Master_0|ATCONV_inst|y [4]))))

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(\Master_0|ATCONV_inst|counter [1]),
	.datac(\Master_0|ATCONV_inst|Add8~1_combout ),
	.datad(\Master_0|ATCONV_inst|y [4]),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[11]~13 .lut_mask = 16'h6AAA;
defparam \u_BUS|ADDR_S1[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N24
cycloneive_lcell_comb \u_BUS|ADDR_S1[11]~14 (
// Equation(s):
// \u_BUS|ADDR_S1[11]~14_combout  = (\Master_0|ATCONV_inst|y [5] & ((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ) # ((\u_BUS|ADDR_S1[11]~13_combout  & \Master_0|ADDR_M[4]~4_combout )))) # (!\Master_0|ATCONV_inst|y [5] & (\u_BUS|ADDR_S1[11]~13_combout  & 
// ((\Master_0|ADDR_M[4]~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|y [5]),
	.datab(\u_BUS|ADDR_S1[11]~13_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ADDR_M[4]~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[11]~14 .lut_mask = 16'hECA0;
defparam \u_BUS|ADDR_S1[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y40_N30
cycloneive_lcell_comb \u_BUS|ADDR_S1[11]~15 (
// Equation(s):
// \u_BUS|ADDR_S1[11]~15_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & ((\u_BUS|ADDR_S0[11]~47_combout ) # ((\u_BUS|WDATA_S1[13]~1_combout  & \u_BUS|ADDR_S1[11]~14_combout ))))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\u_BUS|ADDR_S0[11]~47_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\u_BUS|ADDR_S1[11]~14_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S1[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S1[11]~15 .lut_mask = 16'hA888;
defparam \u_BUS|ADDR_S1[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[0]~input (
	.i(SRAM_Q_L0[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[0]~input .bus_hold = "false";
defparam \SRAM_Q_L0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[0]~input (
	.i(SRAM_Q_L1[0]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[0]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[0]~input .bus_hold = "false";
defparam \SRAM_Q_L1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[0]~input (
	.i(ROM_Q_IMG[0]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[0]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[0]~input .bus_hold = "false";
defparam \ROM_Q_IMG[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N8
cycloneive_lcell_comb \u_BUS|Mux15~1 (
// Equation(s):
// \u_BUS|Mux15~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[0]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[0]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[0]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[0]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N28
cycloneive_lcell_comb \u_BUS|Mux15~2 (
// Equation(s):
// \u_BUS|Mux15~2_combout  = (\u_BUS|Mux15~1_combout ) # ((\SRAM_Q_L0[0]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\SRAM_Q_L0[0]~input_o ),
	.datac(\u_BUS|Mux15~1_combout ),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux15~2 .lut_mask = 16'hFCF0;
defparam \u_BUS|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[1]~input (
	.i(SRAM_Q_L0[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[1]~input .bus_hold = "false";
defparam \SRAM_Q_L0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[1]~input (
	.i(SRAM_Q_L1[1]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[1]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[1]~input .bus_hold = "false";
defparam \SRAM_Q_L1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[1]~input (
	.i(ROM_Q_IMG[1]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[1]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[1]~input .bus_hold = "false";
defparam \ROM_Q_IMG[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N10
cycloneive_lcell_comb \u_BUS|Mux14~1 (
// Equation(s):
// \u_BUS|Mux14~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[1]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[1]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[1]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[1]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N22
cycloneive_lcell_comb \u_BUS|Mux14~2 (
// Equation(s):
// \u_BUS|Mux14~2_combout  = (\u_BUS|Mux14~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[1]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[1]~input_o ),
	.datad(\u_BUS|Mux14~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux14~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[2]~input (
	.i(SRAM_Q_L0[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[2]~input .bus_hold = "false";
defparam \SRAM_Q_L0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[2]~input (
	.i(ROM_Q_IMG[2]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[2]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[2]~input .bus_hold = "false";
defparam \ROM_Q_IMG[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L1[2]~input (
	.i(SRAM_Q_L1[2]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[2]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[2]~input .bus_hold = "false";
defparam \SRAM_Q_L1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N4
cycloneive_lcell_comb \u_BUS|Mux13~1 (
// Equation(s):
// \u_BUS|Mux13~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\SRAM_Q_L1[2]~input_o )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[2]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\ROM_Q_IMG[2]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\SRAM_Q_L1[2]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~1 .lut_mask = 16'hAC0C;
defparam \u_BUS|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N16
cycloneive_lcell_comb \u_BUS|Mux13~2 (
// Equation(s):
// \u_BUS|Mux13~2_combout  = (\u_BUS|Mux13~1_combout ) # ((\SRAM_Q_L0[2]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\SRAM_Q_L0[2]~input_o ),
	.datab(gnd),
	.datac(\u_BUS|Mux13~1_combout ),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux13~2 .lut_mask = 16'hFAF0;
defparam \u_BUS|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[3]~input (
	.i(SRAM_Q_L0[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[3]~input .bus_hold = "false";
defparam \SRAM_Q_L0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N22
cycloneive_io_ibuf \SRAM_Q_L1[3]~input (
	.i(SRAM_Q_L1[3]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[3]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[3]~input .bus_hold = "false";
defparam \SRAM_Q_L1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[3]~input (
	.i(ROM_Q_IMG[3]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[3]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[3]~input .bus_hold = "false";
defparam \ROM_Q_IMG[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N18
cycloneive_lcell_comb \u_BUS|Mux12~1 (
// Equation(s):
// \u_BUS|Mux12~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[3]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[3]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[3]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[3]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N6
cycloneive_lcell_comb \u_BUS|Mux12~2 (
// Equation(s):
// \u_BUS|Mux12~2_combout  = (\u_BUS|Mux12~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[3]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[3]~input_o ),
	.datad(\u_BUS|Mux12~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux12~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[4]~input (
	.i(SRAM_Q_L0[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[4]~input .bus_hold = "false";
defparam \SRAM_Q_L0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneive_io_ibuf \SRAM_Q_L1[4]~input (
	.i(SRAM_Q_L1[4]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[4]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[4]~input .bus_hold = "false";
defparam \SRAM_Q_L1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[4]~input (
	.i(ROM_Q_IMG[4]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[4]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[4]~input .bus_hold = "false";
defparam \ROM_Q_IMG[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N12
cycloneive_lcell_comb \u_BUS|Mux11~1 (
// Equation(s):
// \u_BUS|Mux11~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[4]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[4]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[4]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[4]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N0
cycloneive_lcell_comb \u_BUS|Mux11~2 (
// Equation(s):
// \u_BUS|Mux11~2_combout  = (\u_BUS|Mux11~1_combout ) # ((\SRAM_Q_L0[4]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\SRAM_Q_L0[4]~input_o ),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(gnd),
	.datad(\u_BUS|Mux11~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux11~2 .lut_mask = 16'hFF88;
defparam \u_BUS|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[5]~input (
	.i(SRAM_Q_L0[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[5]~input .bus_hold = "false";
defparam \SRAM_Q_L0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[5]~input (
	.i(SRAM_Q_L1[5]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[5]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[5]~input .bus_hold = "false";
defparam \SRAM_Q_L1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y53_N1
cycloneive_io_ibuf \ROM_Q_IMG[5]~input (
	.i(ROM_Q_IMG[5]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[5]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[5]~input .bus_hold = "false";
defparam \ROM_Q_IMG[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N2
cycloneive_lcell_comb \u_BUS|Mux10~1 (
// Equation(s):
// \u_BUS|Mux10~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[5]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[5]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[5]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[5]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N14
cycloneive_lcell_comb \u_BUS|Mux10~2 (
// Equation(s):
// \u_BUS|Mux10~2_combout  = (\u_BUS|Mux10~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[5]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[5]~input_o ),
	.datad(\u_BUS|Mux10~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux10~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[6]~input (
	.i(SRAM_Q_L0[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[6]~input .bus_hold = "false";
defparam \SRAM_Q_L0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y53_N8
cycloneive_io_ibuf \ROM_Q_IMG[6]~input (
	.i(ROM_Q_IMG[6]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[6]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[6]~input .bus_hold = "false";
defparam \ROM_Q_IMG[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \SRAM_Q_L1[6]~input (
	.i(SRAM_Q_L1[6]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[6]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[6]~input .bus_hold = "false";
defparam \SRAM_Q_L1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N20
cycloneive_lcell_comb \u_BUS|Mux9~1 (
// Equation(s):
// \u_BUS|Mux9~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (((\SRAM_Q_L1[6]~input_o  & \Master_0|ATCONV_inst|layer0_ceb~0_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (\ROM_Q_IMG[6]~input_o ))

	.dataa(\ROM_Q_IMG[6]~input_o ),
	.datab(\SRAM_Q_L1[6]~input_o ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~1 .lut_mask = 16'hC0AA;
defparam \u_BUS|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N24
cycloneive_lcell_comb \u_BUS|Mux9~2 (
// Equation(s):
// \u_BUS|Mux9~2_combout  = (\u_BUS|Mux9~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[6]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[6]~input_o ),
	.datad(\u_BUS|Mux9~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux9~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[7]~input (
	.i(SRAM_Q_L0[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[7]~input .bus_hold = "false";
defparam \SRAM_Q_L0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \SRAM_Q_L1[7]~input (
	.i(SRAM_Q_L1[7]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[7]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[7]~input .bus_hold = "false";
defparam \SRAM_Q_L1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y53_N22
cycloneive_io_ibuf \ROM_Q_IMG[7]~input (
	.i(ROM_Q_IMG[7]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[7]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[7]~input .bus_hold = "false";
defparam \ROM_Q_IMG[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N26
cycloneive_lcell_comb \u_BUS|Mux8~1 (
// Equation(s):
// \u_BUS|Mux8~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\SRAM_Q_L1[7]~input_o ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[7]~input_o ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\SRAM_Q_L1[7]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\ROM_Q_IMG[7]~input_o ),
	.cin(gnd),
	.combout(\u_BUS|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~1 .lut_mask = 16'h8F80;
defparam \u_BUS|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N30
cycloneive_lcell_comb \u_BUS|Mux8~2 (
// Equation(s):
// \u_BUS|Mux8~2_combout  = (\u_BUS|Mux8~1_combout ) # ((\SRAM_Q_L0[7]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\SRAM_Q_L0[7]~input_o ),
	.datac(\u_BUS|Mux8~1_combout ),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux8~2 .lut_mask = 16'hFCF0;
defparam \u_BUS|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[8]~input (
	.i(SRAM_Q_L0[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[8]~input .bus_hold = "false";
defparam \SRAM_Q_L0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \SRAM_Q_L1[8]~input (
	.i(SRAM_Q_L1[8]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[8]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[8]~input .bus_hold = "false";
defparam \SRAM_Q_L1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \ROM_Q_IMG[8]~input (
	.i(ROM_Q_IMG[8]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[8]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[8]~input .bus_hold = "false";
defparam \ROM_Q_IMG[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N24
cycloneive_lcell_comb \u_BUS|Mux7~1 (
// Equation(s):
// \u_BUS|Mux7~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[8]~input_o  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[8]~input_o ))))

	.dataa(\SRAM_Q_L1[8]~input_o ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\ROM_Q_IMG[8]~input_o ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~1 .lut_mask = 16'h88F0;
defparam \u_BUS|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N10
cycloneive_lcell_comb \u_BUS|Mux7~2 (
// Equation(s):
// \u_BUS|Mux7~2_combout  = (\u_BUS|Mux7~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[8]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[8]~input_o ),
	.datad(\u_BUS|Mux7~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux7~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \SRAM_Q_L0[9]~input (
	.i(SRAM_Q_L0[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[9]~input .bus_hold = "false";
defparam \SRAM_Q_L0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \ROM_Q_IMG[9]~input (
	.i(ROM_Q_IMG[9]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[9]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[9]~input .bus_hold = "false";
defparam \ROM_Q_IMG[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf \SRAM_Q_L1[9]~input (
	.i(SRAM_Q_L1[9]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[9]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[9]~input .bus_hold = "false";
defparam \SRAM_Q_L1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N30
cycloneive_lcell_comb \u_BUS|Mux6~1 (
// Equation(s):
// \u_BUS|Mux6~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (((\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \SRAM_Q_L1[9]~input_o )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (\ROM_Q_IMG[9]~input_o ))

	.dataa(\ROM_Q_IMG[9]~input_o ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\SRAM_Q_L1[9]~input_o ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~1 .lut_mask = 16'hC0AA;
defparam \u_BUS|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N4
cycloneive_lcell_comb \u_BUS|Mux6~2 (
// Equation(s):
// \u_BUS|Mux6~2_combout  = (\u_BUS|Mux6~1_combout ) # ((\SRAM_Q_L0[9]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\SRAM_Q_L0[9]~input_o ),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\u_BUS|Mux6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux6~2 .lut_mask = 16'hF8F8;
defparam \u_BUS|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L0[10]~input (
	.i(SRAM_Q_L0[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[10]~input .bus_hold = "false";
defparam \SRAM_Q_L0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \SRAM_Q_L1[10]~input (
	.i(SRAM_Q_L1[10]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[10]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[10]~input .bus_hold = "false";
defparam \SRAM_Q_L1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneive_io_ibuf \ROM_Q_IMG[10]~input (
	.i(ROM_Q_IMG[10]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[10]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[10]~input .bus_hold = "false";
defparam \ROM_Q_IMG[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N12
cycloneive_lcell_comb \u_BUS|Mux5~1 (
// Equation(s):
// \u_BUS|Mux5~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[10]~input_o  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[10]~input_o ))))

	.dataa(\SRAM_Q_L1[10]~input_o ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\ROM_Q_IMG[10]~input_o ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~1 .lut_mask = 16'h88F0;
defparam \u_BUS|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N2
cycloneive_lcell_comb \u_BUS|Mux5~2 (
// Equation(s):
// \u_BUS|Mux5~2_combout  = (\u_BUS|Mux5~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[10]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[10]~input_o ),
	.datad(\u_BUS|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux5~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y53_N1
cycloneive_io_ibuf \SRAM_Q_L0[11]~input (
	.i(SRAM_Q_L0[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[11]~input .bus_hold = "false";
defparam \SRAM_Q_L0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneive_io_ibuf \SRAM_Q_L1[11]~input (
	.i(SRAM_Q_L1[11]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[11]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[11]~input .bus_hold = "false";
defparam \SRAM_Q_L1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneive_io_ibuf \ROM_Q_IMG[11]~input (
	.i(ROM_Q_IMG[11]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[11]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[11]~input .bus_hold = "false";
defparam \ROM_Q_IMG[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N14
cycloneive_lcell_comb \u_BUS|Mux4~1 (
// Equation(s):
// \u_BUS|Mux4~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[11]~input_o  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout ))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[11]~input_o ))))

	.dataa(\SRAM_Q_L1[11]~input_o ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\ROM_Q_IMG[11]~input_o ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux4~1 .lut_mask = 16'h88F0;
defparam \u_BUS|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N16
cycloneive_lcell_comb \u_BUS|Mux4~2 (
// Equation(s):
// \u_BUS|Mux4~2_combout  = (\u_BUS|Mux4~1_combout ) # ((\SRAM_Q_L0[11]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\SRAM_Q_L0[11]~input_o ),
	.datac(\u_BUS|Mux4~1_combout ),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux4~2 .lut_mask = 16'hFCF0;
defparam \u_BUS|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X43_Y53_N8
cycloneive_io_ibuf \SRAM_Q_L0[12]~input (
	.i(SRAM_Q_L0[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[12]~input .bus_hold = "false";
defparam \SRAM_Q_L0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \SRAM_Q_L1[12]~input (
	.i(SRAM_Q_L1[12]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[12]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[12]~input .bus_hold = "false";
defparam \SRAM_Q_L1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneive_io_ibuf \ROM_Q_IMG[12]~input (
	.i(ROM_Q_IMG[12]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[12]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[12]~input .bus_hold = "false";
defparam \ROM_Q_IMG[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N12
cycloneive_lcell_comb \u_BUS|Mux3~1 (
// Equation(s):
// \u_BUS|Mux3~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[12]~input_o  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[12]~input_o ))))

	.dataa(\SRAM_Q_L1[12]~input_o ),
	.datab(\ROM_Q_IMG[12]~input_o ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux3~1 .lut_mask = 16'hA0CC;
defparam \u_BUS|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N6
cycloneive_lcell_comb \u_BUS|Mux3~2 (
// Equation(s):
// \u_BUS|Mux3~2_combout  = (\u_BUS|Mux3~1_combout ) # ((\u_BUS|WDATA_S1[13]~0_combout  & \SRAM_Q_L0[12]~input_o ))

	.dataa(gnd),
	.datab(\u_BUS|WDATA_S1[13]~0_combout ),
	.datac(\SRAM_Q_L0[12]~input_o ),
	.datad(\u_BUS|Mux3~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux3~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \SRAM_Q_L0[13]~input (
	.i(SRAM_Q_L0[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[13]~input .bus_hold = "false";
defparam \SRAM_Q_L0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L1[13]~input (
	.i(SRAM_Q_L1[13]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[13]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[13]~input .bus_hold = "false";
defparam \SRAM_Q_L1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneive_io_ibuf \ROM_Q_IMG[13]~input (
	.i(ROM_Q_IMG[13]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[13]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[13]~input .bus_hold = "false";
defparam \ROM_Q_IMG[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N2
cycloneive_lcell_comb \u_BUS|Mux2~1 (
// Equation(s):
// \u_BUS|Mux2~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[13]~input_o  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[13]~input_o ))))

	.dataa(\SRAM_Q_L1[13]~input_o ),
	.datab(\ROM_Q_IMG[13]~input_o ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux2~1 .lut_mask = 16'hA0CC;
defparam \u_BUS|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N28
cycloneive_lcell_comb \u_BUS|Mux2~2 (
// Equation(s):
// \u_BUS|Mux2~2_combout  = (\u_BUS|Mux2~1_combout ) # ((\SRAM_Q_L0[13]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\SRAM_Q_L0[13]~input_o ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|Mux2~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux2~2 .lut_mask = 16'hFFA0;
defparam \u_BUS|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y53_N22
cycloneive_io_ibuf \SRAM_Q_L0[14]~input (
	.i(SRAM_Q_L0[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[14]~input .bus_hold = "false";
defparam \SRAM_Q_L0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneive_io_ibuf \ROM_Q_IMG[14]~input (
	.i(ROM_Q_IMG[14]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[14]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[14]~input .bus_hold = "false";
defparam \ROM_Q_IMG[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \SRAM_Q_L1[14]~input (
	.i(SRAM_Q_L1[14]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[14]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[14]~input .bus_hold = "false";
defparam \SRAM_Q_L1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N0
cycloneive_lcell_comb \u_BUS|Mux1~1 (
// Equation(s):
// \u_BUS|Mux1~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (((\SRAM_Q_L1[14]~input_o  & \Master_0|ATCONV_inst|layer0_ceb~0_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (\ROM_Q_IMG[14]~input_o ))

	.dataa(\ROM_Q_IMG[14]~input_o ),
	.datab(\SRAM_Q_L1[14]~input_o ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux1~1 .lut_mask = 16'hC0AA;
defparam \u_BUS|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N14
cycloneive_lcell_comb \u_BUS|Mux1~2 (
// Equation(s):
// \u_BUS|Mux1~2_combout  = (\u_BUS|Mux1~1_combout ) # ((\SRAM_Q_L0[14]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\SRAM_Q_L0[14]~input_o ),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|Mux1~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux1~2 .lut_mask = 16'hFFC0;
defparam \u_BUS|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \SRAM_Q_L0[15]~input (
	.i(SRAM_Q_L0[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L0[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L0[15]~input .bus_hold = "false";
defparam \SRAM_Q_L0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y53_N15
cycloneive_io_ibuf \SRAM_Q_L1[15]~input (
	.i(SRAM_Q_L1[15]),
	.ibar(gnd),
	.o(\SRAM_Q_L1[15]~input_o ));
// synopsys translate_off
defparam \SRAM_Q_L1[15]~input .bus_hold = "false";
defparam \SRAM_Q_L1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \ROM_Q_IMG[15]~input (
	.i(ROM_Q_IMG[15]),
	.ibar(gnd),
	.o(\ROM_Q_IMG[15]~input_o ));
// synopsys translate_off
defparam \ROM_Q_IMG[15]~input .bus_hold = "false";
defparam \ROM_Q_IMG[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N6
cycloneive_lcell_comb \u_BUS|Mux0~1 (
// Equation(s):
// \u_BUS|Mux0~1_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\SRAM_Q_L1[15]~input_o  & ((\Master_0|ATCONV_inst|layer0_ceb~0_combout )))) # (!\u_BUS|WDATA_S1[13]~1_combout  & (((\ROM_Q_IMG[15]~input_o ))))

	.dataa(\SRAM_Q_L1[15]~input_o ),
	.datab(\ROM_Q_IMG[15]~input_o ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux0~1 .lut_mask = 16'hA0CC;
defparam \u_BUS|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N24
cycloneive_lcell_comb \u_BUS|Mux0~2 (
// Equation(s):
// \u_BUS|Mux0~2_combout  = (\u_BUS|Mux0~1_combout ) # ((\SRAM_Q_L0[15]~input_o  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\SRAM_Q_L0[15]~input_o ),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|Mux0~2 .lut_mask = 16'hFFA0;
defparam \u_BUS|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|WideOr6~0 (
// Equation(s):
// \Master_0|ATCONV_inst|WideOr6~0_combout  = (!\Master_0|ATCONV_inst|counter [0] & ((\Master_0|ATCONV_inst|counter [1] & ((!\Master_0|ATCONV_inst|counter [3]))) # (!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [2]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|counter [0]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|WideOr6~0 .lut_mask = 16'h010B;
defparam \Master_0|ATCONV_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|WideOr5~0 (
// Equation(s):
// \Master_0|ATCONV_inst|WideOr5~0_combout  = (\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|counter [2]) # (!\Master_0|ATCONV_inst|counter [0])))) # (!\Master_0|ATCONV_inst|counter [1] & 
// (!\Master_0|ATCONV_inst|counter [2] & ((!\Master_0|ATCONV_inst|counter [3]) # (!\Master_0|ATCONV_inst|counter [0]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|counter [0]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|WideOr5~0 .lut_mask = 16'h019B;
defparam \Master_0|ATCONV_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|WideOr3~0 (
// Equation(s):
// \Master_0|ATCONV_inst|WideOr3~0_combout  = (\Master_0|ATCONV_inst|counter [1] & (((!\Master_0|ATCONV_inst|counter [3])))) # (!\Master_0|ATCONV_inst|counter [1] & ((\Master_0|ATCONV_inst|counter [0] & ((!\Master_0|ATCONV_inst|counter [3]))) # 
// (!\Master_0|ATCONV_inst|counter [0] & (!\Master_0|ATCONV_inst|counter [2]))))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|counter [0]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|WideOr3~0 .lut_mask = 16'h01FB;
defparam \Master_0|ATCONV_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y40_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|WideOr4~0 (
// Equation(s):
// \Master_0|ATCONV_inst|WideOr4~0_combout  = ((!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [2] & !\Master_0|ATCONV_inst|counter [0]))) # (!\Master_0|ATCONV_inst|counter [3])

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(\Master_0|ATCONV_inst|counter [2]),
	.datac(\Master_0|ATCONV_inst|counter [0]),
	.datad(\Master_0|ATCONV_inst|counter [3]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|WideOr4~0 .lut_mask = 16'h01FF;
defparam \Master_0|ATCONV_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X18_Y40_N0
cycloneive_mac_mult \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\u_BUS|Mux0~2_combout ,\u_BUS|Mux1~2_combout ,\u_BUS|Mux2~2_combout ,\u_BUS|Mux3~2_combout ,\u_BUS|Mux4~2_combout ,\u_BUS|Mux5~2_combout ,\u_BUS|Mux6~2_combout ,\u_BUS|Mux7~2_combout ,\u_BUS|Mux8~2_combout ,\u_BUS|Mux9~2_combout ,\u_BUS|Mux10~2_combout ,
\u_BUS|Mux11~2_combout ,\u_BUS|Mux12~2_combout ,\u_BUS|Mux13~2_combout ,\u_BUS|Mux14~2_combout ,\u_BUS|Mux15~2_combout ,gnd,gnd}),
	.datab({\Master_0|ATCONV_inst|WideOr3~0_combout ,\Master_0|ATCONV_inst|WideOr4~0_combout ,\Master_0|ATCONV_inst|WideOr3~0_combout ,\Master_0|ATCONV_inst|WideOr3~0_combout ,\Master_0|ATCONV_inst|WideOr5~0_combout ,\Master_0|ATCONV_inst|WideOr6~0_combout ,gnd,gnd,gnd,gnd,gnd,
gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X18_Y40_N2
cycloneive_mac_out \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~dataout ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~13 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~12 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~11 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~10 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~9 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~8 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~7 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~6 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~5 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~4 ,
\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~3 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~2 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~1 ,\Master_0|ATCONV_inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~0 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~0_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout  & (\Master_0|ATCONV_inst|conv_value_temp [0] $ (VCC))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout  & 
// (\Master_0|ATCONV_inst|conv_value_temp [0] & VCC))
// \Master_0|ATCONV_inst|Add9~1  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout  & \Master_0|ATCONV_inst|conv_value_temp [0]))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~dataout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Add9~0_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~0 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV_inst|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~49 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~49_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Add9~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~49_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~49 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV_inst|conv_value_temp~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~15 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~15_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & (((\Master_0|ATCONV_inst|Equal0~0_combout )) # (!\Master_0|ATCONV_inst|counter [3]))) # (!\Master_0|ATCONV_inst|cur_state.CONV~q  & 
// (((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~15 .lut_mask = 16'hFA72;
defparam \Master_0|ATCONV_inst|conv_value_temp~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N3
dffeas \Master_0|ATCONV_inst|conv_value_temp[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~2 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~2_combout  = (\Master_0|ATCONV_inst|conv_value_temp [1] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  & (\Master_0|ATCONV_inst|Add9~1  & VCC)) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  
// & (!\Master_0|ATCONV_inst|Add9~1 )))) # (!\Master_0|ATCONV_inst|conv_value_temp [1] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  & (!\Master_0|ATCONV_inst|Add9~1 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  & 
// ((\Master_0|ATCONV_inst|Add9~1 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~3  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [1] & (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1  & !\Master_0|ATCONV_inst|Add9~1 )) # (!\Master_0|ATCONV_inst|conv_value_temp [1] & 
// ((!\Master_0|ATCONV_inst|Add9~1 ) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ))))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [1]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~1 ),
	.combout(\Master_0|ATCONV_inst|Add9~2_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~2 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~48 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~48_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~2_combout )

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|Add9~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~48_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~48 .lut_mask = 16'hA0A0;
defparam \Master_0|ATCONV_inst|conv_value_temp~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N9
dffeas \Master_0|ATCONV_inst|conv_value_temp[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~48_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~4 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~4_combout  = ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2  $ (\Master_0|ATCONV_inst|conv_value_temp [2] $ (!\Master_0|ATCONV_inst|Add9~3 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~5  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2  & ((\Master_0|ATCONV_inst|conv_value_temp [2]) # (!\Master_0|ATCONV_inst|Add9~3 ))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2  & 
// (\Master_0|ATCONV_inst|conv_value_temp [2] & !\Master_0|ATCONV_inst|Add9~3 )))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~3 ),
	.combout(\Master_0|ATCONV_inst|Add9~4_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~4 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~47 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~47_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Add9~4_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~47_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~47 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV_inst|conv_value_temp~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N11
dffeas \Master_0|ATCONV_inst|conv_value_temp[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~6 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~6_combout  = (\Master_0|ATCONV_inst|conv_value_temp [3] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (\Master_0|ATCONV_inst|Add9~5  & VCC)) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  
// & (!\Master_0|ATCONV_inst|Add9~5 )))) # (!\Master_0|ATCONV_inst|conv_value_temp [3] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\Master_0|ATCONV_inst|Add9~5 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  & 
// ((\Master_0|ATCONV_inst|Add9~5 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~7  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [3] & (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3  & !\Master_0|ATCONV_inst|Add9~5 )) # (!\Master_0|ATCONV_inst|conv_value_temp [3] & 
// ((!\Master_0|ATCONV_inst|Add9~5 ) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [3]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~5 ),
	.combout(\Master_0|ATCONV_inst|Add9~6_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~6 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~46 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~46_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Add9~6_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~46_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~46 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV_inst|conv_value_temp~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N5
dffeas \Master_0|ATCONV_inst|conv_value_temp[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~8 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~8_combout  = ((\Master_0|ATCONV_inst|conv_value_temp [4] $ (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\Master_0|ATCONV_inst|Add9~7 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~9  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [4] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\Master_0|ATCONV_inst|Add9~7 ))) # (!\Master_0|ATCONV_inst|conv_value_temp [4] & 
// (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4  & !\Master_0|ATCONV_inst|Add9~7 )))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [4]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~7 ),
	.combout(\Master_0|ATCONV_inst|Add9~8_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~8 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~14 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~14_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|Add9~8_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~14_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~14 .lut_mask = 16'hF000;
defparam \Master_0|ATCONV_inst|conv_value_temp~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N1
dffeas \Master_0|ATCONV_inst|conv_value_temp[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~10 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~10_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|ATCONV_inst|conv_value_temp [5] & (\Master_0|ATCONV_inst|Add9~9  & VCC)) # (!\Master_0|ATCONV_inst|conv_value_temp [5] & 
// (!\Master_0|ATCONV_inst|Add9~9 )))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\Master_0|ATCONV_inst|conv_value_temp [5] & (!\Master_0|ATCONV_inst|Add9~9 )) # (!\Master_0|ATCONV_inst|conv_value_temp [5] & 
// ((\Master_0|ATCONV_inst|Add9~9 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~11  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\Master_0|ATCONV_inst|conv_value_temp [5] & !\Master_0|ATCONV_inst|Add9~9 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5  & 
// ((!\Master_0|ATCONV_inst|Add9~9 ) # (!\Master_0|ATCONV_inst|conv_value_temp [5]))))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~9 ),
	.combout(\Master_0|ATCONV_inst|Add9~10_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~11 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~10 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp~16 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp~16_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|Add9~10_combout )

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|Add9~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp~16_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp~16 .lut_mask = 16'hA0A0;
defparam \Master_0|ATCONV_inst|conv_value_temp~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y40_N7
dffeas \Master_0|ATCONV_inst|conv_value_temp[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~12 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~12_combout  = ((\Master_0|ATCONV_inst|conv_value_temp [6] $ (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\Master_0|ATCONV_inst|Add9~11 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~13  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [6] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\Master_0|ATCONV_inst|Add9~11 ))) # (!\Master_0|ATCONV_inst|conv_value_temp [6] & 
// (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6  & !\Master_0|ATCONV_inst|Add9~11 )))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [6]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~11 ),
	.combout(\Master_0|ATCONV_inst|Add9~12_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~12 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[6]~17 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[6]~17_combout  = (\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|Add9~12_combout  $ (VCC))) # (!\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|Add9~12_combout  & VCC))
// \Master_0|ATCONV_inst|conv_value_temp[6]~18  = CARRY((\Master_0|ATCONV_inst|counter [3] & \Master_0|ATCONV_inst|Add9~12_combout ))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[6]~17_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[6]~18 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[6]~17 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV_inst|conv_value_temp[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[10]~19 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[10]~19_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q  & (((\Master_0|ATCONV_inst|Equal0~0_combout )) # (!\Master_0|ATCONV_inst|counter [3]))) # (!\Master_0|ATCONV_inst|cur_state.CONV~q  & 
// (((\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ))))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.datad(\Master_0|ATCONV_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[10]~19 .lut_mask = 16'hFA72;
defparam \Master_0|ATCONV_inst|conv_value_temp[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y39_N1
dffeas \Master_0|ATCONV_inst|conv_value_temp[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[6] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~14 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~14_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|ATCONV_inst|conv_value_temp [7] & (\Master_0|ATCONV_inst|Add9~13  & VCC)) # (!\Master_0|ATCONV_inst|conv_value_temp [7] & 
// (!\Master_0|ATCONV_inst|Add9~13 )))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\Master_0|ATCONV_inst|conv_value_temp [7] & (!\Master_0|ATCONV_inst|Add9~13 )) # (!\Master_0|ATCONV_inst|conv_value_temp [7] & 
// ((\Master_0|ATCONV_inst|Add9~13 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~15  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\Master_0|ATCONV_inst|conv_value_temp [7] & !\Master_0|ATCONV_inst|Add9~13 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7  & 
// ((!\Master_0|ATCONV_inst|Add9~13 ) # (!\Master_0|ATCONV_inst|conv_value_temp [7]))))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~13 ),
	.combout(\Master_0|ATCONV_inst|Add9~14_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~14 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[7]~20 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[7]~20_combout  = (\Master_0|ATCONV_inst|Add9~14_combout  & (!\Master_0|ATCONV_inst|conv_value_temp[6]~18 )) # (!\Master_0|ATCONV_inst|Add9~14_combout  & ((\Master_0|ATCONV_inst|conv_value_temp[6]~18 ) # (GND)))
// \Master_0|ATCONV_inst|conv_value_temp[7]~21  = CARRY((!\Master_0|ATCONV_inst|conv_value_temp[6]~18 ) # (!\Master_0|ATCONV_inst|Add9~14_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|Add9~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[6]~18 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[7]~20_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[7]~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[7]~20 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV_inst|conv_value_temp[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N3
dffeas \Master_0|ATCONV_inst|conv_value_temp[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[7]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[7] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~16 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~16_combout  = ((\Master_0|ATCONV_inst|conv_value_temp [8] $ (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\Master_0|ATCONV_inst|Add9~15 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~17  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [8] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\Master_0|ATCONV_inst|Add9~15 ))) # (!\Master_0|ATCONV_inst|conv_value_temp [8] & 
// (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8  & !\Master_0|ATCONV_inst|Add9~15 )))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [8]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~15 ),
	.combout(\Master_0|ATCONV_inst|Add9~16_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~16 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[8]~22 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[8]~22_combout  = ((\Master_0|ATCONV_inst|counter [3] $ (\Master_0|ATCONV_inst|Add9~16_combout  $ (!\Master_0|ATCONV_inst|conv_value_temp[7]~21 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[8]~23  = CARRY((\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~16_combout ) # (!\Master_0|ATCONV_inst|conv_value_temp[7]~21 ))) # (!\Master_0|ATCONV_inst|counter [3] & 
// (\Master_0|ATCONV_inst|Add9~16_combout  & !\Master_0|ATCONV_inst|conv_value_temp[7]~21 )))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[7]~21 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[8]~22_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[8]~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[8]~22 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N5
dffeas \Master_0|ATCONV_inst|conv_value_temp[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[8]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[8] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y40_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~18 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~18_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|ATCONV_inst|conv_value_temp [9] & (\Master_0|ATCONV_inst|Add9~17  & VCC)) # (!\Master_0|ATCONV_inst|conv_value_temp [9] & 
// (!\Master_0|ATCONV_inst|Add9~17 )))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\Master_0|ATCONV_inst|conv_value_temp [9] & (!\Master_0|ATCONV_inst|Add9~17 )) # (!\Master_0|ATCONV_inst|conv_value_temp [9] & 
// ((\Master_0|ATCONV_inst|Add9~17 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~19  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\Master_0|ATCONV_inst|conv_value_temp [9] & !\Master_0|ATCONV_inst|Add9~17 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9  & 
// ((!\Master_0|ATCONV_inst|Add9~17 ) # (!\Master_0|ATCONV_inst|conv_value_temp [9]))))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~17 ),
	.combout(\Master_0|ATCONV_inst|Add9~18_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~18 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[9]~24 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[9]~24_combout  = (\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~18_combout  & (\Master_0|ATCONV_inst|conv_value_temp[8]~23  & VCC)) # (!\Master_0|ATCONV_inst|Add9~18_combout  & 
// (!\Master_0|ATCONV_inst|conv_value_temp[8]~23 )))) # (!\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~18_combout  & (!\Master_0|ATCONV_inst|conv_value_temp[8]~23 )) # (!\Master_0|ATCONV_inst|Add9~18_combout  & 
// ((\Master_0|ATCONV_inst|conv_value_temp[8]~23 ) # (GND)))))
// \Master_0|ATCONV_inst|conv_value_temp[9]~25  = CARRY((\Master_0|ATCONV_inst|counter [3] & (!\Master_0|ATCONV_inst|Add9~18_combout  & !\Master_0|ATCONV_inst|conv_value_temp[8]~23 )) # (!\Master_0|ATCONV_inst|counter [3] & 
// ((!\Master_0|ATCONV_inst|conv_value_temp[8]~23 ) # (!\Master_0|ATCONV_inst|Add9~18_combout ))))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[8]~23 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[9]~24_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[9]~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[9]~24 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|conv_value_temp[9]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N7
dffeas \Master_0|ATCONV_inst|conv_value_temp[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[9]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[9] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~20 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~20_combout  = ((\Master_0|ATCONV_inst|conv_value_temp [10] $ (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\Master_0|ATCONV_inst|Add9~19 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~21  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [10] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\Master_0|ATCONV_inst|Add9~19 ))) # (!\Master_0|ATCONV_inst|conv_value_temp [10] & 
// (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10  & !\Master_0|ATCONV_inst|Add9~19 )))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [10]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~19 ),
	.combout(\Master_0|ATCONV_inst|Add9~20_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~20 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[10]~26 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[10]~26_combout  = ((\Master_0|ATCONV_inst|Add9~20_combout  $ (\Master_0|ATCONV_inst|counter [3] $ (!\Master_0|ATCONV_inst|conv_value_temp[9]~25 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[10]~27  = CARRY((\Master_0|ATCONV_inst|Add9~20_combout  & ((\Master_0|ATCONV_inst|counter [3]) # (!\Master_0|ATCONV_inst|conv_value_temp[9]~25 ))) # (!\Master_0|ATCONV_inst|Add9~20_combout  & 
// (\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[9]~25 )))

	.dataa(\Master_0|ATCONV_inst|Add9~20_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[9]~25 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[10]~26_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[10]~27 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[10]~26 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[10]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N9
dffeas \Master_0|ATCONV_inst|conv_value_temp[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[10]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[10] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~22 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~22_combout  = (\Master_0|ATCONV_inst|conv_value_temp [11] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (\Master_0|ATCONV_inst|Add9~21  & VCC)) # 
// (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|ATCONV_inst|Add9~21 )))) # (!\Master_0|ATCONV_inst|conv_value_temp [11] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\Master_0|ATCONV_inst|Add9~21 )) 
// # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\Master_0|ATCONV_inst|Add9~21 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~23  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [11] & (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11  & !\Master_0|ATCONV_inst|Add9~21 )) # (!\Master_0|ATCONV_inst|conv_value_temp [11] & 
// ((!\Master_0|ATCONV_inst|Add9~21 ) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [11]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~21 ),
	.combout(\Master_0|ATCONV_inst|Add9~22_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~23 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~22 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[11]~28 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[11]~28_combout  = (\Master_0|ATCONV_inst|Add9~22_combout  & ((\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|conv_value_temp[10]~27  & VCC)) # (!\Master_0|ATCONV_inst|counter [3] & 
// (!\Master_0|ATCONV_inst|conv_value_temp[10]~27 )))) # (!\Master_0|ATCONV_inst|Add9~22_combout  & ((\Master_0|ATCONV_inst|counter [3] & (!\Master_0|ATCONV_inst|conv_value_temp[10]~27 )) # (!\Master_0|ATCONV_inst|counter [3] & 
// ((\Master_0|ATCONV_inst|conv_value_temp[10]~27 ) # (GND)))))
// \Master_0|ATCONV_inst|conv_value_temp[11]~29  = CARRY((\Master_0|ATCONV_inst|Add9~22_combout  & (!\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[10]~27 )) # (!\Master_0|ATCONV_inst|Add9~22_combout  & 
// ((!\Master_0|ATCONV_inst|conv_value_temp[10]~27 ) # (!\Master_0|ATCONV_inst|counter [3]))))

	.dataa(\Master_0|ATCONV_inst|Add9~22_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[10]~27 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[11]~28_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[11]~29 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[11]~28 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|conv_value_temp[11]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N11
dffeas \Master_0|ATCONV_inst|conv_value_temp[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[11]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[11] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan5~1 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan5~1_combout  = (\Master_0|ATCONV_inst|conv_value_temp [11]) # ((\Master_0|ATCONV_inst|conv_value_temp [10]) # ((\Master_0|ATCONV_inst|conv_value_temp [8]) # (\Master_0|ATCONV_inst|conv_value_temp [9])))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [11]),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [10]),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [8]),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [9]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan5~1 .lut_mask = 16'hFFFE;
defparam \Master_0|ATCONV_inst|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~24 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~24_combout  = ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\Master_0|ATCONV_inst|conv_value_temp [12] $ (!\Master_0|ATCONV_inst|Add9~23 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~25  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\Master_0|ATCONV_inst|conv_value_temp [12]) # (!\Master_0|ATCONV_inst|Add9~23 ))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12  
// & (\Master_0|ATCONV_inst|conv_value_temp [12] & !\Master_0|ATCONV_inst|Add9~23 )))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~23 ),
	.combout(\Master_0|ATCONV_inst|Add9~24_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~25 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~24 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[12]~30 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[12]~30_combout  = ((\Master_0|ATCONV_inst|counter [3] $ (\Master_0|ATCONV_inst|Add9~24_combout  $ (!\Master_0|ATCONV_inst|conv_value_temp[11]~29 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[12]~31  = CARRY((\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~24_combout ) # (!\Master_0|ATCONV_inst|conv_value_temp[11]~29 ))) # (!\Master_0|ATCONV_inst|counter [3] & 
// (\Master_0|ATCONV_inst|Add9~24_combout  & !\Master_0|ATCONV_inst|conv_value_temp[11]~29 )))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[11]~29 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[12]~30_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[12]~31 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[12]~30 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[12]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N13
dffeas \Master_0|ATCONV_inst|conv_value_temp[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[12]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[12] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~26 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~26_combout  = (\Master_0|ATCONV_inst|conv_value_temp [13] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (\Master_0|ATCONV_inst|Add9~25  & VCC)) # 
// (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|ATCONV_inst|Add9~25 )))) # (!\Master_0|ATCONV_inst|conv_value_temp [13] & ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\Master_0|ATCONV_inst|Add9~25 )) 
// # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\Master_0|ATCONV_inst|Add9~25 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~27  = CARRY((\Master_0|ATCONV_inst|conv_value_temp [13] & (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13  & !\Master_0|ATCONV_inst|Add9~25 )) # (!\Master_0|ATCONV_inst|conv_value_temp [13] & 
// ((!\Master_0|ATCONV_inst|Add9~25 ) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [13]),
	.datab(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~25 ),
	.combout(\Master_0|ATCONV_inst|Add9~26_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~27 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~26 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[13]~32 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[13]~32_combout  = (\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~26_combout  & (\Master_0|ATCONV_inst|conv_value_temp[12]~31  & VCC)) # (!\Master_0|ATCONV_inst|Add9~26_combout  & 
// (!\Master_0|ATCONV_inst|conv_value_temp[12]~31 )))) # (!\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~26_combout  & (!\Master_0|ATCONV_inst|conv_value_temp[12]~31 )) # (!\Master_0|ATCONV_inst|Add9~26_combout  & 
// ((\Master_0|ATCONV_inst|conv_value_temp[12]~31 ) # (GND)))))
// \Master_0|ATCONV_inst|conv_value_temp[13]~33  = CARRY((\Master_0|ATCONV_inst|counter [3] & (!\Master_0|ATCONV_inst|Add9~26_combout  & !\Master_0|ATCONV_inst|conv_value_temp[12]~31 )) # (!\Master_0|ATCONV_inst|counter [3] & 
// ((!\Master_0|ATCONV_inst|conv_value_temp[12]~31 ) # (!\Master_0|ATCONV_inst|Add9~26_combout ))))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[12]~31 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[13]~32_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[13]~33 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[13]~32 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|conv_value_temp[13]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N15
dffeas \Master_0|ATCONV_inst|conv_value_temp[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[13]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[13] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~28 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~28_combout  = ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\Master_0|ATCONV_inst|conv_value_temp [14] $ (!\Master_0|ATCONV_inst|Add9~27 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~29  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\Master_0|ATCONV_inst|conv_value_temp [14]) # (!\Master_0|ATCONV_inst|Add9~27 ))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14  
// & (\Master_0|ATCONV_inst|conv_value_temp [14] & !\Master_0|ATCONV_inst|Add9~27 )))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~27 ),
	.combout(\Master_0|ATCONV_inst|Add9~28_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~29 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~28 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[14]~34 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[14]~34_combout  = ((\Master_0|ATCONV_inst|Add9~28_combout  $ (\Master_0|ATCONV_inst|counter [3] $ (!\Master_0|ATCONV_inst|conv_value_temp[13]~33 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[14]~35  = CARRY((\Master_0|ATCONV_inst|Add9~28_combout  & ((\Master_0|ATCONV_inst|counter [3]) # (!\Master_0|ATCONV_inst|conv_value_temp[13]~33 ))) # (!\Master_0|ATCONV_inst|Add9~28_combout  & 
// (\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[13]~33 )))

	.dataa(\Master_0|ATCONV_inst|Add9~28_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[13]~33 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[14]~34_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[14]~35 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[14]~34 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[14]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N17
dffeas \Master_0|ATCONV_inst|conv_value_temp[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[14]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[14] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~30 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~30_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Master_0|ATCONV_inst|conv_value_temp [15] & (\Master_0|ATCONV_inst|Add9~29  & VCC)) # (!\Master_0|ATCONV_inst|conv_value_temp [15] & 
// (!\Master_0|ATCONV_inst|Add9~29 )))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\Master_0|ATCONV_inst|conv_value_temp [15] & (!\Master_0|ATCONV_inst|Add9~29 )) # (!\Master_0|ATCONV_inst|conv_value_temp [15] & 
// ((\Master_0|ATCONV_inst|Add9~29 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~31  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\Master_0|ATCONV_inst|conv_value_temp [15] & !\Master_0|ATCONV_inst|Add9~29 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15  & 
// ((!\Master_0|ATCONV_inst|Add9~29 ) # (!\Master_0|ATCONV_inst|conv_value_temp [15]))))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~29 ),
	.combout(\Master_0|ATCONV_inst|Add9~30_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~31 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~30 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[15]~36 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[15]~36_combout  = (\Master_0|ATCONV_inst|Add9~30_combout  & ((\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|conv_value_temp[14]~35  & VCC)) # (!\Master_0|ATCONV_inst|counter [3] & 
// (!\Master_0|ATCONV_inst|conv_value_temp[14]~35 )))) # (!\Master_0|ATCONV_inst|Add9~30_combout  & ((\Master_0|ATCONV_inst|counter [3] & (!\Master_0|ATCONV_inst|conv_value_temp[14]~35 )) # (!\Master_0|ATCONV_inst|counter [3] & 
// ((\Master_0|ATCONV_inst|conv_value_temp[14]~35 ) # (GND)))))
// \Master_0|ATCONV_inst|conv_value_temp[15]~37  = CARRY((\Master_0|ATCONV_inst|Add9~30_combout  & (!\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[14]~35 )) # (!\Master_0|ATCONV_inst|Add9~30_combout  & 
// ((!\Master_0|ATCONV_inst|conv_value_temp[14]~35 ) # (!\Master_0|ATCONV_inst|counter [3]))))

	.dataa(\Master_0|ATCONV_inst|Add9~30_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[14]~35 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[15]~36_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[15]~37 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[15]~36 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|conv_value_temp[15]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N19
dffeas \Master_0|ATCONV_inst|conv_value_temp[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[15]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[15] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~32 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~32_combout  = ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\Master_0|ATCONV_inst|conv_value_temp [16] $ (!\Master_0|ATCONV_inst|Add9~31 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~33  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\Master_0|ATCONV_inst|conv_value_temp [16]) # (!\Master_0|ATCONV_inst|Add9~31 ))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16  
// & (\Master_0|ATCONV_inst|conv_value_temp [16] & !\Master_0|ATCONV_inst|Add9~31 )))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~31 ),
	.combout(\Master_0|ATCONV_inst|Add9~32_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~33 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~32 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[16]~38 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[16]~38_combout  = ((\Master_0|ATCONV_inst|Add9~32_combout  $ (\Master_0|ATCONV_inst|counter [3] $ (!\Master_0|ATCONV_inst|conv_value_temp[15]~37 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[16]~39  = CARRY((\Master_0|ATCONV_inst|Add9~32_combout  & ((\Master_0|ATCONV_inst|counter [3]) # (!\Master_0|ATCONV_inst|conv_value_temp[15]~37 ))) # (!\Master_0|ATCONV_inst|Add9~32_combout  & 
// (\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[15]~37 )))

	.dataa(\Master_0|ATCONV_inst|Add9~32_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[15]~37 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[16]~38_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[16]~39 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[16]~38 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[16]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N21
dffeas \Master_0|ATCONV_inst|conv_value_temp[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[16]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[16] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~34 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~34_combout  = (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|ATCONV_inst|conv_value_temp [17] & (\Master_0|ATCONV_inst|Add9~33  & VCC)) # (!\Master_0|ATCONV_inst|conv_value_temp [17] & 
// (!\Master_0|ATCONV_inst|Add9~33 )))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\Master_0|ATCONV_inst|conv_value_temp [17] & (!\Master_0|ATCONV_inst|Add9~33 )) # (!\Master_0|ATCONV_inst|conv_value_temp [17] & 
// ((\Master_0|ATCONV_inst|Add9~33 ) # (GND)))))
// \Master_0|ATCONV_inst|Add9~35  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\Master_0|ATCONV_inst|conv_value_temp [17] & !\Master_0|ATCONV_inst|Add9~33 )) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17  & 
// ((!\Master_0|ATCONV_inst|Add9~33 ) # (!\Master_0|ATCONV_inst|conv_value_temp [17]))))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~33 ),
	.combout(\Master_0|ATCONV_inst|Add9~34_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~35 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~34 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|Add9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[17]~40 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[17]~40_combout  = (\Master_0|ATCONV_inst|Add9~34_combout  & ((\Master_0|ATCONV_inst|counter [3] & (\Master_0|ATCONV_inst|conv_value_temp[16]~39  & VCC)) # (!\Master_0|ATCONV_inst|counter [3] & 
// (!\Master_0|ATCONV_inst|conv_value_temp[16]~39 )))) # (!\Master_0|ATCONV_inst|Add9~34_combout  & ((\Master_0|ATCONV_inst|counter [3] & (!\Master_0|ATCONV_inst|conv_value_temp[16]~39 )) # (!\Master_0|ATCONV_inst|counter [3] & 
// ((\Master_0|ATCONV_inst|conv_value_temp[16]~39 ) # (GND)))))
// \Master_0|ATCONV_inst|conv_value_temp[17]~41  = CARRY((\Master_0|ATCONV_inst|Add9~34_combout  & (!\Master_0|ATCONV_inst|counter [3] & !\Master_0|ATCONV_inst|conv_value_temp[16]~39 )) # (!\Master_0|ATCONV_inst|Add9~34_combout  & 
// ((!\Master_0|ATCONV_inst|conv_value_temp[16]~39 ) # (!\Master_0|ATCONV_inst|counter [3]))))

	.dataa(\Master_0|ATCONV_inst|Add9~34_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[16]~39 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[17]~40_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[17]~41 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[17]~40 .lut_mask = 16'h9617;
defparam \Master_0|ATCONV_inst|conv_value_temp[17]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N23
dffeas \Master_0|ATCONV_inst|conv_value_temp[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[17]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[17] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~36 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~36_combout  = ((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\Master_0|ATCONV_inst|conv_value_temp [18] $ (!\Master_0|ATCONV_inst|Add9~35 )))) # (GND)
// \Master_0|ATCONV_inst|Add9~37  = CARRY((\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\Master_0|ATCONV_inst|conv_value_temp [18]) # (!\Master_0|ATCONV_inst|Add9~35 ))) # (!\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18  
// & (\Master_0|ATCONV_inst|conv_value_temp [18] & !\Master_0|ATCONV_inst|Add9~35 )))

	.dataa(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|Add9~35 ),
	.combout(\Master_0|ATCONV_inst|Add9~36_combout ),
	.cout(\Master_0|ATCONV_inst|Add9~37 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~36 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|Add9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[18]~42 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[18]~42_combout  = ((\Master_0|ATCONV_inst|counter [3] $ (\Master_0|ATCONV_inst|Add9~36_combout  $ (!\Master_0|ATCONV_inst|conv_value_temp[17]~41 )))) # (GND)
// \Master_0|ATCONV_inst|conv_value_temp[18]~43  = CARRY((\Master_0|ATCONV_inst|counter [3] & ((\Master_0|ATCONV_inst|Add9~36_combout ) # (!\Master_0|ATCONV_inst|conv_value_temp[17]~41 ))) # (!\Master_0|ATCONV_inst|counter [3] & 
// (\Master_0|ATCONV_inst|Add9~36_combout  & !\Master_0|ATCONV_inst|conv_value_temp[17]~41 )))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(\Master_0|ATCONV_inst|Add9~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[17]~41 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[18]~42_combout ),
	.cout(\Master_0|ATCONV_inst|conv_value_temp[18]~43 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[18]~42 .lut_mask = 16'h698E;
defparam \Master_0|ATCONV_inst|conv_value_temp[18]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N25
dffeas \Master_0|ATCONV_inst|conv_value_temp[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[18]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[18] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|Add9~38 (
// Equation(s):
// \Master_0|ATCONV_inst|Add9~38_combout  = \Master_0|ATCONV_inst|conv_value_temp [19] $ (\Master_0|ATCONV_inst|Add9~37  $ (\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [19]),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.cin(\Master_0|ATCONV_inst|Add9~37 ),
	.combout(\Master_0|ATCONV_inst|Add9~38_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Add9~38 .lut_mask = 16'hC33C;
defparam \Master_0|ATCONV_inst|Add9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|conv_value_temp[19]~44 (
// Equation(s):
// \Master_0|ATCONV_inst|conv_value_temp[19]~44_combout  = \Master_0|ATCONV_inst|counter [3] $ (\Master_0|ATCONV_inst|conv_value_temp[18]~43  $ (\Master_0|ATCONV_inst|Add9~38_combout ))

	.dataa(\Master_0|ATCONV_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|Add9~38_combout ),
	.cin(\Master_0|ATCONV_inst|conv_value_temp[18]~43 ),
	.combout(\Master_0|ATCONV_inst|conv_value_temp[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[19]~44 .lut_mask = 16'hA55A;
defparam \Master_0|ATCONV_inst|conv_value_temp[19]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y39_N27
dffeas \Master_0|ATCONV_inst|conv_value_temp[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Master_0|ATCONV_inst|conv_value_temp[19]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|conv_value_temp[10]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|conv_value_temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|conv_value_temp[19] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|conv_value_temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan5~2 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan5~2_combout  = (\Master_0|ATCONV_inst|conv_value_temp [14]) # ((\Master_0|ATCONV_inst|conv_value_temp [13]) # ((\Master_0|ATCONV_inst|conv_value_temp [12]) # (\Master_0|ATCONV_inst|conv_value_temp [15])))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [14]),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [13]),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [12]),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [15]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan5~2 .lut_mask = 16'hFFFE;
defparam \Master_0|ATCONV_inst|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan5~3 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan5~3_combout  = (\Master_0|ATCONV_inst|conv_value_temp [16]) # ((\Master_0|ATCONV_inst|conv_value_temp [17]) # ((\Master_0|ATCONV_inst|LessThan5~2_combout ) # (\Master_0|ATCONV_inst|conv_value_temp [18])))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [16]),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [17]),
	.datac(\Master_0|ATCONV_inst|LessThan5~2_combout ),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [18]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan5~3 .lut_mask = 16'hFFFE;
defparam \Master_0|ATCONV_inst|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y39_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan5~0 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan5~0_combout  = (\Master_0|ATCONV_inst|conv_value_temp [4]) # ((\Master_0|ATCONV_inst|conv_value_temp [7]) # ((\Master_0|ATCONV_inst|conv_value_temp [5]) # (\Master_0|ATCONV_inst|conv_value_temp [6])))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [4]),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [7]),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [5]),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [6]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan5~0 .lut_mask = 16'hFFFE;
defparam \Master_0|ATCONV_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan5~4 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan5~4_combout  = (!\Master_0|ATCONV_inst|conv_value_temp [19] & ((\Master_0|ATCONV_inst|LessThan5~1_combout ) # ((\Master_0|ATCONV_inst|LessThan5~3_combout ) # (\Master_0|ATCONV_inst|LessThan5~0_combout ))))

	.dataa(\Master_0|ATCONV_inst|LessThan5~1_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [19]),
	.datac(\Master_0|ATCONV_inst|LessThan5~3_combout ),
	.datad(\Master_0|ATCONV_inst|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan5~4 .lut_mask = 16'h3332;
defparam \Master_0|ATCONV_inst|LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N12
cycloneive_lcell_comb \u_BUS|WDATA_S1[0]~2 (
// Equation(s):
// \u_BUS|WDATA_S1[0]~2_combout  = (\Master_0|ATCONV_inst|LessThan5~4_combout  & (\Master_0|ATCONV_inst|conv_value_temp [4] & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [4]),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[0]~2 .lut_mask = 16'hC000;
defparam \u_BUS|WDATA_S1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N6
cycloneive_lcell_comb \u_BUS|WDATA_S1[1]~3 (
// Equation(s):
// \u_BUS|WDATA_S1[1]~3_combout  = (\Master_0|ATCONV_inst|LessThan5~4_combout  & (\Master_0|ATCONV_inst|conv_value_temp [5] & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [5]),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[1]~3 .lut_mask = 16'hC000;
defparam \u_BUS|WDATA_S1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N0
cycloneive_lcell_comb \u_BUS|WDATA_S1[2]~4 (
// Equation(s):
// \u_BUS|WDATA_S1[2]~4_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & (\Master_0|ATCONV_inst|LessThan5~4_combout  & \Master_0|ATCONV_inst|conv_value_temp [6]))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[2]~4 .lut_mask = 16'h8080;
defparam \u_BUS|WDATA_S1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N30
cycloneive_lcell_comb \u_BUS|WDATA_S1[3]~5 (
// Equation(s):
// \u_BUS|WDATA_S1[3]~5_combout  = (\Master_0|ATCONV_inst|conv_value_temp [7] & (\Master_0|ATCONV_inst|LessThan5~4_combout  & \u_BUS|WDATA_S1[13]~0_combout ))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [7]),
	.datab(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S1[13]~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[3]~5 .lut_mask = 16'h8800;
defparam \u_BUS|WDATA_S1[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|Equal0~1 (
// Equation(s):
// \Master_0|ATCONV_inst|Equal0~1_combout  = (!\Master_0|ATCONV_inst|counter [1] & (!\Master_0|ATCONV_inst|counter [2] & !\Master_0|ATCONV_inst|counter [0]))

	.dataa(\Master_0|ATCONV_inst|counter [1]),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|counter [2]),
	.datad(\Master_0|ATCONV_inst|counter [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|Equal0~1 .lut_mask = 16'h0005;
defparam \Master_0|ATCONV_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y40_N25
dffeas \Master_0|ATCONV_inst|max_value[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[15] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y40_N15
dffeas \Master_0|ATCONV_inst|max_value[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[14] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y40_N29
dffeas \Master_0|ATCONV_inst|max_value[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[13] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N7
dffeas \Master_0|ATCONV_inst|max_value[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[12] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N17
dffeas \Master_0|ATCONV_inst|max_value[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[11] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N3
dffeas \Master_0|ATCONV_inst|max_value[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[10] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N5
dffeas \Master_0|ATCONV_inst|max_value[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[9] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y40_N11
dffeas \Master_0|ATCONV_inst|max_value[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[8] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N31
dffeas \Master_0|ATCONV_inst|max_value[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[7] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N25
dffeas \Master_0|ATCONV_inst|max_value[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[6] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N15
dffeas \Master_0|ATCONV_inst|max_value[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[5] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N7
dffeas \Master_0|ATCONV_inst|max_value[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[3] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N17
dffeas \Master_0|ATCONV_inst|max_value[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[2] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N23
dffeas \Master_0|ATCONV_inst|max_value[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[1] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y40_N29
dffeas \Master_0|ATCONV_inst|max_value[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[0] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N0
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~2 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~2_cout  = CARRY((\Master_0|ATCONV_inst|max_value [0] & !\SRAM_Q_L0[0]~input_o ))

	.dataa(\Master_0|ATCONV_inst|max_value [0]),
	.datab(\SRAM_Q_L0[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~2_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~2 .lut_mask = 16'h0022;
defparam \Master_0|ATCONV_inst|LessThan6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~4 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~4_cout  = CARRY((\SRAM_Q_L0[1]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~2_cout ) # (!\Master_0|ATCONV_inst|max_value [1]))) # (!\SRAM_Q_L0[1]~input_o  & (!\Master_0|ATCONV_inst|max_value [1] & 
// !\Master_0|ATCONV_inst|LessThan6~2_cout )))

	.dataa(\SRAM_Q_L0[1]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~2_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~4_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~4 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~6 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~6_cout  = CARRY((\SRAM_Q_L0[2]~input_o  & (\Master_0|ATCONV_inst|max_value [2] & !\Master_0|ATCONV_inst|LessThan6~4_cout )) # (!\SRAM_Q_L0[2]~input_o  & ((\Master_0|ATCONV_inst|max_value [2]) # 
// (!\Master_0|ATCONV_inst|LessThan6~4_cout ))))

	.dataa(\SRAM_Q_L0[2]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~4_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~6_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~6 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV_inst|LessThan6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~8 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~8_cout  = CARRY((\SRAM_Q_L0[3]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~6_cout ) # (!\Master_0|ATCONV_inst|max_value [3]))) # (!\SRAM_Q_L0[3]~input_o  & (!\Master_0|ATCONV_inst|max_value [3] & 
// !\Master_0|ATCONV_inst|LessThan6~6_cout )))

	.dataa(\SRAM_Q_L0[3]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~6_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~8_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~8 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~10 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~10_cout  = CARRY((\SRAM_Q_L0[4]~input_o  & (\Master_0|ATCONV_inst|max_value [4] & !\Master_0|ATCONV_inst|LessThan6~8_cout )) # (!\SRAM_Q_L0[4]~input_o  & ((\Master_0|ATCONV_inst|max_value [4]) # 
// (!\Master_0|ATCONV_inst|LessThan6~8_cout ))))

	.dataa(\SRAM_Q_L0[4]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~8_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~10_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~10 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV_inst|LessThan6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~12 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~12_cout  = CARRY((\SRAM_Q_L0[5]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~10_cout ) # (!\Master_0|ATCONV_inst|max_value [5]))) # (!\SRAM_Q_L0[5]~input_o  & (!\Master_0|ATCONV_inst|max_value [5] & 
// !\Master_0|ATCONV_inst|LessThan6~10_cout )))

	.dataa(\SRAM_Q_L0[5]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~10_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~12_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~12 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~14 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~14_cout  = CARRY((\SRAM_Q_L0[6]~input_o  & (\Master_0|ATCONV_inst|max_value [6] & !\Master_0|ATCONV_inst|LessThan6~12_cout )) # (!\SRAM_Q_L0[6]~input_o  & ((\Master_0|ATCONV_inst|max_value [6]) # 
// (!\Master_0|ATCONV_inst|LessThan6~12_cout ))))

	.dataa(\SRAM_Q_L0[6]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~12_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~14_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~14 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV_inst|LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~16 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~16_cout  = CARRY((\SRAM_Q_L0[7]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~14_cout ) # (!\Master_0|ATCONV_inst|max_value [7]))) # (!\SRAM_Q_L0[7]~input_o  & (!\Master_0|ATCONV_inst|max_value [7] & 
// !\Master_0|ATCONV_inst|LessThan6~14_cout )))

	.dataa(\SRAM_Q_L0[7]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~14_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~16_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~16 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~18 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~18_cout  = CARRY((\SRAM_Q_L0[8]~input_o  & (\Master_0|ATCONV_inst|max_value [8] & !\Master_0|ATCONV_inst|LessThan6~16_cout )) # (!\SRAM_Q_L0[8]~input_o  & ((\Master_0|ATCONV_inst|max_value [8]) # 
// (!\Master_0|ATCONV_inst|LessThan6~16_cout ))))

	.dataa(\SRAM_Q_L0[8]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~16_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~18_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~18 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV_inst|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~20 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~20_cout  = CARRY((\SRAM_Q_L0[9]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~18_cout ) # (!\Master_0|ATCONV_inst|max_value [9]))) # (!\SRAM_Q_L0[9]~input_o  & (!\Master_0|ATCONV_inst|max_value [9] & 
// !\Master_0|ATCONV_inst|LessThan6~18_cout )))

	.dataa(\SRAM_Q_L0[9]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~18_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~20_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~20 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~22 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~22_cout  = CARRY((\Master_0|ATCONV_inst|max_value [10] & ((!\Master_0|ATCONV_inst|LessThan6~20_cout ) # (!\SRAM_Q_L0[10]~input_o ))) # (!\Master_0|ATCONV_inst|max_value [10] & (!\SRAM_Q_L0[10]~input_o  & 
// !\Master_0|ATCONV_inst|LessThan6~20_cout )))

	.dataa(\Master_0|ATCONV_inst|max_value [10]),
	.datab(\SRAM_Q_L0[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~20_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~22_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~22 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~24 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~24_cout  = CARRY((\SRAM_Q_L0[11]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~22_cout ) # (!\Master_0|ATCONV_inst|max_value [11]))) # (!\SRAM_Q_L0[11]~input_o  & (!\Master_0|ATCONV_inst|max_value [11] & 
// !\Master_0|ATCONV_inst|LessThan6~22_cout )))

	.dataa(\SRAM_Q_L0[11]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~22_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~24_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~24 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~26 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~26_cout  = CARRY((\SRAM_Q_L0[12]~input_o  & (\Master_0|ATCONV_inst|max_value [12] & !\Master_0|ATCONV_inst|LessThan6~24_cout )) # (!\SRAM_Q_L0[12]~input_o  & ((\Master_0|ATCONV_inst|max_value [12]) # 
// (!\Master_0|ATCONV_inst|LessThan6~24_cout ))))

	.dataa(\SRAM_Q_L0[12]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~24_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~26_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~26 .lut_mask = 16'h004D;
defparam \Master_0|ATCONV_inst|LessThan6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N26
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~28 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~28_cout  = CARRY((\SRAM_Q_L0[13]~input_o  & ((!\Master_0|ATCONV_inst|LessThan6~26_cout ) # (!\Master_0|ATCONV_inst|max_value [13]))) # (!\SRAM_Q_L0[13]~input_o  & (!\Master_0|ATCONV_inst|max_value [13] & 
// !\Master_0|ATCONV_inst|LessThan6~26_cout )))

	.dataa(\SRAM_Q_L0[13]~input_o ),
	.datab(\Master_0|ATCONV_inst|max_value [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~26_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~28_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~28 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N28
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~30 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~30_cout  = CARRY((\Master_0|ATCONV_inst|max_value [14] & ((!\Master_0|ATCONV_inst|LessThan6~28_cout ) # (!\SRAM_Q_L0[14]~input_o ))) # (!\Master_0|ATCONV_inst|max_value [14] & (!\SRAM_Q_L0[14]~input_o  & 
// !\Master_0|ATCONV_inst|LessThan6~28_cout )))

	.dataa(\Master_0|ATCONV_inst|max_value [14]),
	.datab(\SRAM_Q_L0[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|LessThan6~28_cout ),
	.combout(),
	.cout(\Master_0|ATCONV_inst|LessThan6~30_cout ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~30 .lut_mask = 16'h002B;
defparam \Master_0|ATCONV_inst|LessThan6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N30
cycloneive_lcell_comb \Master_0|ATCONV_inst|LessThan6~31 (
// Equation(s):
// \Master_0|ATCONV_inst|LessThan6~31_combout  = (\SRAM_Q_L0[15]~input_o  & ((\Master_0|ATCONV_inst|LessThan6~30_cout ) # (!\Master_0|ATCONV_inst|max_value [15]))) # (!\SRAM_Q_L0[15]~input_o  & (\Master_0|ATCONV_inst|LessThan6~30_cout  & 
// !\Master_0|ATCONV_inst|max_value [15]))

	.dataa(\SRAM_Q_L0[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|max_value [15]),
	.cin(\Master_0|ATCONV_inst|LessThan6~30_cout ),
	.combout(\Master_0|ATCONV_inst|LessThan6~31_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|LessThan6~31 .lut_mask = 16'hA0FA;
defparam \Master_0|ATCONV_inst|LessThan6~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|max_value[4]~0 (
// Equation(s):
// \Master_0|ATCONV_inst|max_value[4]~0_combout  = (\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & (((\Master_0|ATCONV_inst|Equal0~1_combout  & !\Master_0|ATCONV_inst|counter [3])) # (!\Master_0|ATCONV_inst|LessThan6~31_combout )))

	.dataa(\Master_0|ATCONV_inst|Equal0~1_combout ),
	.datab(\Master_0|ATCONV_inst|counter [3]),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|LessThan6~31_combout ),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[4]~0 .lut_mask = 16'h20F0;
defparam \Master_0|ATCONV_inst|max_value[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y40_N1
dffeas \Master_0|ATCONV_inst|max_value[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_BUS|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Master_0|ATCONV_inst|max_value[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Master_0|ATCONV_inst|max_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|max_value[4] .is_wysiwyg = "true";
defparam \Master_0|ATCONV_inst|max_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_value~0 (
// Equation(s):
// \Master_0|ATCONV_inst|round_value~0_combout  = (\Master_0|ATCONV_inst|max_value [2]) # ((\Master_0|ATCONV_inst|max_value [1]) # ((\Master_0|ATCONV_inst|max_value [3]) # (\Master_0|ATCONV_inst|max_value [0])))

	.dataa(\Master_0|ATCONV_inst|max_value [2]),
	.datab(\Master_0|ATCONV_inst|max_value [1]),
	.datac(\Master_0|ATCONV_inst|max_value [3]),
	.datad(\Master_0|ATCONV_inst|max_value [0]),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|round_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_value~0 .lut_mask = 16'hFFFE;
defparam \Master_0|ATCONV_inst|round_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N2
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[4]~0 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[4]~0_combout  = (\Master_0|ATCONV_inst|max_value [4] & (\Master_0|ATCONV_inst|round_value~0_combout  $ (VCC))) # (!\Master_0|ATCONV_inst|max_value [4] & (\Master_0|ATCONV_inst|round_value~0_combout  & VCC))
// \Master_0|ATCONV_inst|round_up_value[4]~1  = CARRY((\Master_0|ATCONV_inst|max_value [4] & \Master_0|ATCONV_inst|round_value~0_combout ))

	.dataa(\Master_0|ATCONV_inst|max_value [4]),
	.datab(\Master_0|ATCONV_inst|round_value~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Master_0|ATCONV_inst|round_up_value[4]~0_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[4]~1 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[4]~0 .lut_mask = 16'h6688;
defparam \Master_0|ATCONV_inst|round_up_value[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N24
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~48 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~48_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|round_up_value[4]~0_combout )))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|conv_value_temp [8] & 
// ((\Master_0|ATCONV_inst|LessThan5~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|conv_value_temp [8]),
	.datab(\Master_0|ATCONV_inst|round_up_value[4]~0_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~48 .lut_mask = 16'hCAC0;
defparam \u_BUS|WDATA_S2[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[4]~6 (
// Equation(s):
// \u_BUS|WDATA_S1[4]~6_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[4]~48_combout )

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[4]~48_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[4]~6 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S1[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N4
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[5]~2 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[5]~2_combout  = (\Master_0|ATCONV_inst|max_value [5] & (!\Master_0|ATCONV_inst|round_up_value[4]~1 )) # (!\Master_0|ATCONV_inst|max_value [5] & ((\Master_0|ATCONV_inst|round_up_value[4]~1 ) # (GND)))
// \Master_0|ATCONV_inst|round_up_value[5]~3  = CARRY((!\Master_0|ATCONV_inst|round_up_value[4]~1 ) # (!\Master_0|ATCONV_inst|max_value [5]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|max_value [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[4]~1 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[5]~2_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[5]~3 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[5]~2 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV_inst|round_up_value[5]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N20
cycloneive_lcell_comb \u_BUS|WDATA_S2[5]~49 (
// Equation(s):
// \u_BUS|WDATA_S2[5]~49_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|round_up_value[5]~2_combout )) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|conv_value_temp [9] & 
// \Master_0|ATCONV_inst|LessThan5~4_combout ))))

	.dataa(\Master_0|ATCONV_inst|round_up_value[5]~2_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [9]),
	.datad(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[5]~49 .lut_mask = 16'hB888;
defparam \u_BUS|WDATA_S2[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N18
cycloneive_lcell_comb \u_BUS|WDATA_S1[5]~7 (
// Equation(s):
// \u_BUS|WDATA_S1[5]~7_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[5]~49_combout )

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[5]~49_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[5]~7 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S1[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N6
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[6]~4 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[6]~4_combout  = (\Master_0|ATCONV_inst|max_value [6] & (\Master_0|ATCONV_inst|round_up_value[5]~3  $ (GND))) # (!\Master_0|ATCONV_inst|max_value [6] & (!\Master_0|ATCONV_inst|round_up_value[5]~3  & VCC))
// \Master_0|ATCONV_inst|round_up_value[6]~5  = CARRY((\Master_0|ATCONV_inst|max_value [6] & !\Master_0|ATCONV_inst|round_up_value[5]~3 ))

	.dataa(\Master_0|ATCONV_inst|max_value [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[5]~3 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[6]~4_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[6]~5 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[6]~4 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV_inst|round_up_value[6]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N12
cycloneive_lcell_comb \u_BUS|WDATA_S2[6]~50 (
// Equation(s):
// \u_BUS|WDATA_S2[6]~50_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|round_up_value[6]~4_combout )))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// ((\Master_0|ATCONV_inst|conv_value_temp [10]))))

	.dataa(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datab(\Master_0|ATCONV_inst|round_up_value[6]~4_combout ),
	.datac(\Master_0|ATCONV_inst|conv_value_temp [10]),
	.datad(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[6]~50 .lut_mask = 16'hCCA0;
defparam \u_BUS|WDATA_S2[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N16
cycloneive_lcell_comb \u_BUS|WDATA_S1[6]~8 (
// Equation(s):
// \u_BUS|WDATA_S1[6]~8_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[6]~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|WDATA_S2[6]~50_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[6]~8 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N8
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[7]~6 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[7]~6_combout  = (\Master_0|ATCONV_inst|max_value [7] & (!\Master_0|ATCONV_inst|round_up_value[6]~5 )) # (!\Master_0|ATCONV_inst|max_value [7] & ((\Master_0|ATCONV_inst|round_up_value[6]~5 ) # (GND)))
// \Master_0|ATCONV_inst|round_up_value[7]~7  = CARRY((!\Master_0|ATCONV_inst|round_up_value[6]~5 ) # (!\Master_0|ATCONV_inst|max_value [7]))

	.dataa(\Master_0|ATCONV_inst|max_value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[6]~5 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[7]~6_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[7]~7 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[7]~6 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV_inst|round_up_value[7]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N26
cycloneive_lcell_comb \u_BUS|WDATA_S2[7]~51 (
// Equation(s):
// \u_BUS|WDATA_S2[7]~51_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|round_up_value[7]~6_combout )) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// \Master_0|ATCONV_inst|conv_value_temp [11]))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|round_up_value[7]~6_combout ),
	.datac(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [11]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[7]~51 .lut_mask = 16'hD888;
defparam \u_BUS|WDATA_S2[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N14
cycloneive_lcell_comb \u_BUS|WDATA_S1[7]~9 (
// Equation(s):
// \u_BUS|WDATA_S1[7]~9_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[7]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|WDATA_S2[7]~51_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[7]~9 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N10
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[8]~8 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[8]~8_combout  = (\Master_0|ATCONV_inst|max_value [8] & (\Master_0|ATCONV_inst|round_up_value[7]~7  $ (GND))) # (!\Master_0|ATCONV_inst|max_value [8] & (!\Master_0|ATCONV_inst|round_up_value[7]~7  & VCC))
// \Master_0|ATCONV_inst|round_up_value[8]~9  = CARRY((\Master_0|ATCONV_inst|max_value [8] & !\Master_0|ATCONV_inst|round_up_value[7]~7 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|max_value [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[7]~7 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[8]~8_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[8]~9 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[8]~8 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV_inst|round_up_value[8]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N24
cycloneive_lcell_comb \u_BUS|WDATA_S2[8]~52 (
// Equation(s):
// \u_BUS|WDATA_S2[8]~52_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|round_up_value[8]~8_combout )))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// (\Master_0|ATCONV_inst|conv_value_temp [12])))

	.dataa(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [12]),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|round_up_value[8]~8_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[8]~52 .lut_mask = 16'hF808;
defparam \u_BUS|WDATA_S2[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N14
cycloneive_lcell_comb \u_BUS|WDATA_S1[8]~10 (
// Equation(s):
// \u_BUS|WDATA_S1[8]~10_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[8]~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|WDATA_S2[8]~52_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[8]~10 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N12
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[9]~10 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[9]~10_combout  = (\Master_0|ATCONV_inst|max_value [9] & (!\Master_0|ATCONV_inst|round_up_value[8]~9 )) # (!\Master_0|ATCONV_inst|max_value [9] & ((\Master_0|ATCONV_inst|round_up_value[8]~9 ) # (GND)))
// \Master_0|ATCONV_inst|round_up_value[9]~11  = CARRY((!\Master_0|ATCONV_inst|round_up_value[8]~9 ) # (!\Master_0|ATCONV_inst|max_value [9]))

	.dataa(\Master_0|ATCONV_inst|max_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[8]~9 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[9]~10_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[9]~11 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[9]~10 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV_inst|round_up_value[9]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N16
cycloneive_lcell_comb \u_BUS|WDATA_S2[9]~53 (
// Equation(s):
// \u_BUS|WDATA_S2[9]~53_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|round_up_value[9]~10_combout )))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// (\Master_0|ATCONV_inst|conv_value_temp [13])))

	.dataa(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [13]),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|round_up_value[9]~10_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[9]~53 .lut_mask = 16'hF808;
defparam \u_BUS|WDATA_S2[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N22
cycloneive_lcell_comb \u_BUS|WDATA_S1[9]~11 (
// Equation(s):
// \u_BUS|WDATA_S1[9]~11_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[9]~53_combout )

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[9]~53_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[9]~11 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S1[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N14
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[10]~12 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[10]~12_combout  = (\Master_0|ATCONV_inst|max_value [10] & (\Master_0|ATCONV_inst|round_up_value[9]~11  $ (GND))) # (!\Master_0|ATCONV_inst|max_value [10] & (!\Master_0|ATCONV_inst|round_up_value[9]~11  & VCC))
// \Master_0|ATCONV_inst|round_up_value[10]~13  = CARRY((\Master_0|ATCONV_inst|max_value [10] & !\Master_0|ATCONV_inst|round_up_value[9]~11 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|max_value [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[9]~11 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[10]~12_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[10]~13 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[10]~12 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV_inst|round_up_value[10]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[10]~54 (
// Equation(s):
// \u_BUS|WDATA_S2[10]~54_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|round_up_value[10]~12_combout )))) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|conv_value_temp [14] & 
// (\Master_0|ATCONV_inst|LessThan5~4_combout )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [14]),
	.datac(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datad(\Master_0|ATCONV_inst|round_up_value[10]~12_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[10]~54 .lut_mask = 16'hEA40;
defparam \u_BUS|WDATA_S2[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[10]~12 (
// Equation(s):
// \u_BUS|WDATA_S1[10]~12_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[10]~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|WDATA_S2[10]~54_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[10]~12 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N16
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[11]~14 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[11]~14_combout  = (\Master_0|ATCONV_inst|max_value [11] & (!\Master_0|ATCONV_inst|round_up_value[10]~13 )) # (!\Master_0|ATCONV_inst|max_value [11] & ((\Master_0|ATCONV_inst|round_up_value[10]~13 ) # (GND)))
// \Master_0|ATCONV_inst|round_up_value[11]~15  = CARRY((!\Master_0|ATCONV_inst|round_up_value[10]~13 ) # (!\Master_0|ATCONV_inst|max_value [11]))

	.dataa(\Master_0|ATCONV_inst|max_value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[10]~13 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[11]~14_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[11]~15 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[11]~14 .lut_mask = 16'h5A5F;
defparam \Master_0|ATCONV_inst|round_up_value[11]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[11]~55 (
// Equation(s):
// \u_BUS|WDATA_S2[11]~55_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|round_up_value[11]~14_combout )) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// \Master_0|ATCONV_inst|conv_value_temp [15]))))

	.dataa(\Master_0|ATCONV_inst|round_up_value[11]~14_combout ),
	.datab(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [15]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[11]~55 .lut_mask = 16'hACA0;
defparam \u_BUS|WDATA_S2[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N2
cycloneive_lcell_comb \u_BUS|WDATA_S1[11]~13 (
// Equation(s):
// \u_BUS|WDATA_S1[11]~13_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[11]~55_combout )

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_BUS|WDATA_S2[11]~55_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[11]~13 .lut_mask = 16'hAA00;
defparam \u_BUS|WDATA_S1[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N18
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[12]~16 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[12]~16_combout  = (\Master_0|ATCONV_inst|max_value [12] & (\Master_0|ATCONV_inst|round_up_value[11]~15  $ (GND))) # (!\Master_0|ATCONV_inst|max_value [12] & (!\Master_0|ATCONV_inst|round_up_value[11]~15  & VCC))
// \Master_0|ATCONV_inst|round_up_value[12]~17  = CARRY((\Master_0|ATCONV_inst|max_value [12] & !\Master_0|ATCONV_inst|round_up_value[11]~15 ))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|max_value [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[11]~15 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[12]~16_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[12]~17 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[12]~16 .lut_mask = 16'hC30C;
defparam \Master_0|ATCONV_inst|round_up_value[12]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N20
cycloneive_lcell_comb \u_BUS|WDATA_S2[12]~56 (
// Equation(s):
// \u_BUS|WDATA_S2[12]~56_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|round_up_value[12]~16_combout )) # (!\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (((\Master_0|ATCONV_inst|LessThan5~4_combout  & 
// \Master_0|ATCONV_inst|conv_value_temp [16]))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|round_up_value[12]~16_combout ),
	.datac(\Master_0|ATCONV_inst|LessThan5~4_combout ),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [16]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[12]~56 .lut_mask = 16'hD888;
defparam \u_BUS|WDATA_S2[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N22
cycloneive_lcell_comb \u_BUS|WDATA_S1[12]~14 (
// Equation(s):
// \u_BUS|WDATA_S1[12]~14_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & \u_BUS|WDATA_S2[12]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_BUS|WDATA_S1[13]~0_combout ),
	.datad(\u_BUS|WDATA_S2[12]~56_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[12]~14 .lut_mask = 16'hF000;
defparam \u_BUS|WDATA_S1[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N26
cycloneive_lcell_comb \u_BUS|WDATA_S1[13]~15 (
// Equation(s):
// \u_BUS|WDATA_S1[13]~15_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & (!\Master_0|ATCONV_inst|conv_value_temp [19] & \Master_0|ATCONV_inst|conv_value_temp [17]))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [19]),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [17]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[13]~15 .lut_mask = 16'h2200;
defparam \u_BUS|WDATA_S1[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y39_N24
cycloneive_lcell_comb \u_BUS|WDATA_S1[14]~16 (
// Equation(s):
// \u_BUS|WDATA_S1[14]~16_combout  = (\u_BUS|WDATA_S1[13]~0_combout  & (!\Master_0|ATCONV_inst|conv_value_temp [19] & \Master_0|ATCONV_inst|conv_value_temp [18]))

	.dataa(\u_BUS|WDATA_S1[13]~0_combout ),
	.datab(\Master_0|ATCONV_inst|conv_value_temp [19]),
	.datac(gnd),
	.datad(\Master_0|ATCONV_inst|conv_value_temp [18]),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S1[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S1[14]~16 .lut_mask = 16'h2200;
defparam \u_BUS|WDATA_S1[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N12
cycloneive_lcell_comb \u_BUS|RVALID_S1~0 (
// Equation(s):
// \u_BUS|RVALID_S1~0_combout  = (\Master_0|ATCONV_inst|cur_state.CONV~q ) # ((!\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ) # (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(gnd),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|RVALID_S1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|RVALID_S1~0 .lut_mask = 16'hAFFF;
defparam \u_BUS|RVALID_S1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N16
cycloneive_lcell_comb \u_BUS|ADDR_S2[0]~16 (
// Equation(s):
// \u_BUS|ADDR_S2[0]~16_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[0]~6_combout ) # (\u_BUS|ADDR_S0[0]~8_combout ))))

	.dataa(\Master_0|ADDR_M[0]~6_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\u_BUS|ADDR_S0[0]~8_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[0]~16 .lut_mask = 16'hC800;
defparam \u_BUS|ADDR_S2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N22
cycloneive_lcell_comb \u_BUS|ADDR_S2[1]~22 (
// Equation(s):
// \u_BUS|ADDR_S2[1]~22_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ADDR_M[1]~10_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ADDR_M[1]~10_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[1]~22 .lut_mask = 16'h4000;
defparam \u_BUS|ADDR_S2[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N26
cycloneive_lcell_comb \u_BUS|ADDR_S2[2]~17 (
// Equation(s):
// \u_BUS|ADDR_S2[2]~17_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[2]~13_combout ) # (\u_BUS|ADDR_S0[2]~15_combout ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\u_BUS|WDATA_S1[13]~1_combout ),
	.datac(\Master_0|ADDR_M[2]~13_combout ),
	.datad(\u_BUS|ADDR_S0[2]~15_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[2]~17 .lut_mask = 16'h8880;
defparam \u_BUS|ADDR_S2[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N8
cycloneive_lcell_comb \u_BUS|ADDR_S2[3]~23 (
// Equation(s):
// \u_BUS|ADDR_S2[3]~23_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ADDR_M[3]~16_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ADDR_M[3]~16_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[3]~23 .lut_mask = 16'h4000;
defparam \u_BUS|ADDR_S2[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N20
cycloneive_lcell_comb \u_BUS|ADDR_S2[4]~18 (
// Equation(s):
// \u_BUS|ADDR_S2[4]~18_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S1[13]~1_combout  & ((\Master_0|ADDR_M[4]~19_combout ) # (\u_BUS|ADDR_S0[4]~22_combout ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ADDR_M[4]~19_combout ),
	.datac(\u_BUS|ADDR_S0[4]~22_combout ),
	.datad(\u_BUS|WDATA_S1[13]~1_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[4]~18 .lut_mask = 16'hA800;
defparam \u_BUS|ADDR_S2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N10
cycloneive_lcell_comb \u_BUS|ADDR_S2[5]~19 (
// Equation(s):
// \u_BUS|ADDR_S2[5]~19_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[5]~25_combout ) # (\Master_0|ADDR_M[5]~22_combout ))))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\u_BUS|ADDR_S0[5]~25_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ADDR_M[5]~22_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[5]~19 .lut_mask = 16'hA080;
defparam \u_BUS|ADDR_S2[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y43_N6
cycloneive_lcell_comb \u_BUS|ADDR_S2[6]~20 (
// Equation(s):
// \u_BUS|ADDR_S2[6]~20_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S1[13]~1_combout  & ((\u_BUS|ADDR_S0[6]~29_combout ) # (\Master_0|ADDR_M[6]~24_combout ))))

	.dataa(\u_BUS|ADDR_S0[6]~29_combout ),
	.datab(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datac(\u_BUS|WDATA_S1[13]~1_combout ),
	.datad(\Master_0|ADDR_M[6]~24_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[6]~20 .lut_mask = 16'hC080;
defparam \u_BUS|ADDR_S2[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N26
cycloneive_lcell_comb \u_BUS|ADDR_S2[7]~24 (
// Equation(s):
// \u_BUS|ADDR_S2[7]~24_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ADDR_M[7]~27_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ADDR_M[7]~27_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[7]~24 .lut_mask = 16'h4000;
defparam \u_BUS|ADDR_S2[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y40_N10
cycloneive_lcell_comb \u_BUS|ADDR_S2[8]~21 (
// Equation(s):
// \u_BUS|ADDR_S2[8]~21_combout  = (\u_BUS|WDATA_S1[13]~1_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & ((\u_BUS|ADDR_S0[8]~37_combout ) # (\Master_0|ADDR_M[8]~30_combout ))))

	.dataa(\u_BUS|WDATA_S1[13]~1_combout ),
	.datab(\u_BUS|ADDR_S0[8]~37_combout ),
	.datac(\Master_0|ADDR_M[8]~30_combout ),
	.datad(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[8]~21 .lut_mask = 16'hA800;
defparam \u_BUS|ADDR_S2[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N24
cycloneive_lcell_comb \u_BUS|ADDR_S2[9]~25 (
// Equation(s):
// \u_BUS|ADDR_S2[9]~25_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ADDR_M[9]~34_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\Master_0|ADDR_M[9]~34_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S2[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S2[9]~25 .lut_mask = 16'h4000;
defparam \u_BUS|ADDR_S2[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N4
cycloneive_lcell_comb \u_BUS|WDATA_S2[4]~57 (
// Equation(s):
// \u_BUS|WDATA_S2[4]~57_combout  = (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \u_BUS|WDATA_S2[4]~48_combout )))

	.dataa(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S2[4]~48_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[4]~57 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N14
cycloneive_lcell_comb \u_BUS|WDATA_S2[5]~58 (
// Equation(s):
// \u_BUS|WDATA_S2[5]~58_combout  = (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \u_BUS|WDATA_S2[5]~49_combout )))

	.dataa(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S2[5]~49_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[5]~58 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N18
cycloneive_lcell_comb \u_BUS|WDATA_S2[6]~59 (
// Equation(s):
// \u_BUS|WDATA_S2[6]~59_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\u_BUS|WDATA_S2[6]~50_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\u_BUS|WDATA_S2[6]~50_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[6]~59 .lut_mask = 16'h4000;
defparam \u_BUS|WDATA_S2[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[7]~60 (
// Equation(s):
// \u_BUS|WDATA_S2[7]~60_combout  = (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\u_BUS|WDATA_S2[7]~51_combout  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datab(\u_BUS|WDATA_S2[7]~51_combout ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[7]~60 .lut_mask = 16'h4000;
defparam \u_BUS|WDATA_S2[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N28
cycloneive_lcell_comb \u_BUS|WDATA_S2[8]~61 (
// Equation(s):
// \u_BUS|WDATA_S2[8]~61_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\u_BUS|WDATA_S2[8]~52_combout  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\u_BUS|WDATA_S2[8]~52_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[8]~61 .lut_mask = 16'h0800;
defparam \u_BUS|WDATA_S2[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N8
cycloneive_lcell_comb \u_BUS|WDATA_S2[9]~62 (
// Equation(s):
// \u_BUS|WDATA_S2[9]~62_combout  = (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \u_BUS|WDATA_S2[9]~53_combout )))

	.dataa(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S2[9]~53_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[9]~62 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N4
cycloneive_lcell_comb \u_BUS|WDATA_S2[10]~63 (
// Equation(s):
// \u_BUS|WDATA_S2[10]~63_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & \u_BUS|WDATA_S2[10]~54_combout )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datad(\u_BUS|WDATA_S2[10]~54_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[10]~63 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y43_N10
cycloneive_lcell_comb \u_BUS|WDATA_S2[11]~64 (
// Equation(s):
// \u_BUS|WDATA_S2[11]~64_combout  = (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \u_BUS|WDATA_S2[11]~55_combout )))

	.dataa(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\u_BUS|WDATA_S2[11]~55_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[11]~64 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y43_N18
cycloneive_lcell_comb \u_BUS|WDATA_S2[12]~65 (
// Equation(s):
// \u_BUS|WDATA_S2[12]~65_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & \u_BUS|WDATA_S2[12]~56_combout )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datad(\u_BUS|WDATA_S2[12]~56_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[12]~65 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N20
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[13]~18 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[13]~18_combout  = (\Master_0|ATCONV_inst|max_value [13] & (!\Master_0|ATCONV_inst|round_up_value[12]~17 )) # (!\Master_0|ATCONV_inst|max_value [13] & ((\Master_0|ATCONV_inst|round_up_value[12]~17 ) # (GND)))
// \Master_0|ATCONV_inst|round_up_value[13]~19  = CARRY((!\Master_0|ATCONV_inst|round_up_value[12]~17 ) # (!\Master_0|ATCONV_inst|max_value [13]))

	.dataa(gnd),
	.datab(\Master_0|ATCONV_inst|max_value [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[12]~17 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[13]~18_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[13]~19 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[13]~18 .lut_mask = 16'h3C3F;
defparam \Master_0|ATCONV_inst|round_up_value[13]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N26
cycloneive_lcell_comb \u_BUS|WDATA_S2[13]~66 (
// Equation(s):
// \u_BUS|WDATA_S2[13]~66_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|round_up_value[13]~18_combout )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|round_up_value[13]~18_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[13]~66 .lut_mask = 16'h0800;
defparam \u_BUS|WDATA_S2[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N22
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[14]~20 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[14]~20_combout  = (\Master_0|ATCONV_inst|max_value [14] & (\Master_0|ATCONV_inst|round_up_value[13]~19  $ (GND))) # (!\Master_0|ATCONV_inst|max_value [14] & (!\Master_0|ATCONV_inst|round_up_value[13]~19  & VCC))
// \Master_0|ATCONV_inst|round_up_value[14]~21  = CARRY((\Master_0|ATCONV_inst|max_value [14] & !\Master_0|ATCONV_inst|round_up_value[13]~19 ))

	.dataa(\Master_0|ATCONV_inst|max_value [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Master_0|ATCONV_inst|round_up_value[13]~19 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[14]~20_combout ),
	.cout(\Master_0|ATCONV_inst|round_up_value[14]~21 ));
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[14]~20 .lut_mask = 16'hA50A;
defparam \Master_0|ATCONV_inst|round_up_value[14]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N0
cycloneive_lcell_comb \u_BUS|WDATA_S2[14]~67 (
// Equation(s):
// \u_BUS|WDATA_S2[14]~67_combout  = (\Master_0|ATCONV_inst|round_up_value[14]~20_combout  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & \Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|round_up_value[14]~20_combout ),
	.datab(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datac(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[14]~67 .lut_mask = 16'h2000;
defparam \u_BUS|WDATA_S2[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N24
cycloneive_lcell_comb \Master_0|ATCONV_inst|round_up_value[15]~22 (
// Equation(s):
// \Master_0|ATCONV_inst|round_up_value[15]~22_combout  = \Master_0|ATCONV_inst|max_value [15] $ (\Master_0|ATCONV_inst|round_up_value[14]~21 )

	.dataa(\Master_0|ATCONV_inst|max_value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Master_0|ATCONV_inst|round_up_value[14]~21 ),
	.combout(\Master_0|ATCONV_inst|round_up_value[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Master_0|ATCONV_inst|round_up_value[15]~22 .lut_mask = 16'h5A5A;
defparam \Master_0|ATCONV_inst|round_up_value[15]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y43_N30
cycloneive_lcell_comb \u_BUS|WDATA_S2[15]~68 (
// Equation(s):
// \u_BUS|WDATA_S2[15]~68_combout  = (\Master_0|ATCONV_inst|layer0_ceb~0_combout  & (\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q  & (!\Master_0|ATCONV_inst|cur_state.CONV~q  & \Master_0|ATCONV_inst|round_up_value[15]~22_combout )))

	.dataa(\Master_0|ATCONV_inst|layer0_ceb~0_combout ),
	.datab(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|round_up_value[15]~22_combout ),
	.cin(gnd),
	.combout(\u_BUS|WDATA_S2[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|WDATA_S2[15]~68 .lut_mask = 16'h0800;
defparam \u_BUS|WDATA_S2[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y41_N14
cycloneive_lcell_comb \Slave_2|SRAM_ceb~2 (
// Equation(s):
// \Slave_2|SRAM_ceb~2_combout  = (\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q  & (\u_BUS|WDATA_S1[13]~1_combout  & (!\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q  & !\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q )))

	.dataa(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_1~q ),
	.datab(\u_BUS|WDATA_S1[13]~1_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.MAX_POOLING~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.WRITE_DATA_0~q ),
	.cin(gnd),
	.combout(\Slave_2|SRAM_ceb~2_combout ),
	.cout());
// synopsys translate_off
defparam \Slave_2|SRAM_ceb~2 .lut_mask = 16'h0008;
defparam \Slave_2|SRAM_ceb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y40_N10
cycloneive_lcell_comb \u_BUS|ADDR_S0[1]~50 (
// Equation(s):
// \u_BUS|ADDR_S0[1]~50_combout  = (\u_BUS|ADDR_S0[1]~10_combout  & (((\Master_0|ATCONV_inst|cur_state.CONV~q ) # (!\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q )))) # (!\u_BUS|ADDR_S0[1]~10_combout  & (\u_BUS|ADDR_S0[1]~12_combout  & 
// ((\Master_0|ATCONV_inst|cur_state.CONV~q ) # (!\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ))))

	.dataa(\u_BUS|ADDR_S0[1]~10_combout ),
	.datab(\u_BUS|ADDR_S0[1]~12_combout ),
	.datac(\Master_0|ATCONV_inst|cur_state.CONV~q ),
	.datad(\Master_0|ATCONV_inst|cur_state.READ_DATA_0~q ),
	.cin(gnd),
	.combout(\u_BUS|ADDR_S0[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_BUS|ADDR_S0[1]~50 .lut_mask = 16'hE0EE;
defparam \u_BUS|ADDR_S0[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

assign done = \done~output_o ;

assign SRAM_A_L0[0] = \SRAM_A_L0[0]~output_o ;

assign SRAM_A_L0[1] = \SRAM_A_L0[1]~output_o ;

assign SRAM_A_L0[2] = \SRAM_A_L0[2]~output_o ;

assign SRAM_A_L0[3] = \SRAM_A_L0[3]~output_o ;

assign SRAM_A_L0[4] = \SRAM_A_L0[4]~output_o ;

assign SRAM_A_L0[5] = \SRAM_A_L0[5]~output_o ;

assign SRAM_A_L0[6] = \SRAM_A_L0[6]~output_o ;

assign SRAM_A_L0[7] = \SRAM_A_L0[7]~output_o ;

assign SRAM_A_L0[8] = \SRAM_A_L0[8]~output_o ;

assign SRAM_A_L0[9] = \SRAM_A_L0[9]~output_o ;

assign SRAM_A_L0[10] = \SRAM_A_L0[10]~output_o ;

assign SRAM_A_L0[11] = \SRAM_A_L0[11]~output_o ;

assign SRAM_D_L0[0] = \SRAM_D_L0[0]~output_o ;

assign SRAM_D_L0[1] = \SRAM_D_L0[1]~output_o ;

assign SRAM_D_L0[2] = \SRAM_D_L0[2]~output_o ;

assign SRAM_D_L0[3] = \SRAM_D_L0[3]~output_o ;

assign SRAM_D_L0[4] = \SRAM_D_L0[4]~output_o ;

assign SRAM_D_L0[5] = \SRAM_D_L0[5]~output_o ;

assign SRAM_D_L0[6] = \SRAM_D_L0[6]~output_o ;

assign SRAM_D_L0[7] = \SRAM_D_L0[7]~output_o ;

assign SRAM_D_L0[8] = \SRAM_D_L0[8]~output_o ;

assign SRAM_D_L0[9] = \SRAM_D_L0[9]~output_o ;

assign SRAM_D_L0[10] = \SRAM_D_L0[10]~output_o ;

assign SRAM_D_L0[11] = \SRAM_D_L0[11]~output_o ;

assign SRAM_D_L0[12] = \SRAM_D_L0[12]~output_o ;

assign SRAM_D_L0[13] = \SRAM_D_L0[13]~output_o ;

assign SRAM_D_L0[14] = \SRAM_D_L0[14]~output_o ;

assign SRAM_D_L0[15] = \SRAM_D_L0[15]~output_o ;

assign SRAM_ceb_L0 = \SRAM_ceb_L0~output_o ;

assign SRAM_web_L0 = \SRAM_web_L0~output_o ;

assign SRAM_A_L1[0] = \SRAM_A_L1[0]~output_o ;

assign SRAM_A_L1[1] = \SRAM_A_L1[1]~output_o ;

assign SRAM_A_L1[2] = \SRAM_A_L1[2]~output_o ;

assign SRAM_A_L1[3] = \SRAM_A_L1[3]~output_o ;

assign SRAM_A_L1[4] = \SRAM_A_L1[4]~output_o ;

assign SRAM_A_L1[5] = \SRAM_A_L1[5]~output_o ;

assign SRAM_A_L1[6] = \SRAM_A_L1[6]~output_o ;

assign SRAM_A_L1[7] = \SRAM_A_L1[7]~output_o ;

assign SRAM_A_L1[8] = \SRAM_A_L1[8]~output_o ;

assign SRAM_A_L1[9] = \SRAM_A_L1[9]~output_o ;

assign SRAM_A_L1[10] = \SRAM_A_L1[10]~output_o ;

assign SRAM_A_L1[11] = \SRAM_A_L1[11]~output_o ;

assign SRAM_D_L1[0] = \SRAM_D_L1[0]~output_o ;

assign SRAM_D_L1[1] = \SRAM_D_L1[1]~output_o ;

assign SRAM_D_L1[2] = \SRAM_D_L1[2]~output_o ;

assign SRAM_D_L1[3] = \SRAM_D_L1[3]~output_o ;

assign SRAM_D_L1[4] = \SRAM_D_L1[4]~output_o ;

assign SRAM_D_L1[5] = \SRAM_D_L1[5]~output_o ;

assign SRAM_D_L1[6] = \SRAM_D_L1[6]~output_o ;

assign SRAM_D_L1[7] = \SRAM_D_L1[7]~output_o ;

assign SRAM_D_L1[8] = \SRAM_D_L1[8]~output_o ;

assign SRAM_D_L1[9] = \SRAM_D_L1[9]~output_o ;

assign SRAM_D_L1[10] = \SRAM_D_L1[10]~output_o ;

assign SRAM_D_L1[11] = \SRAM_D_L1[11]~output_o ;

assign SRAM_D_L1[12] = \SRAM_D_L1[12]~output_o ;

assign SRAM_D_L1[13] = \SRAM_D_L1[13]~output_o ;

assign SRAM_D_L1[14] = \SRAM_D_L1[14]~output_o ;

assign SRAM_D_L1[15] = \SRAM_D_L1[15]~output_o ;

assign SRAM_ceb_L1 = \SRAM_ceb_L1~output_o ;

assign SRAM_web_L1 = \SRAM_web_L1~output_o ;

assign ROM_A_IMG[0] = \ROM_A_IMG[0]~output_o ;

assign ROM_A_IMG[1] = \ROM_A_IMG[1]~output_o ;

assign ROM_A_IMG[2] = \ROM_A_IMG[2]~output_o ;

assign ROM_A_IMG[3] = \ROM_A_IMG[3]~output_o ;

assign ROM_A_IMG[4] = \ROM_A_IMG[4]~output_o ;

assign ROM_A_IMG[5] = \ROM_A_IMG[5]~output_o ;

assign ROM_A_IMG[6] = \ROM_A_IMG[6]~output_o ;

assign ROM_A_IMG[7] = \ROM_A_IMG[7]~output_o ;

assign ROM_A_IMG[8] = \ROM_A_IMG[8]~output_o ;

assign ROM_A_IMG[9] = \ROM_A_IMG[9]~output_o ;

assign ROM_A_IMG[10] = \ROM_A_IMG[10]~output_o ;

assign ROM_A_IMG[11] = \ROM_A_IMG[11]~output_o ;

assign ROM_rd_IMG = \ROM_rd_IMG~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
