DECL|BDWP|member|uint8_t BDWP:1; /*!< bit: 4 Bypass DATABUF Write Protection */
DECL|CTRLA|member|__IO DAC_CTRLA_Type CTRLA; /**< \brief Offset: 0x0 (R/W 8) Control A */
DECL|CTRLB|member|__IO DAC_CTRLB_Type CTRLB; /**< \brief Offset: 0x1 (R/W 8) Control B */
DECL|DAC_CTRLA_ENABLE_Pos|macro|DAC_CTRLA_ENABLE_Pos
DECL|DAC_CTRLA_ENABLE|macro|DAC_CTRLA_ENABLE
DECL|DAC_CTRLA_MASK|macro|DAC_CTRLA_MASK
DECL|DAC_CTRLA_OFFSET|macro|DAC_CTRLA_OFFSET
DECL|DAC_CTRLA_RESETVALUE|macro|DAC_CTRLA_RESETVALUE
DECL|DAC_CTRLA_RUNSTDBY_Pos|macro|DAC_CTRLA_RUNSTDBY_Pos
DECL|DAC_CTRLA_RUNSTDBY|macro|DAC_CTRLA_RUNSTDBY
DECL|DAC_CTRLA_SWRST_Pos|macro|DAC_CTRLA_SWRST_Pos
DECL|DAC_CTRLA_SWRST|macro|DAC_CTRLA_SWRST
DECL|DAC_CTRLA_Type|typedef|} DAC_CTRLA_Type;
DECL|DAC_CTRLB_BDWP_Pos|macro|DAC_CTRLB_BDWP_Pos
DECL|DAC_CTRLB_BDWP|macro|DAC_CTRLB_BDWP
DECL|DAC_CTRLB_EOEN_Pos|macro|DAC_CTRLB_EOEN_Pos
DECL|DAC_CTRLB_EOEN|macro|DAC_CTRLB_EOEN
DECL|DAC_CTRLB_IOEN_Pos|macro|DAC_CTRLB_IOEN_Pos
DECL|DAC_CTRLB_IOEN|macro|DAC_CTRLB_IOEN
DECL|DAC_CTRLB_LEFTADJ_Pos|macro|DAC_CTRLB_LEFTADJ_Pos
DECL|DAC_CTRLB_LEFTADJ|macro|DAC_CTRLB_LEFTADJ
DECL|DAC_CTRLB_MASK|macro|DAC_CTRLB_MASK
DECL|DAC_CTRLB_OFFSET|macro|DAC_CTRLB_OFFSET
DECL|DAC_CTRLB_REFSEL_AVCC_Val|macro|DAC_CTRLB_REFSEL_AVCC_Val
DECL|DAC_CTRLB_REFSEL_AVCC|macro|DAC_CTRLB_REFSEL_AVCC
DECL|DAC_CTRLB_REFSEL_INT1V_Val|macro|DAC_CTRLB_REFSEL_INT1V_Val
DECL|DAC_CTRLB_REFSEL_INT1V|macro|DAC_CTRLB_REFSEL_INT1V
DECL|DAC_CTRLB_REFSEL_Msk|macro|DAC_CTRLB_REFSEL_Msk
DECL|DAC_CTRLB_REFSEL_Pos|macro|DAC_CTRLB_REFSEL_Pos
DECL|DAC_CTRLB_REFSEL_VREFP_Val|macro|DAC_CTRLB_REFSEL_VREFP_Val
DECL|DAC_CTRLB_REFSEL_VREFP|macro|DAC_CTRLB_REFSEL_VREFP
DECL|DAC_CTRLB_REFSEL|macro|DAC_CTRLB_REFSEL
DECL|DAC_CTRLB_RESETVALUE|macro|DAC_CTRLB_RESETVALUE
DECL|DAC_CTRLB_Type|typedef|} DAC_CTRLB_Type;
DECL|DAC_CTRLB_VPD_Pos|macro|DAC_CTRLB_VPD_Pos
DECL|DAC_CTRLB_VPD|macro|DAC_CTRLB_VPD
DECL|DAC_DATABUF_DATABUF_Msk|macro|DAC_DATABUF_DATABUF_Msk
DECL|DAC_DATABUF_DATABUF_Pos|macro|DAC_DATABUF_DATABUF_Pos
DECL|DAC_DATABUF_DATABUF|macro|DAC_DATABUF_DATABUF
DECL|DAC_DATABUF_MASK|macro|DAC_DATABUF_MASK
DECL|DAC_DATABUF_OFFSET|macro|DAC_DATABUF_OFFSET
DECL|DAC_DATABUF_RESETVALUE|macro|DAC_DATABUF_RESETVALUE
DECL|DAC_DATABUF_Type|typedef|} DAC_DATABUF_Type;
DECL|DAC_DATA_DATA_Msk|macro|DAC_DATA_DATA_Msk
DECL|DAC_DATA_DATA_Pos|macro|DAC_DATA_DATA_Pos
DECL|DAC_DATA_DATA|macro|DAC_DATA_DATA
DECL|DAC_DATA_MASK|macro|DAC_DATA_MASK
DECL|DAC_DATA_OFFSET|macro|DAC_DATA_OFFSET
DECL|DAC_DATA_RESETVALUE|macro|DAC_DATA_RESETVALUE
DECL|DAC_DATA_Type|typedef|} DAC_DATA_Type;
DECL|DAC_EVCTRL_EMPTYEO_Pos|macro|DAC_EVCTRL_EMPTYEO_Pos
DECL|DAC_EVCTRL_EMPTYEO|macro|DAC_EVCTRL_EMPTYEO
DECL|DAC_EVCTRL_MASK|macro|DAC_EVCTRL_MASK
DECL|DAC_EVCTRL_OFFSET|macro|DAC_EVCTRL_OFFSET
DECL|DAC_EVCTRL_RESETVALUE|macro|DAC_EVCTRL_RESETVALUE
DECL|DAC_EVCTRL_STARTEI_Pos|macro|DAC_EVCTRL_STARTEI_Pos
DECL|DAC_EVCTRL_STARTEI|macro|DAC_EVCTRL_STARTEI
DECL|DAC_EVCTRL_Type|typedef|} DAC_EVCTRL_Type;
DECL|DAC_INTENCLR_EMPTY_Pos|macro|DAC_INTENCLR_EMPTY_Pos
DECL|DAC_INTENCLR_EMPTY|macro|DAC_INTENCLR_EMPTY
DECL|DAC_INTENCLR_MASK|macro|DAC_INTENCLR_MASK
DECL|DAC_INTENCLR_OFFSET|macro|DAC_INTENCLR_OFFSET
DECL|DAC_INTENCLR_RESETVALUE|macro|DAC_INTENCLR_RESETVALUE
DECL|DAC_INTENCLR_SYNCRDY_Pos|macro|DAC_INTENCLR_SYNCRDY_Pos
DECL|DAC_INTENCLR_SYNCRDY|macro|DAC_INTENCLR_SYNCRDY
DECL|DAC_INTENCLR_Type|typedef|} DAC_INTENCLR_Type;
DECL|DAC_INTENCLR_UNDERRUN_Pos|macro|DAC_INTENCLR_UNDERRUN_Pos
DECL|DAC_INTENCLR_UNDERRUN|macro|DAC_INTENCLR_UNDERRUN
DECL|DAC_INTENSET_EMPTY_Pos|macro|DAC_INTENSET_EMPTY_Pos
DECL|DAC_INTENSET_EMPTY|macro|DAC_INTENSET_EMPTY
DECL|DAC_INTENSET_MASK|macro|DAC_INTENSET_MASK
DECL|DAC_INTENSET_OFFSET|macro|DAC_INTENSET_OFFSET
DECL|DAC_INTENSET_RESETVALUE|macro|DAC_INTENSET_RESETVALUE
DECL|DAC_INTENSET_SYNCRDY_Pos|macro|DAC_INTENSET_SYNCRDY_Pos
DECL|DAC_INTENSET_SYNCRDY|macro|DAC_INTENSET_SYNCRDY
DECL|DAC_INTENSET_Type|typedef|} DAC_INTENSET_Type;
DECL|DAC_INTENSET_UNDERRUN_Pos|macro|DAC_INTENSET_UNDERRUN_Pos
DECL|DAC_INTENSET_UNDERRUN|macro|DAC_INTENSET_UNDERRUN
DECL|DAC_INTFLAG_EMPTY_Pos|macro|DAC_INTFLAG_EMPTY_Pos
DECL|DAC_INTFLAG_EMPTY|macro|DAC_INTFLAG_EMPTY
DECL|DAC_INTFLAG_MASK|macro|DAC_INTFLAG_MASK
DECL|DAC_INTFLAG_OFFSET|macro|DAC_INTFLAG_OFFSET
DECL|DAC_INTFLAG_RESETVALUE|macro|DAC_INTFLAG_RESETVALUE
DECL|DAC_INTFLAG_SYNCRDY_Pos|macro|DAC_INTFLAG_SYNCRDY_Pos
DECL|DAC_INTFLAG_SYNCRDY|macro|DAC_INTFLAG_SYNCRDY
DECL|DAC_INTFLAG_Type|typedef|} DAC_INTFLAG_Type;
DECL|DAC_INTFLAG_UNDERRUN_Pos|macro|DAC_INTFLAG_UNDERRUN_Pos
DECL|DAC_INTFLAG_UNDERRUN|macro|DAC_INTFLAG_UNDERRUN
DECL|DAC_STATUS_MASK|macro|DAC_STATUS_MASK
DECL|DAC_STATUS_OFFSET|macro|DAC_STATUS_OFFSET
DECL|DAC_STATUS_RESETVALUE|macro|DAC_STATUS_RESETVALUE
DECL|DAC_STATUS_SYNCBUSY_Pos|macro|DAC_STATUS_SYNCBUSY_Pos
DECL|DAC_STATUS_SYNCBUSY|macro|DAC_STATUS_SYNCBUSY
DECL|DAC_STATUS_Type|typedef|} DAC_STATUS_Type;
DECL|DAC_U2214|macro|DAC_U2214
DECL|DATABUF|member|__IO DAC_DATABUF_Type DATABUF; /**< \brief Offset: 0xC (R/W 16) Data Buffer */
DECL|DATABUF|member|uint16_t DATABUF:16; /*!< bit: 0..15 Data Buffer */
DECL|DATA|member|__IO DAC_DATA_Type DATA; /**< \brief Offset: 0x8 (R/W 16) Data */
DECL|DATA|member|uint16_t DATA:16; /*!< bit: 0..15 Data value to be converted */
DECL|Dac|typedef|} Dac;
DECL|EMPTYEO|member|uint8_t EMPTYEO:1; /*!< bit: 1 Data Buffer Empty Event Output */
DECL|EMPTY|member|__I uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty */
DECL|EMPTY|member|uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty Interrupt Enable */
DECL|EMPTY|member|uint8_t EMPTY:1; /*!< bit: 1 Data Buffer Empty Interrupt Enable */
DECL|ENABLE|member|uint8_t ENABLE:1; /*!< bit: 1 Enable */
DECL|EOEN|member|uint8_t EOEN:1; /*!< bit: 0 External Output Enable */
DECL|EVCTRL|member|__IO DAC_EVCTRL_Type EVCTRL; /**< \brief Offset: 0x2 (R/W 8) Event Control */
DECL|INTENCLR|member|__IO DAC_INTENCLR_Type INTENCLR; /**< \brief Offset: 0x4 (R/W 8) Interrupt Enable Clear */
DECL|INTENSET|member|__IO DAC_INTENSET_Type INTENSET; /**< \brief Offset: 0x5 (R/W 8) Interrupt Enable Set */
DECL|INTFLAG|member|__IO DAC_INTFLAG_Type INTFLAG; /**< \brief Offset: 0x6 (R/W 8) Interrupt Flag Status and Clear */
DECL|IOEN|member|uint8_t IOEN:1; /*!< bit: 1 Internal Output Enable */
DECL|LEFTADJ|member|uint8_t LEFTADJ:1; /*!< bit: 2 Left Adjusted Data */
DECL|REFSEL|member|uint8_t REFSEL:2; /*!< bit: 6.. 7 Reference Selection */
DECL|REV_DAC|macro|REV_DAC
DECL|RUNSTDBY|member|uint8_t RUNSTDBY:1; /*!< bit: 2 Run in Standby */
DECL|Reserved1|member|RoReg8 Reserved1[0x1];
DECL|Reserved2|member|RoReg8 Reserved2[0x2];
DECL|STARTEI|member|uint8_t STARTEI:1; /*!< bit: 0 Start Conversion Event Input */
DECL|STATUS|member|__I DAC_STATUS_Type STATUS; /**< \brief Offset: 0x7 (R/ 8) Status */
DECL|SWRST|member|uint8_t SWRST:1; /*!< bit: 0 Software Reset */
DECL|SYNCBUSY|member|uint8_t SYNCBUSY:1; /*!< bit: 7 Synchronization Busy Status */
DECL|SYNCRDY|member|__I uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready */
DECL|SYNCRDY|member|uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready Interrupt Enable */
DECL|SYNCRDY|member|uint8_t SYNCRDY:1; /*!< bit: 2 Synchronization Ready Interrupt Enable */
DECL|UNDERRUN|member|__I uint8_t UNDERRUN:1; /*!< bit: 0 Underrun */
DECL|UNDERRUN|member|uint8_t UNDERRUN:1; /*!< bit: 0 Underrun Interrupt Enable */
DECL|UNDERRUN|member|uint8_t UNDERRUN:1; /*!< bit: 0 Underrun Interrupt Enable */
DECL|VPD|member|uint8_t VPD:1; /*!< bit: 3 Voltage Pump Disable */
DECL|_SAMD21_DAC_COMPONENT_|macro|_SAMD21_DAC_COMPONENT_
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|bit|member|} bit; /*!< Structure used for bit access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint16_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|reg|member|uint8_t reg; /*!< Type used for register access */
DECL|uint8_t|member|__I uint8_t :5; /*!< bit: 3.. 7 Reserved */
DECL|uint8_t|member|uint8_t :1; /*!< bit: 5 Reserved */
DECL|uint8_t|member|uint8_t :5; /*!< bit: 3.. 7 Reserved */
DECL|uint8_t|member|uint8_t :5; /*!< bit: 3.. 7 Reserved */
DECL|uint8_t|member|uint8_t :5; /*!< bit: 3.. 7 Reserved */
DECL|uint8_t|member|uint8_t :6; /*!< bit: 2.. 7 Reserved */
DECL|uint8_t|member|uint8_t :7; /*!< bit: 0.. 6 Reserved */
