## Languages [TR](#-tÃ¼rkÃ§e) | [EN](#-english)

 ## ğŸ‡¬ğŸ‡§ English
 
# FPGA-Based UART Design (VHDL)

This repository contains a fully synthesizable UART (Universal Asynchronous
Receiver/Transmitter) implementation written in VHDL. The design includes
independent transmitter (TX) and receiver (RX) modules, along with a top-level
integration module supporting internal loopback for verification.

The project is verified using self-checking testbenches and RTL simulation.

![UART Loopback Waveform](docs/uart_top_wf.png)

## Project Structure

FPGA-Based-UART-Design/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ uart_tx.vhd      -- UART transmitter (FSM-based)
â”‚   â”œâ”€â”€ uart_rx.vhd      -- UART receiver with input synchronization
â”‚   â””â”€â”€ uart_top.vhd     -- Top-level integration with optional loopback
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_uart_tx.vhd   -- Self-checking TX testbench
â”‚   â”œâ”€â”€ tb_uart_rx.vhd   -- RX testbench (good frame & frame error cases)
â”‚   â””â”€â”€ tb_uart_top.vhd  -- End-to-end loopback verification
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ *.png            -- Simulation waveform screenshots
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore

## Design Overview

- Standard UART frame format (8 data bits, no parity, 1 stop bit)
- Configurable baud rate via generics
- FSM-based TX and RX architectures
- RX input synchronized using double flip-flop technique
- Active-low synchronous reset

## UART Transmitter (uart_tx)

- Accepts data using a one-clock-cycle `tx_valid` handshake
- Indicates availability through `tx_ready`
- Generates start bit, data bits (LSB first), and stop bit
- Baud-rate timing derived from system clock using a counter

## UART Receiver (uart_rx)

- Asynchronous RX input synchronized using a 2-FF synchronizer
- Start bit detection with half-bit confirmation
- Mid-bit sampling for data bits
- Stop bit validation with frame error detection
- Outputs received byte with a one-clock-cycle `rx_valid` pulse

## Top-Level Integration (uart_top)

- Integrates TX and RX modules
- Optional internal loopback (TXD â†’ RXD) enabled via generic
- Suitable for both standalone simulation and FPGA integration

## Verification Strategy

All modules are verified using self-checking testbenches:

- TX testbench verifies bit timing, start/stop bits, and data integrity
- RX testbench verifies correct reception and frame error detection
- Top-level testbench verifies end-to-end UART communication using internal loopback

Simulation waveforms are provided in the `docs/` directory.

## Tools

- Language: VHDL
- Simulator: Vivado Simulator (or any compatible VHDL simulator)

## Usage

1. Clone the repository
2. Run the desired testbench under the `tb/` directory
3. Observe assertions and waveform outputs for verification

----------------------------------------------------------------------------------------------
## UART Protocol Overview
![UART Frame Format](docs/uart_frame.png)
----------------------------------------------------------------------------------------------

 ## ğŸ‡¹ğŸ‡· TÃ¼rkÃ§e
 
 # FPGA TabanlÄ± UART TasarÄ±mÄ± (VHDL)

Bu repo, VHDL kullanÄ±larak geliÅŸtirilmiÅŸ tam sentezlenebilir bir
UART (Universal Asynchronous Receiver/Transmitter) tasarÄ±mÄ±nÄ± iÃ§erir.
TasarÄ±m; baÄŸÄ±msÄ±z verici (TX), alÄ±cÄ± (RX) modÃ¼lleri ve dahili loopback
destekli Ã¼st seviye entegrasyon modÃ¼lÃ¼nden oluÅŸur.

Proje, kendi kendini doÄŸrulayan (self-checking) testbenchâ€™ler ile
RTL seviyesinde test edilmiÅŸtir.

## Proje YapÄ±sÄ±

FPGA-Based-UART-Design/
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ uart_tx.vhd      -- FSM tabanlÄ± UART verici
â”‚   â”œâ”€â”€ uart_rx.vhd      -- GiriÅŸ senkronizasyonlu UART alÄ±cÄ±
â”‚   â””â”€â”€ uart_top.vhd     -- Opsiyonel loopback iÃ§eren Ã¼st seviye modÃ¼l
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_uart_tx.vhd   -- TX iÃ§in self-checking testbench
â”‚   â”œâ”€â”€ tb_uart_rx.vhd   -- RX doÄŸrulama ve frame error testleri
â”‚   â””â”€â”€ tb_uart_top.vhd  -- UÃ§tan uca loopback doÄŸrulamasÄ±
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ *.png            -- SimÃ¼lasyon dalga formlarÄ±
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore

## TasarÄ±m Ã–zeti

- Standart UART Ã§erÃ§evesi (8 veri biti, parity yok, 1 stop biti)
- Generic parametreler ile ayarlanabilir baud hÄ±zÄ±
- TX ve RX iÃ§in FSM tabanlÄ± mimari
- RX hattÄ± iÃ§in Ã§ift flip-flop senkronizasyonu
- Aktif dÃ¼ÅŸÃ¼k senkron reset yapÄ±sÄ±

## UART Verici (uart_tx)

- `tx_valid` sinyali ile 1 clock geniÅŸliÄŸinde veri kabulÃ¼
- `tx_ready` ile vericinin hazÄ±r durumu
- Start biti, veri bitleri (LSB first) ve stop biti Ã¼retimi
- Sistem saatinden tÃ¼retilmiÅŸ baud zamanlamasÄ±

## UART AlÄ±cÄ± (uart_rx)

- Asenkron RX giriÅŸinin 2FF ile senkronizasyonu
- Start bit iÃ§in yarÄ±m-bit doÄŸrulamasÄ±
- Veri bitleri iÃ§in orta-bit Ã¶rnekleme
- Stop bit kontrolÃ¼ ve frame error tespiti
- AlÄ±nan byte iÃ§in 1 clockâ€™luk `rx_valid` darbesi

## Ãœst Seviye Entegrasyon (uart_top)

- TX ve RX modÃ¼llerinin entegrasyonu
- Generic ile kontrol edilen dahili loopback (TXD â†’ RXD)
- Hem simÃ¼lasyon hem FPGA entegrasyonu iÃ§in uygun yapÄ±

## DoÄŸrulama YaklaÅŸÄ±mÄ±

TÃ¼m modÃ¼ller self-checking testbenchâ€™ler ile test edilmiÅŸtir:

- TX testbench: bit zamanlamasÄ± ve veri bÃ¼tÃ¼nlÃ¼ÄŸÃ¼
- RX testbench: doÄŸru Ã§erÃ§eve ve stop bit hatasÄ± senaryolarÄ±
- Top-level testbench: uÃ§tan uca UART loopback doÄŸrulamasÄ±

SimÃ¼lasyon dalga formlarÄ± `docs/` klasÃ¶rÃ¼nde yer almaktadÄ±r.

## KullanÄ±lan AraÃ§lar

- Dil: VHDL
- SimÃ¼latÃ¶r: Vivado Simulator veya uyumlu VHDL simÃ¼latÃ¶rleri

## KullanÄ±m

1. Repoyu klonlayÄ±n
2. `tb/` altÄ±ndaki testbenchâ€™lerden birini Ã§alÄ±ÅŸtÄ±rÄ±n
3. Assertion mesajlarÄ± ve dalga formlarÄ±nÄ± inceleyin
