# 2110363-hw-syn-lab
Code written in Verilog during 2110363 HARDWARE SYNTHESIS LAB I course, Academic Year 2021, Chulalongkorn University (Aug - Dec 2021). 
Note that the code for Lab5 may be faulty/incomplete.
