# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:00 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(4): (vlog-2110) Illegal reference to memory "a".
# ** Error: array_name.v(4): Illegal LHS of assignment.
# ** Error: array_name.v(5): (vlog-2110) Illegal reference to memory "a".
# ** Error: array_name.v(5): Illegal LHS of assignment.
# ** Error: array_name.v(5): (vlog-2110) Illegal reference to memory "a".
# ** Error (suppressible): array_name.v(5): (vlog-2251) Illegal concatenation of unpacked value.
# ** Error: array_name.v(5): (vlog-2110) Illegal reference to memory "a".
# ** Error (suppressible): array_name.v(5): (vlog-2997) Cannot assign a packed type 'reg' to an unpacked type 'reg $[0:5]'.
# End time: 16:11:00 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:11:48 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(4): (vlog-2110) Illegal reference to memory "a".
# ** Error: array_name.v(4): Illegal LHS of assignment.
# End time: 16:11:48 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:09 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: (vlog-13069) array_name.v(4): near "{": syntax error, unexpected '{'.
# End time: 16:12:09 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:21 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: (vlog-13069) array_name.v(4): near "{": syntax error, unexpected '{'.
# End time: 16:12:21 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:44 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: (vlog-13016) array_name.v(4): near ",": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13016) array_name.v(4): near "1": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13016) array_name.v(4): near "2": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13016) array_name.v(4): near "3": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13016) array_name.v(4): near "4": syntax error, unexpected integer in foreach loop variable list.
# ** Error: (vlog-13016) array_name.v(4): near "5": syntax error, unexpected integer in foreach loop variable list.
# End time: 16:12:44 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:31 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(4): (vlog-2110) Illegal reference to memory "a".
# ** Error: array_name.v(4): Illegal LHS of assignment.
# End time: 16:13:31 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:43 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:13:43 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:13:43 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $display : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# ** Error (suppressible): (vsim-8323) $display : Argument number 3 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:14:10 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:14:10 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:13:43 on Mar 28,2025
# Loading work.tb
# a='{1769240929, x, x, x, x, x} a='{1769240929, x, x, x, x, x}
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:15:19 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:15:19 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:21 on Mar 28,2025, Elapsed time: 0:01:38
# Errors: 2, Warnings: 0
# vsim tb 
# Start time: 16:15:21 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $display : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:42 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:17:43 on Mar 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:15:21 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $display : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:41 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(4): (vlog-2110) Illegal reference to memory "a".
# ** Error: array_name.v(4): Illegal LHS of assignment.
# End time: 16:20:41 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:56 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:20:56 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:15:21 on Mar 28,2025
# Loading work.tb
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$string' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$string'
#    Time: 0 ps  Iteration: 0  Process: /tb/#INITIAL#3 File: array_name.v Line: 5
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:23 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:21:23 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:24 on Mar 28,2025, Elapsed time: 0:06:03
# Errors: 4, Warnings: 1
# vsim tb 
# Start time: 16:21:24 on Mar 28,2025
# Loading work.tb
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$string' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$string'
#    Time: 0 ps  Iteration: 0  Process: /tb/#INITIAL#3 File: array_name.v Line: 5
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:21:50 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:21:50 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:51 on Mar 28,2025, Elapsed time: 0:00:27
# Errors: 1, Warnings: 1
# vsim tb 
# Start time: 16:21:52 on Mar 28,2025
# Loading work.tb
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$string' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 5
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$string'
#    Time: 0 ps  Iteration: 0  Process: /tb/#INITIAL#3 File: array_name.v Line: 5
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:52 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(4): (vlog-2730) Undefined variable: 'i'.
# End time: 16:23:52 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:08 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:24:08 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:24:09 on Mar 28,2025, Elapsed time: 0:02:17
# Errors: 2, Warnings: 1
# vsim tb 
# Start time: 16:24:09 on Mar 28,2025
# Loading work.tb
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$string' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 9
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$string'
#    Time: 0 ps  Iteration: 0  Process: /tb/#INITIAL#4 File: array_name.v Line: 9
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:06 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:07 on Mar 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:27:07 on Mar 28,2025, Elapsed time: 0:02:58
# Errors: 1, Warnings: 1
# vsim tb 
# Start time: 16:27:07 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $write : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 9
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:38 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:38 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:27:07 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $write : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 9
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:30:13 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:30:13 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:27:07 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $write : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 9
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:30:35 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:30:35 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:27:07 on Mar 28,2025
# Loading work.tb
# GetModuleFileName: The specified module could not be found.
# 
# 
a='{1769240929, 1769240929, 1769240929, 1769240929, 1769240929, 1769240929}do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:31:29 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# ** Error: array_name.v(9): Illegal array access into "a"
# End time: 16:31:29 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog array_name.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:29 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:32:29 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:32:30 on Mar 28,2025, Elapsed time: 0:05:23
# Errors: 4, Warnings: 0
# vsim tb 
# Start time: 16:32:30 on Mar 28,2025
# Loading work.tb
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:01 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:35:01 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:35:02 on Mar 28,2025, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:35:02 on Mar 28,2025
# Loading work.tb
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
quit -sim
# End time: 16:35:25 on Mar 28,2025, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:27 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:35:27 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:35:27 on Mar 28,2025
# Loading work.tb
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:05 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:36:05 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:06 on Mar 28,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:36:06 on Mar 28,2025
# Loading work.tb
# ** Error (suppressible): (vsim-8323) $display : Argument number 2 is an unpacked type, and may only be printed with the '%p' format.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: array_name.v Line: 8
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:20 on Mar 28,2025
# vlog -reportprogress 300 array_name.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:36:20 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:36:06 on Mar 28,2025
# Loading work.tb
# a=x x x x x x x x x x x x x x x x x x x 1769240929
# a=x x x x x x x x x x x x x x x x x x 1769240929 1769240929
# a=x x x x x x x x x x x x x x x x x 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
# a=x 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929 1769240929
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:41 on Mar 28,2025
# vlog -reportprogress 300 t.v 
# ** Error: (vlog-7) Failed to open design unit file "t.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:38:41 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog t.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:39:07 on Mar 28,2025
# vlog -reportprogress 300 tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:39:07 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:39:08 on Mar 28,2025, Elapsed time: 0:03:02
# Errors: 2, Warnings: 0
# vsim tb 
# Start time: 16:39:08 on Mar 28,2025
# Loading sv_std.std
# Loading work.tb
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:06 on Mar 28,2025
# vlog -reportprogress 300 tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:40:06 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:40:07 on Mar 28,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:40:07 on Mar 28,2025
# Loading sv_std.std
# Loading work.tb
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
# a=itya
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:25 on Mar 28,2025
# vlog -reportprogress 300 tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:41:25 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:26 on Mar 28,2025, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:41:26 on Mar 28,2025
# Loading sv_std.std
# Loading work.tb
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
# a=
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:44 on Mar 28,2025
# vlog -reportprogress 300 tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:41:44 on Mar 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:45 on Mar 28,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:41:45 on Mar 28,2025
# Loading sv_std.std
# Loading work.tb
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
# a=aditya
