// Seed: 1417439492
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = (1);
  wire id_3;
  wire id_4;
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1[1'b0] = 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    input supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_3 (
    output wand id_0
    , id_6, id_7,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    output wand id_4
);
  module_0 modCall_1 (
      id_7,
      id_6
  );
  assign modCall_1.id_2 = 0;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  assign id_7 = 1;
endmodule
