<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030005346A1-20030102-D00000.TIF SYSTEM "US20030005346A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00001.TIF SYSTEM "US20030005346A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00002.TIF SYSTEM "US20030005346A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00003.TIF SYSTEM "US20030005346A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00004.TIF SYSTEM "US20030005346A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00005.TIF SYSTEM "US20030005346A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030005346A1-20030102-D00006.TIF SYSTEM "US20030005346A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030005346</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09946346</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010906</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G06F001/12</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>713</class>
<subclass>401000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>System and method for delaying a strobe signal</title-of-invention>
</technical-information>
<continuity-data>
<continuations>
<continuation-in-part-of>
<parent-child>
<child>
<document-id>
<doc-number>09946346</doc-number>
<kind-code>A1</kind-code>
<document-date>20010906</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09892666</doc-number>
<document-date>20010628</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</continuation-in-part-of>
</continuations>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>John</given-name>
<middle-name>F.</middle-name>
<family-name>Zumkehr</family-name>
</name>
<residence>
<residence-us>
<city>Orange</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<correspondence-address>
<name-1>ANTONELLI TERRY STOUT AND KRAUS</name-1>
<name-2></name-2>
<address>
<address-1>SUITE 1800</address-1>
<address-2>1300 NORTH SEVENTEENTH STREET</address-2>
<city>ARLINGTON</city>
<state>VA</state>
<postalcode>22209</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A system, method and medium may delay a strobe signal based upon a delay base and a delay adjustment to reduce effects of process variations and/or environmental changes. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The invention relates to memory and more particularly to delaying a strobe signal of a memory system. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> In the rapid development of computers many advancements have been seen in the areas of processor speed, throughput, communications, and fault tolerance. Microprocessor speed may be measured in cycles per second or hertz. Today&apos;s high-end 32-bit microprocessors operate at over 1.8 Ghz (gigahertz), 1.8 billion cycles per second, and in the near future this is expected to go substantially higher to 2.6 and 3.3 Ghz and beyond. At this sort of cycle speed a clock may have to generate a pulse or cycle at least ten times each billionth of a second and usually significantly faster. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> With processors operating at such higher rates it is necessary to supply data to the processor when required from memory at a comparable rate otherwise a bottle neck is formed and the processor spends much of its time waiting for data. To improve the transfer rate of memory, Double Data Rate (DDR) memory transfer data at both the leading edge of a clock cycle and the trailing edge of the clock cycle. These memory have a source-synchronous clocking protocol to transfer data from the memory to the memory controller. Data (DQ) from memory is captured by the memory controller using a clock or strobe signal (DQS) supplied by the memory, However, in order to avoid data errors which may occur when the strobe signal levels change, each strobe signal from memory may be delayed, so that data may be strobed in the center of the valid data window. The precision of the delay is important because any variation in the delay translates into added setup/hold time for the memory controller. If the setup/hold time is too large, the system becomes unworkable. This is especially true as memory moves to faster speeds.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The foregoing and a better understanding of the present invention will become apparent from the following detailed description of example embodiments and the claims when read in connection with the accompanying drawings, all forming a part of the disclosure of this invention. While the foregoing and following written and illustrated disclosure focuses on disclosing example embodiments of the invention, it should be clearly understood that the same is by way of illustration and example only and the invention is not limited thereto. The spirit and scope of the present invention are limited only by the terms of the appended claims. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram of an example system. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a diagram of example memory signals of the system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a hardware block diagram illustrating a master strobe delay device and slave strobe delay devices of an example memory controller of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a hardware diagram of an example slave strobe delay device of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a hardware diagram of an example master strobe delay device of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a flowchart of an example strobe delay method of the system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In the following detailed description, numerous specific details are described in order to provide a thorough understanding of the invention. However, the present invention may be practiced without these specific details, In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention. Further, example sizes/models/values/ranges may be given, although the present invention is not limited to these specific examples. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> With regard to the description of any signals, the terms HIGH and LOW and the terms ASSERTED and DEASSERTED may be used in a generic sense to represent logical &ldquo;1&rdquo; and logical &ldquo;0&rdquo; respectively. More particularly, such terms may be used to avoid confusion when working with a mixture of &ldquo;active-low&rdquo; and &ldquo;active-high&rdquo; signals, and to represent the fact that the invention is not limited to the illustrated/described signals, but may be implemented with a total/partial reversal of any of the &ldquo;active-low&rdquo; and &ldquo;active-high&rdquo; signals by a change in logic. Additionally, well known power/ground connections to integrated circuits (ICs) and other components may not be shown within the figures for simplicity of illustration and discussion, and so as not to obscure the invention. Where specific details (e.g., circuits, flowcharts) are set forth in order to describe example embodiments of the invention, it should be apparent to one skilled in the art that the invention may be practiced without, or with variation of, these specific details. Finally, it should be apparent that different combinations of hard-wired circuitry may be used to implement embodiments of the present invention. That is, the present invention is not limited to any specific combination of hardware, software, and/or firmware. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> References in the specification to &ldquo;one embodiment&rdquo;, &ldquo;an embodiment&rdquo;, &ldquo;an example embodiment&rdquo;, etc., indicate that the embodiment described may include a particular feature, structure, or characteristic, but every embodiment may not necessarily include the particular feature, structure, or characteristic Moreover, such phrases are not necessarily referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with an embodiment, it is submitted that it is, within the knowledge of one skilled in the art to effect such feature, structure, or characteristic in connection with other embodiments whether or not explicitly described. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Some portions of the detailed description which follow are presented in terms of algorithms and symbolic representations of operations on data bits or binary digital signals within a memory. These algorithmic descriptions and representations may be the techniques used by those skilled in the data processing arts to convey the substance of their work to others skilled in the art. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> An algorithm is herein, and generally, considered to be a self-consistent sequence of acts or operations leading to a desired result. These include physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical, magnetic, and/or optical signals capable of being stored, transferred, combined, compared, and/or otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers or the like. It should be understood, however, that these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> In the following description and claims, the terms &ldquo;coupled&rdquo; and &ldquo;connected,&rdquo; along with their derivatives, may be used. It should be understood that these terms are not intended as synonyms for each other. Rather, in particular embodiments, &ldquo;connected&rdquo; may be used to indicate that two or more elements are in direct physical or electrical contact with each other. &ldquo;Coupled&rdquo; may mean that two or more elements are in direct physical or electrical contact. However, &ldquo;coupled&rdquo; may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, there is depicted an example system <highlight><bold>5</bold></highlight>. As may be appreciated by one of ordinary skill in the art numerous configurations of the system <highlight><bold>5</bold></highlight> are possible. The system <highlight><bold>5</bold></highlight> may comprise a processor <highlight><bold>10</bold></highlight> coupled to a bus <highlight><bold>20</bold></highlight> that may comprise one or more buses and/or bridges. The system <highlight><bold>5</bold></highlight> may further comprise a peripheral interface <highlight><bold>30</bold></highlight> and a memory controller <highlight><bold>40</bold></highlight> coupled to the bus <highlight><bold>20</bold></highlight>. The peripheral interface <highlight><bold>30</bold></highlight> and the memory controller <highlight><bold>40</bold></highlight> may receive and transmit data to and from processor <highlight><bold>10</bold></highlight> via the bus <highlight><bold>20</bold></highlight>. The system <highlight><bold>5</bold></highlight> may also comprise a memory <highlight><bold>50</bold></highlight> coupled to the memory controller <highlight><bold>40</bold></highlight>. The memory controller <highlight><bold>40</bold></highlight> may enable the processor <highlight><bold>10</bold></highlight> and/or the peripheral interface <highlight><bold>30</bold></highlight> to access the memory <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a diagram of example memory signals of the memory controller <highlight><bold>40</bold></highlight>. Data (DQ) <highlight><bold>110</bold></highlight> from the memory <highlight><bold>50</bold></highlight> is captured by the memory controller <highlight><bold>40</bold></highlight> using a strobe signal (DQS) <highlight><bold>100</bold></highlight> supplied by the memory <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> However, in order to avoid errors in the data <highlight><bold>110</bold></highlight> that may occur in response to changes to the strobe signal <highlight><bold>100</bold></highlight>, each strobe signal <highlight><bold>100</bold></highlight> from memory <highlight><bold>50</bold></highlight> may be delayed, so that data <highlight><bold>110</bold></highlight> may be latched in a valid data window <highlight><bold>105</bold></highlight> in response to a delayed strobe signal <highlight><bold>120</bold></highlight> comprising a strobe delay <highlight><bold>130</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 3, a</cross-reference> hardware block diagram is shown illustrating a master strobe delay device <highlight><bold>200</bold></highlight> coupled to six slave strobe delay devices <highlight><bold>210</bold></highlight> of the memory controller <highlight><bold>40</bold></highlight>. It should be noted that while <cross-reference target="DRAWINGS">FIG. 3</cross-reference> depicts one master strobe delay device <highlight><bold>200</bold></highlight> providing a delay adjustment signal <highlight><bold>220</bold></highlight> to six slave strobe delay devices <highlight><bold>210</bold></highlight>, the number of master strobe delay devices <highlight><bold>200</bold></highlight> and the number of slave strobe delay devices <highlight><bold>210</bold></highlight> may vary based upon design criteria. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The memory controller <highlight><bold>40</bold></highlight> may utilize a hybrid approach to calibrate the strobe delay <highlight><bold>130</bold></highlight> of the delayed strobe signal <highlight><bold>120</bold></highlight>. Each slave strobe delay device <highlight><bold>210</bold></highlight> may individually calibrate their respective delay elements <highlight><bold>305</bold></highlight> (See, <cross-reference target="DRAWINGS">FIG. 4</cross-reference>) with a delay base at system startup, or at other times, to compensate for on-die process variations of the respective slave strobe delay device <highlight><bold>210</bold></highlight>. The on-die process variations may be due to variations in the circuit manufacturing process. The master strobe delay device <highlight><bold>200</bold></highlight> may later provide the slave strobe delay elements <highlight><bold>210</bold></highlight> with a delay adjustment to compensate for changes in the strobe delay <highlight><bold>130</bold></highlight> signal caused by changes in temperature and voltage. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the slave strobe delay devices <highlight><bold>210</bold></highlight> and the master strobe delay device <highlight><bold>200</bold></highlight> of the memory controller <highlight><bold>40</bold></highlight> are similarly designed and similarly constructed. Accordingly, the slave strobe delay devices <highlight><bold>210</bold></highlight> and the master strobe delay device <highlight><bold>200</bold></highlight> may experience similar changes in operating temperature and voltage and may experience similar operating variations due to the changes in operating temperature and voltage. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference> in more detail, the slave strobe delay device <highlight><bold>210</bold></highlight> may comprise an oscillator <highlight><bold>312</bold></highlight> and a calibration unit <highlight><bold>332</bold></highlight> that provide a delayed strobe signal <highlight><bold>120</bold></highlight> to associated latches <highlight><bold>372</bold></highlight>, <highlight><bold>374</bold></highlight>. The latch <highlight><bold>372</bold></highlight> may comprise flops <highlight><bold>335</bold></highlight>, <highlight><bold>345</bold></highlight>, <highlight><bold>355</bold></highlight>, <highlight><bold>365</bold></highlight> and latch <highlight><bold>374</bold></highlight> may comprise flops <highlight><bold>340</bold></highlight>, <highlight><bold>350</bold></highlight>, <highlight><bold>360</bold></highlight>, <highlight><bold>370</bold></highlight>. The oscillator <highlight><bold>312</bold></highlight> may comprise a multiplexer <highlight><bold>300</bold></highlight>, a delay element <highlight><bold>305</bold></highlight> and a splitter <highlight><bold>310</bold></highlight>. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The multiplexer <highlight><bold>300</bold></highlight> of the oscillator <highlight><bold>312</bold></highlight> may receive the strobe signal <highlight><bold>100</bold></highlight> from the memory <highlight><bold>50</bold></highlight> and may selectively provide the delay element <highlight><bold>305</bold></highlight> with either the strobe signal <highlight><bold>100</bold></highlight> from the memory <highlight><bold>50</bold></highlight> or a signal <highlight><bold>320</bold></highlight> from the oscillator <highlight><bold>312</bold></highlight>. The delay element <highlight><bold>305</bold></highlight> may delay the strobe signal <highlight><bold>100</bold></highlight> or the signal <highlight><bold>320</bold></highlight> received from the multiplexer <highlight><bold>300</bold></highlight> based upon a delay comprising a delay base for the particular slave strobe delay device <highlight><bold>210</bold></highlight> and a delay adjustment from the master strobe delay device <highlight><bold>200</bold></highlight>. The delay element <highlight><bold>305</bold></highlight> may provide the splitter <highlight><bold>310</bold></highlight> with the delayed strobe signal <highlight><bold>100</bold></highlight> or the delayed signal <highlight><bold>320</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The splitter <highlight><bold>310</bold></highlight> may provide the calibration unit <highlight><bold>332</bold></highlight> and the latch <highlight><bold>374</bold></highlight> with a signal <highlight><bold>315</bold></highlight> that is representative of the signal received from the delay element <highlight><bold>305</bold></highlight>. The splitter <highlight><bold>310</bold></highlight> may also provide the multiplexer <highlight><bold>300</bold></highlight> and the latch <highlight><bold>372</bold></highlight> with the signal <highlight><bold>320</bold></highlight> that is an inverted representation of the signal <highlight><bold>315</bold></highlight>. In response to the multiplexer <highlight><bold>300</bold></highlight> selecting the strobe signal <highlight><bold>100</bold></highlight>, the signal <highlight><bold>315</bold></highlight> represents the strobe signal <highlight><bold>100</bold></highlight> delayed based upon the delay of the delay element <highlight><bold>305</bold></highlight> and the other components of the oscillator <highlight><bold>312</bold></highlight> and corresponds to the delayed strobe signal <highlight><bold>120</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. Similarly, in response to the multiplexer <highlight><bold>300</bold></highlight> selecting the strobe signal <highlight><bold>100</bold></highlight>, the signal <highlight><bold>320</bold></highlight> comprises an inverted representation of the strobe signal <highlight><bold>100</bold></highlight> delayed based upon the delay value of the delay element <highlight><bold>305</bold></highlight> and the other components of the oscillator <highlight><bold>312</bold></highlight> and corresponds to an inverted representation of the delayed strobe signal <highlight><bold>120</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. However, in response to the multiplexer <highlight><bold>300</bold></highlight> selecting the inverted signal <highlight><bold>320</bold></highlight> of the splitter <highlight><bold>310</bold></highlight>, the signal <highlight><bold>320</bold></highlight> may alternate between a HIGH and a LOW state at a frequency that is dependent at least in part upon the delay of the delay element <highlight><bold>305</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Still referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the calibration unit <highlight><bold>332</bold></highlight> comprises a frequency counter <highlight><bold>335</bold></highlight> and a delay control <highlight><bold>330</bold></highlight>. The frequency counter <highlight><bold>335</bold></highlight> may determine the frequency of the signal <highlight><bold>315</bold></highlight> generated by the oscillator <highlight><bold>312</bold></highlight> in response to the multiplexer selecting the signal <highlight><bold>320</bold></highlight>. By determining the frequency of the signal <highlight><bold>315</bold></highlight>, the delay of the delay element <highlight><bold>305</bold></highlight> may be determined. The frequency counter <highlight><bold>335</bold></highlight> may provide the delay control <highlight><bold>330</bold></highlight> with the delay of the oscillator <highlight><bold>312</bold></highlight>. The delay control <highlight><bold>330</bold></highlight> may update the delay of the delay element <highlight><bold>305</bold></highlight> based upon a delay adjustment from the master strobe delay device <highlight><bold>200</bold></highlight>. In an embodiment, the delay control <highlight><bold>330</bold></highlight> adds the delay adjustment <highlight><bold>220</bold></highlight> to the delay of the delay element <highlight><bold>305</bold></highlight> to obtain an updated delay and provides the updated delay to the delay element <highlight><bold>305</bold></highlight> so that the appropriate strobe delay <highlight><bold>130</bold></highlight> may be maintained. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> In an embodiment, the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> may update the delay of their respective delay elements <highlight><bold>305</bold></highlight> in response to determining that the delay adjustment <highlight><bold>220</bold></highlight> is sufficiently large to warrant an update. For example, the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> may update the delay of their respective delay elements <highlight><bold>305</bold></highlight> in response to determining that the delay adjustment <highlight><bold>220</bold></highlight> has a predetermine relationship to a threshold value (e.g. the absolute value of the delay adjustment <highlight><bold>220</bold></highlight> exceeds and/or is equal to the threshold value). </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> Still referring to <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the data <highlight><bold>110</bold></highlight> of an embodiment comprises four bits. The flops <highlight><bold>340</bold></highlight>, <highlight><bold>350</bold></highlight>, <highlight><bold>360</bold></highlight>, <highlight><bold>370</bold></highlight> of the latch <highlight><bold>374</bold></highlight> may latch the data <highlight><bold>110</bold></highlight> in response to a rising edge of the signal <highlight><bold>315</bold></highlight>, and the flops <highlight><bold>338</bold></highlight>, <highlight><bold>345</bold></highlight>, <highlight><bold>355</bold></highlight>, <highlight><bold>365</bold></highlight> of the latch <highlight><bold>372</bold></highlight> may latch the data <highlight><bold>110</bold></highlight> in response to a rising edge of the signal <highlight><bold>320</bold></highlight>. Since the signal <highlight><bold>315</bold></highlight> comprises a representation of the delayed strobe signal <highlight><bold>120</bold></highlight> and the signal <highlight><bold>320</bold></highlight> comprises an inverted representation of the delayed strobe signal <highlight><bold>120</bold></highlight>, the data <highlight><bold>110</bold></highlight> may be latched in response to both the rising and falling edges of the strobe signal <highlight><bold>100</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a hardware diagram of a master strobe delay device <highlight><bold>200</bold></highlight> and associated latches <highlight><bold>372</bold></highlight>, <highlight><bold>374</bold></highlight> of the memory controller <highlight><bold>50</bold></highlight>. As depicted, the master strobe delay device <highlight><bold>200</bold></highlight> comprises a oscillator <highlight><bold>312</bold></highlight> and a calibration unit <highlight><bold>332</bold></highlight>. As previously discussed, the master strobe delay device <highlight><bold>200</bold></highlight> and the slave strobe delay devices <highlight><bold>210</bold></highlight> may be similarly designed and constructed. However, the memory <highlight><bold>50</bold></highlight> and the master strobe delay device <highlight><bold>200</bold></highlight> may be implemented such that the master strobe delay device <highlight><bold>200</bold></highlight> does not receive the data <highlight><bold>110</bold></highlight> and the strobe signal <highlight><bold>100</bold></highlight> from the memory <highlight><bold>50</bold></highlight>. Further, the master strobe delay device <highlight><bold>200</bold></highlight> may be implemented without associated latches <highlight><bold>372</bold></highlight>, <highlight><bold>374</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The calibration unit <highlight><bold>332</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may determine based upon the frequency of the signal <highlight><bold>315</bold></highlight> a delay base for its respective delay element <highlight><bold>305</bold></highlight> in a manner similar to the calibration units <highlight><bold>332</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> determining delay bases for their respective delay elements <highlight><bold>305</bold></highlight>. In an embodiment, the calibration units <highlight><bold>332</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> and the slave strobe delay devices <highlight><bold>210</bold></highlight> contemporaneously determine delay bases for their respective delay elements <highlight><bold>305</bold></highlight> at system startup or some other specified time. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> Besides determining a delay base for the delay element <highlight><bold>305</bold></highlight>, the frequency counter <highlight><bold>335</bold></highlight> and the delay control <highlight><bold>330</bold></highlight> may also periodically determine a delay adjustment based upon the frequency of the signal <highlight><bold>315</bold></highlight>. The delay control <highlight><bold>330</bold></highlight> may provide the delay element <highlight><bold>305</bold></highlight> with an updated delay based upon the delay adjustment and provide a delay adjustment signal <highlight><bold>220</bold></highlight> indicative of the delay adjustment to the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> to cause the delay controls <highlight><bold>330</bold></highlight> to update the delays of their respective delay elements <highlight><bold>305</bold></highlight> based upon the delay adjustment, </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Referring now to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, there is depicted a method <highlight><bold>400</bold></highlight> that may be used by the system <highlight><bold>5</bold></highlight> to delay a strobe signal <highlight><bold>100</bold></highlight>. The system <highlight><bold>5</bold></highlight> may perform all or a subset of the method <highlight><bold>400</bold></highlight> in response to accessing data of a machine-accessible medium such as, for example, one or more read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; and/or electrical, optical, acoustical or other form of propagated signals such as, for example, carrier waves, infrared signals, digital signals, analog signals. Furthermore, while method <highlight><bold>400</bold></highlight> illustrates operation of the system <highlight><bold>5</bold></highlight> as a sequence of operations, the system <highlight><bold>5</bold></highlight> may perform various operations in parallel or in a different order. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Referring now to block <highlight><bold>410</bold></highlight>, the master strobe delay device <highlight><bold>200</bold></highlight> and the slave strobe delay devices <highlight><bold>210</bold></highlight> may individually provide their respective delay elements <highlight><bold>305</bold></highlight> with separate delay bases. To this end, the oscillators <highlight><bold>312</bold></highlight> of the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> may generate signals <highlight><bold>315</bold></highlight> comprising frequencies indicative of the delays of their respective delay elements <highlight><bold>305</bold></highlight> by selecting the inverted signal <highlight><bold>320</bold></highlight> with the multiplexers <highlight><bold>300</bold></highlight>. The calibration units <highlight><bold>332</bold></highlight> of the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> may further determine the base delays for the delay elements <highlight><bold>305</bold></highlight> based upon the frequencies of the signals <highlight><bold>315</bold></highlight> generated by the oscillators <highlight><bold>312</bold></highlight> and a desired delay for the slave strobe delay devices <highlight><bold>210</bold></highlight>. As a result of individually determining delay bases for the delay elements <highlight><bold>305</bold></highlight>, the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> may have different delay bases that take into account process variations among the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In an embodiment, the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> determine appropriate delay bases in response to a startup process of the system <highlight><bold>5</bold></highlight>. However, the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> may determine the delay bases in response to alternative and/or additional events such as, for example, detected environmental changes, errors, elapsed timers, etc. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> In block <highlight><bold>420</bold></highlight>, the system <highlight><bold>5</bold></highlight> may determine whether to perform a delay update operation to adjust the delays of the slave strobe delay devices <highlight><bold>210</bold></highlight>. In an embodiment, the system <highlight><bold>5</bold></highlight> may determine to perform the delay update operation in response to determining that a predetermined time interval has expired. However, the system <highlight><bold>5</bold></highlight> may determine to perform the delay update operation to adjust the delays of the slave strobe delay devices <highlight><bold>210</bold></highlight> in response alternative and/or additional events such as, for example, detected environmental changes, errors, etc. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In response to determining to perform the delay update operation, the master strobe delay device <highlight><bold>210</bold></highlight> in block <highlight><bold>430</bold></highlight> may determine a delay adjustment for the delay elements <highlight><bold>305</bold></highlight> of the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight>. The calibration unit <highlight><bold>332</bold></highlight> of the master strobe delay device <highlight><bold>210</bold></highlight> may determine the delay adjustment based upon the frequency of the signal <highlight><bold>315</bold></highlight> generated by its oscillator <highlight><bold>312</bold></highlight> and a desired delay for the slave strobe delay devices <highlight><bold>210</bold></highlight>. In an embodiment, the master strobe delay device <highlight><bold>210</bold></highlight> may determine a difference between a desired strobe delay and the current delay of its oscillator <highlight><bold>312</bold></highlight> as indicated by the signal <highlight><bold>315</bold></highlight> and may utilize the determined difference as the delay adjustment. However, master strobe delay device <highlight><bold>200</bold></highlight> may determine the delay adjustment based upon the signal <highlight><bold>315</bold></highlight> via other techniques. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> In block <highlight><bold>440</bold></highlight>, the system <highlight><bold>5</bold></highlight> may determine whether the delay adjustment determined in block <highlight><bold>430</bold></highlight> is large enough to justify updating the delays of the delay elements <highlight><bold>305</bold></highlight>. In response to determining to update the delays of the delay elements <highlight><bold>305</bold></highlight>, the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> in block <highlight><bold>450</bold></highlight> may update the delays of their delay elements <highlight><bold>305</bold></highlight> thus adjusting the delay of the master strobe delay device <highlight><bold>200</bold></highlight> and the strobe delay <highlight><bold>130</bold></highlight> of the delayed strobe signals <highlight><bold>120</bold></highlight> generated by the slave strobe delay devices <highlight><bold>210</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> In an embodiment, the delay control <highlight><bold>330</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may determine in block <highlight><bold>440</bold></highlight> to cause the delay elements <highlight><bold>305</bold></highlight> of the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> to update their delays in response to determining that the delay adjustment has a predetermined relationship with a threshold value (e.g. the absolute value of the delay adjustment is greater than or equal to the threshold value, the delay adjustment exceeds the threshold value, the delay adjustment is less than a lower threshold value, etc.). In response to determining to update the delays of the delay elements <highlight><bold>305</bold></highlight>, the delay control <highlight><bold>330</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may provide in block <highlight><bold>450</bold></highlight> the delay element <highlight><bold>305</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> with an updated delay based upon the delay adjustment. Further, the delay control <highlight><bold>330</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may provide in block <highlight><bold>450</bold></highlight> the delay elements <highlight><bold>305</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> with a delay adjustment signal <highlight><bold>220</bold></highlight> indicative of the delay adjustment, and the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> may provide in block <highlight><bold>450</bold></highlight> their respective delay elements <highlight><bold>305</bold></highlight> with an updated delay based upon the delay adjustment indicated by the delay adjustment signal <highlight><bold>220</bold></highlight>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In another embodiment, the delay control <highlight><bold>330</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may determine in block <highlight><bold>440</bold></highlight> to update the delay of the delay element <highlight><bold>305</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> based upon the delay adjustment having a predetermined relationship with a threshold value. Further, the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay devices <highlight><bold>210</bold></highlight> may determine in block <highlight><bold>440</bold></highlight> to update the delay of their respective delay elements <highlight><bold>305</bold></highlight> based upon the delay adjustment indicated by the delay adjustment signal <highlight><bold>220</bold></highlight> received from the master strobe delay device <highlight><bold>200</bold></highlight>. In block <highlight><bold>450</bold></highlight>, the delay control <highlight><bold>330</bold></highlight> of the master strobe delay device <highlight><bold>200</bold></highlight> may provide its respective delay element <highlight><bold>305</bold></highlight> with an updated delay based upon the delay adjustment, and the delay controls <highlight><bold>330</bold></highlight> of the slave strobe delay device <highlight><bold>210</bold></highlight> may provide their respective delay elements <highlight><bold>305</bold></highlight> with an updated delay based upon the delay adjustment indicated by the received delay adjustment signal <highlight><bold>220</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Since the master strobe delay device <highlight><bold>200</bold></highlight> and the slave strobe delay devices <highlight><bold>210</bold></highlight> of an embodiment are similarly designed and constructed, the strobe delay devices <highlight><bold>200</bold></highlight>, <highlight><bold>210</bold></highlight> may experience similar environmental changes (e.g. temperature, voltage, etc.) during operation and may experience similar changes in their respective strobe delays <highlight><bold>130</bold></highlight> in response to the environmental changes. Accordingly, the master strobe delay device <highlight><bold>200</bold></highlight> may maintain proper strobe delays <highlight><bold>130</bold></highlight> for the slave strobe delay devices <highlight><bold>210</bold></highlight> by determining a delay adjustment for itself and providing the delay adjustment to the slave strobe delay devices <highlight><bold>210</bold></highlight> via the delay adjustment signal <highlight><bold>220</bold></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A controller for a memory, comprising: 
<claim-text>a slave strobe delay device to delay a strobe signal received from the memory based on a delay comprising a delay base and a delay adjustment; and </claim-text>
<claim-text>a master strobe delay device to determine the delay adjustment and to provide the delay adjustment to the slave strobe delay device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the slave strobe delay device comprises 
<claim-text>a delay element to delay the strobe signal based on the delay, </claim-text>
<claim-text>an oscillator to generate a signal having a frequency based on the delay element, and </claim-text>
<claim-text>a calibration unit to determine the delay base based upon the frequency of the signal generated by the oscillator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the master strobe delay device further comprises 
<claim-text>an oscillator to generate a signal having a frequency indicative of a delay of the master strobe delay device, and </claim-text>
<claim-text>a calibration unit to determine the delay adjustment based upon the frequency of the signal generated by the oscillator. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the master strobe delay device generates a signal indicative of a delay for the master strobe delay device and updates the delay adjustment based upon the signal indicative of the delay of the master strobe delay device. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the slave strobe delay device further comprises a delay control to adjust the delay as indicated by the delay adjustment provided by the master strobe delay device. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising a latch to store data in response to the delayed strobe signal of the slave strobe delay device. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising another slave strobe delay device to delay the strobe signal received from the memory based on another delay comprising another delay base for the another slave strobe delay device and the delay adjustment provided by the master strobe delay device. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the master strobe delay device periodically determines the delay adjustment. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The controller recited in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, further comprising 
<claim-text>another slave strobe delay device to delay the strobe signal received from the memory based on another delay comprising another delay base for the another slave strobe delay device and the delay adjustment provided by the master strobe delay device, </claim-text>
<claim-text>wherein the master strobe delay device provides the delay adjustment to the slave strobe delay device and the another slave strobe delay device in response to determining that the delay adjustment has a predetermined relationship to a threshold value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A method of delaying a strobe signal, comprising: 
<claim-text>determining a delay base to apply to the strobe signal; </claim-text>
<claim-text>receiving a delay adjustment to apply to the strobe signal; and </claim-text>
<claim-text>generating a delayed strobe signal by delaying the strobe signal based upon the delay base and the delay adjustment. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, further comprising: 
<claim-text>latching data in response to the delayed strobe signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein determining the delay base comprises 
<claim-text>generating a signal indicative of the delay base, and </claim-text>
<claim-text>adjusting the delay base based upon the signal indicative of the delay base. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein determining the delay base comprises 
<claim-text>generating a signal having a frequency that depends upon the delay base, and </claim-text>
<claim-text>adjusting the delay base based upon the frequency of the signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein determining the delay base occurs in response to system startup. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein receiving comprises periodically receiving the delay adjustment. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. A method of delaying a strobe signal, comprising: 
<claim-text>generating a first delayed strobe signal by a first slave strobe delay device delaying the strobe signal based upon a first delay base for the first slave strobe delay device and a delay adjustment received from a master strobe delay device; and </claim-text>
<claim-text>generating a second delayed strobe signal by the second slave strobe delay device delaying the strobe signal based upon a second delay base for the second slave strobe delay device and the delay adjustment received from the master strobe delay device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising: 
<claim-text>latching first data in response to the first delayed strobe signal; and </claim-text>
<claim-text>latching second data in response to the second delayed strobe signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising 
<claim-text>generating with the master strobe delay device a signal indicative of the delay adjustment, and </claim-text>
<claim-text>adjusting with the master strobe delay device the delay adjustment based upon the signal indicative of the delay adjustment. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising 
<claim-text>determining with the first slave strobe delay device the first delay base for the first slave strobe delay device; and </claim-text>
<claim-text>determining with the second slave strobe delay device the second delay base for the second slave strobe delay device. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein determining the first delay base and determining the second delay base occur in response to system startup. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising periodically providing the first slave strobe delay device and the second slave strobe delay device with the delay adjustment from the master slave strobe delay device. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The method recited in <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, further comprising providing the first slave strobe delay device and the second slave strobe delay device with the delay adjustment in response to the master slave strobe delay device determining that the delay adjustment has a predetermined relationship to a threshold value. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. A machine-accessible medium comprising data that, in response to being accessed by a machine, cause the machine to 
<claim-text>determine a plurality of delay bases; </claim-text>
<claim-text>determine a delay adjustment; </claim-text>
<claim-text>generate a plurality of delayed strobe signals each comprising a strobe delay based upon a separate delay base of the plurality of delay bases and the delay adjustment. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The machine-accessible medium recited in <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein the data, in response to being accessed by the machine, further cause the machine to adjust the delay adjustment based upon a signal indicative of the delay adjustment. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The machine-accessible medium recited in <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein the data, in response to being accessed by the machine, further cause the machine to determine the plurality of the delay bases in response to system startup. </claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. The machine-accessible medium recited in <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein the data, in response to being accessed by the machine, further cause the machine to periodically adjust the strobe delays of the plurality of delayed strobe signals. </claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. The machine-accessible medium recited in <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein the data, in response to being accessed by the machine, further cause the machine to adjust the strobe delays of the plurality of delayed strobe signals in response to determining that the delay adjustment has a predetermined relationship to a threshold value. </claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. A system, comprising; 
<claim-text>a memory to provide data and a strobe signal; </claim-text>
<claim-text>a processor to access data of the memory; and </claim-text>
<claim-text>a memory controller to delay the strobe signal based upon a plurality of delay bases and a delay adjustment to obtain a plurality of delayed strobe signals each having a strobe delay, to latch data of the memory in response to the plurality of delayed strobe signals, and to provide the processor with data of the memory. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The system recited in <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein the memory controller periodically updates the delay adjustment to adjust the delays of the plurality of delayed strobe signals. </claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The system recited in <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein the memory controller determines the plurality of the delay bases in response to system startup, periodically updates the delay adjustment, and adjusts the delays of the plurality of delayed strobe signals in response to determining that the delay adjustment has a predetermined relationship to a threshold value.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030005346A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030005346A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030005346A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030005346A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030005346A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030005346A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030005346A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
