{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732016248392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732016248392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 12:37:28 2024 " "Processing started: Tue Nov 19 12:37:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732016248392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732016248392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_rettangolo -c test_rettangolo " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_rettangolo -c test_rettangolo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732016248392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732016249189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/prova_rettangolo_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/prova_rettangolo_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 prova_rettangolo_wrapper " "Found entity 1: prova_rettangolo_wrapper" {  } { { "../prova_rettangolo_wrapper.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/prova_rettangolo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/prova_rettangolo.v" { { "Info" "ISGN_ENTITY_NAME" "1 prova_rettangolo " "Found entity 1: prova_rettangolo" {  } { { "../prova_rettangolo.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_wrapper " "Found entity 1: vga_wrapper" {  } { { "../VGA/vga_wrapper.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249423 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(31) " "Verilog HDL Expression warning at vga_controller.v(31): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(32) " "Verilog HDL Expression warning at vga_controller.v(32): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(36) " "Verilog HDL Expression warning at vga_controller.v(36): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(37) " "Verilog HDL Expression warning at vga_controller.v(37): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(38) " "Verilog HDL Expression warning at vga_controller.v(38): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(41) " "Verilog HDL Expression warning at vga_controller.v(41): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(42) " "Verilog HDL Expression warning at vga_controller.v(42): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(43) " "Verilog HDL Expression warning at vga_controller.v(43): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(49) " "Verilog HDL Expression warning at vga_controller.v(49): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(50) " "Verilog HDL Expression warning at vga_controller.v(50): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_controller.v(51) " "Verilog HDL Expression warning at vga_controller.v(51): truncated literal to match 10 bits" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/vga_controller.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/vga/vga_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tracker " "Found entity 1: vga_tracker" {  } { { "../VGA/vga_tracker.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aless/onedrive/desktop/psd/github/snake_digitale/divisore_frequenza.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/aless/onedrive/desktop/psd/github/snake_digitale/divisore_frequenza.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisore_frequenza " "Found entity 1: divisore_frequenza" {  } { { "../divisore_frequenza.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/divisore_frequenza.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732016249533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732016249533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prova_rettangolo_wrapper " "Elaborating entity \"prova_rettangolo_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732016249611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisore_frequenza divisore_frequenza:my_frequency_25MHz " "Elaborating entity \"divisore_frequenza\" for hierarchy \"divisore_frequenza:my_frequency_25MHz\"" {  } { { "../prova_rettangolo_wrapper.v" "my_frequency_25MHz" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732016249627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_wrapper vga_wrapper:my_vga_wrapper " "Elaborating entity \"vga_wrapper\" for hierarchy \"vga_wrapper:my_vga_wrapper\"" {  } { { "../prova_rettangolo_wrapper.v" "my_vga_wrapper" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732016249627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_wrapper:my_vga_wrapper\|vga_controller:my_vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_wrapper:my_vga_wrapper\|vga_controller:my_vga_controller\"" {  } { { "../VGA/vga_wrapper.v" "my_vga_controller" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_wrapper.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732016249627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_tracker vga_wrapper:my_vga_wrapper\|vga_tracker:my_vga_tracker " "Elaborating entity \"vga_tracker\" for hierarchy \"vga_wrapper:my_vga_wrapper\|vga_tracker:my_vga_tracker\"" {  } { { "../VGA/vga_wrapper.v" "my_vga_tracker" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/VGA/vga_wrapper.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732016249643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prova_rettangolo prova_rettangolo:my_provarettangolo " "Elaborating entity \"prova_rettangolo\" for hierarchy \"prova_rettangolo:my_provarettangolo\"" {  } { { "../prova_rettangolo_wrapper.v" "my_provarettangolo" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732016249659 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../prova_rettangolo_wrapper.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732016250527 "|prova_rettangolo_wrapper|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK VCC " "Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "../prova_rettangolo_wrapper.v" "" { Text "C:/Users/aless/OneDrive/Desktop/PSD/github/snake_digitale/prova_rettangolo_wrapper.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732016250527 "|prova_rettangolo_wrapper|VGA_BLANK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732016250527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732016251450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732016251450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732016251634 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732016251634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732016251634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732016251634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732016251681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 12:37:31 2024 " "Processing ended: Tue Nov 19 12:37:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732016251681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732016251681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732016251681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732016251681 ""}
