

================================================================
== Vitis HLS Report for 'rgr_bgb_kernel_ap_uint_10_5_s'
================================================================
* Date:           Wed Sep  4 19:39:21 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.394 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.600 ns|  6.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     279|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      14|    -|
|Register         |        -|     -|     189|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     189|     293|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1541_2_fu_188_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln1541_fu_160_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln97_1_fu_258_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln97_2_fu_278_p2    |         +|   0|  0|  21|          14|          14|
    |add_ln97_fu_248_p2      |         +|   0|  0|  18|          11|          11|
    |ret_V_23_fu_198_p2      |         +|   0|  0|  20|          13|          13|
    |ret_V_24_fu_212_p2      |         +|   0|  0|  18|          11|          11|
    |ret_V_25_fu_142_p2      |         +|   0|  0|  18|          11|          11|
    |ret_V_26_fu_170_p2      |         +|   0|  0|  19|          12|          12|
    |ret_V_fu_128_p2         |         +|   0|  0|  18|          11|          11|
    |sub_ln98_1_fu_315_p2    |         -|   0|  0|  22|           1|          15|
    |sub_ln98_2_fu_338_p2    |         -|   0|  0|  21|           1|          14|
    |sub_ln98_fu_291_p2      |         -|   0|  0|  22|          15|          15|
    |res_fu_351_p3           |    select|   0|  0|  14|           1|          14|
    |select_ln99_fu_370_p3   |    select|   0|  0|  12|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 279|         137|         177|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   13|         39|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   13|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln97_1_reg_388    |  13|   0|   13|          0|
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  13|   0|   13|          0|
    |p_read10_int_reg      |  10|   0|   10|          0|
    |p_read1_int_reg       |  10|   0|   10|          0|
    |p_read2_int_reg       |  10|   0|   10|          0|
    |p_read3_int_reg       |  10|   0|   10|          0|
    |p_read4_int_reg       |  10|   0|   10|          0|
    |p_read5_int_reg       |  10|   0|   10|          0|
    |p_read6_int_reg       |  10|   0|   10|          0|
    |p_read7_int_reg       |  10|   0|   10|          0|
    |p_read8_int_reg       |  10|   0|   10|          0|
    |p_read9_int_reg       |  10|   0|   10|          0|
    |p_read_int_reg        |  10|   0|   10|          0|
    |ret_V_23_reg_378      |  13|   0|   13|          0|
    |ret_V_24_reg_383      |  11|   0|   11|          0|
    |sub_ln98_reg_393      |  15|   0|   15|          0|
    |tmp_reg_398           |   1|   0|    1|          0|
    |trunc_ln98_2_reg_403  |  12|   0|   12|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 189|   0|  189|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------+-----+-----+------------+--------------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  rgr_bgb_kernel<ap_uint<10>, 5>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  rgr_bgb_kernel<ap_uint<10>, 5>|  return value|
|ap_return  |  out|   13|  ap_ctrl_hs|  rgr_bgb_kernel<ap_uint<10>, 5>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  rgr_bgb_kernel<ap_uint<10>, 5>|  return value|
|p_read     |   in|   10|     ap_none|                          p_read|        scalar|
|p_read1    |   in|   10|     ap_none|                         p_read1|        scalar|
|p_read2    |   in|   10|     ap_none|                         p_read2|        scalar|
|p_read3    |   in|   10|     ap_none|                         p_read3|        scalar|
|p_read4    |   in|   10|     ap_none|                         p_read4|        scalar|
|p_read5    |   in|   10|     ap_none|                         p_read5|        scalar|
|p_read6    |   in|   10|     ap_none|                         p_read6|        scalar|
|p_read7    |   in|   10|     ap_none|                         p_read7|        scalar|
|p_read8    |   in|   10|     ap_none|                         p_read8|        scalar|
|p_read9    |   in|   10|     ap_none|                         p_read9|        scalar|
|p_read10   |   in|   10|     ap_none|                        p_read10|        scalar|
+-----------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_3 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10"   --->   Operation 4 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_4 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9"   --->   Operation 5 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_5 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8"   --->   Operation 6 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_6 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7"   --->   Operation 7 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6"   --->   Operation 8 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5"   --->   Operation 9 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_9 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4"   --->   Operation 10 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_10 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3"   --->   Operation 11 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2"   --->   Operation 12 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_12 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1"   --->   Operation 13 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 14 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i10 %p_read11"   --->   Operation 15 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln232_1 = zext i10 %p_read_3"   --->   Operation 16 'zext' 'zext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%ret_V = add i11 %zext_ln232_1, i11 %zext_ln232"   --->   Operation 17 'add' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i10 %p_read_12"   --->   Operation 18 'zext' 'zext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln232_3 = zext i10 %p_read_11"   --->   Operation 19 'zext' 'zext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%ret_V_25 = add i11 %zext_ln232_3, i11 %zext_ln232_2"   --->   Operation 20 'add' 'ret_V_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln232_4 = zext i11 %ret_V_25"   --->   Operation 21 'zext' 'zext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i10 %p_read_10"   --->   Operation 22 'zext' 'zext_ln1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1541_7 = zext i10 %p_read_6"   --->   Operation 23 'zext' 'zext_ln1541_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln1541 = add i11 %zext_ln1541, i11 %zext_ln1541_7"   --->   Operation 24 'add' 'add_ln1541' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1541_8 = zext i11 %add_ln1541"   --->   Operation 25 'zext' 'zext_ln1541_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%ret_V_26 = add i12 %zext_ln1541_8, i12 %zext_ln232_4"   --->   Operation 26 'add' 'ret_V_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1541_6 = zext i12 %ret_V_26"   --->   Operation 27 'zext' 'zext_ln1541_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1541_9 = zext i10 %p_read_5"   --->   Operation 28 'zext' 'zext_ln1541_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1541_10 = zext i10 %p_read_4"   --->   Operation 29 'zext' 'zext_ln1541_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln1541_2 = add i11 %zext_ln1541_9, i11 %zext_ln1541_10"   --->   Operation 30 'add' 'add_ln1541_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1541_11 = zext i11 %add_ln1541_2"   --->   Operation 31 'zext' 'zext_ln1541_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%ret_V_23 = add i13 %zext_ln1541_11, i13 %zext_ln1541_6"   --->   Operation 32 'add' 'ret_V_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln232_5 = zext i10 %p_read_9"   --->   Operation 33 'zext' 'zext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln232_6 = zext i10 %p_read_7"   --->   Operation 34 'zext' 'zext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%ret_V_24 = add i11 %zext_ln232_6, i11 %zext_ln232_5"   --->   Operation 35 'add' 'ret_V_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %p_read_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 36 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_read_8, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 37 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i12 %shl_ln1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 38 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %ret_V, i32 1, i32 10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i10 %lshr_ln" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 40 'zext' 'zext_ln97_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln97 = add i11 %zext_ln97_1, i11 %zext_ln96_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 41 'add' 'add_ln97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i11 %add_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 42 'zext' 'zext_ln97_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.80ns)   --->   "%add_ln97_1 = add i13 %zext_ln97_2, i13 %zext_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 43 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %ret_V_24, i2 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i13 %shl_ln" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:96]   --->   Operation 45 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i13 %add_ln97_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 46 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.82ns)   --->   "%add_ln97_2 = add i14 %zext_ln97_3, i14 %zext_ln96" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 47 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln97_4 = zext i14 %add_ln97_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 48 'zext' 'zext_ln97_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i13 %ret_V_23" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 49 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%sub_ln98 = sub i15 %zext_ln97_4, i15 %zext_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 50 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %sub_ln98, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln98, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 52 'partselect' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 53 [1/1] (0.84ns)   --->   "%sub_ln98_1 = sub i15 0, i15 %sub_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 53 'sub' 'sub_ln98_1' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %sub_ln98_1, i32 3, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 54 'partselect' 'trunc_ln98_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i12 %trunc_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 55 'sext' 'sext_ln98' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i13 %sext_ln98" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 56 'zext' 'zext_ln98_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.82ns)   --->   "%sub_ln98_2 = sub i14 0, i14 %zext_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 57 'sub' 'sub_ln98_2' <Predicate = (tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i12 %trunc_ln98_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 58 'sext' 'sext_ln98_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i13 %sext_ln98_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 59 'zext' 'zext_ln98_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.23ns)   --->   "%res = select i1 %tmp, i14 %sub_ln98_2, i14 %zext_ln98_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:98]   --->   Operation 60 'select' 'res' <Predicate = true> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i14 %res" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:97]   --->   Operation 61 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %res, i32 13" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:99]   --->   Operation 62 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.30ns)   --->   "%select_ln99 = select i1 %tmp_42, i13 0, i13 %trunc_ln97" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:99]   --->   Operation 63 'select' 'select_ln99' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln101 = ret i13 %select_ln99" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_demosaicing.hpp:101]   --->   Operation 64 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_3       (read          ) [ 0000]
p_read_4       (read          ) [ 0000]
p_read_5       (read          ) [ 0000]
p_read_6       (read          ) [ 0000]
p_read_7       (read          ) [ 0000]
p_read_8       (read          ) [ 0000]
p_read_9       (read          ) [ 0000]
p_read_10      (read          ) [ 0000]
p_read_11      (read          ) [ 0000]
p_read_12      (read          ) [ 0000]
p_read11       (read          ) [ 0000]
zext_ln232     (zext          ) [ 0000]
zext_ln232_1   (zext          ) [ 0000]
ret_V          (add           ) [ 0000]
zext_ln232_2   (zext          ) [ 0000]
zext_ln232_3   (zext          ) [ 0000]
ret_V_25       (add           ) [ 0000]
zext_ln232_4   (zext          ) [ 0000]
zext_ln1541    (zext          ) [ 0000]
zext_ln1541_7  (zext          ) [ 0000]
add_ln1541     (add           ) [ 0000]
zext_ln1541_8  (zext          ) [ 0000]
ret_V_26       (add           ) [ 0000]
zext_ln1541_6  (zext          ) [ 0000]
zext_ln1541_9  (zext          ) [ 0000]
zext_ln1541_10 (zext          ) [ 0000]
add_ln1541_2   (add           ) [ 0000]
zext_ln1541_11 (zext          ) [ 0000]
ret_V_23       (add           ) [ 0110]
zext_ln232_5   (zext          ) [ 0000]
zext_ln232_6   (zext          ) [ 0000]
ret_V_24       (add           ) [ 0110]
zext_ln96_1    (zext          ) [ 0000]
shl_ln1        (bitconcatenate) [ 0000]
zext_ln97      (zext          ) [ 0000]
lshr_ln        (partselect    ) [ 0000]
zext_ln97_1    (zext          ) [ 0000]
add_ln97       (add           ) [ 0000]
zext_ln97_2    (zext          ) [ 0000]
add_ln97_1     (add           ) [ 0110]
shl_ln         (bitconcatenate) [ 0000]
zext_ln96      (zext          ) [ 0000]
zext_ln97_3    (zext          ) [ 0000]
add_ln97_2     (add           ) [ 0000]
zext_ln97_4    (zext          ) [ 0000]
zext_ln98      (zext          ) [ 0000]
sub_ln98       (sub           ) [ 0101]
tmp            (bitselect     ) [ 0101]
trunc_ln98_2   (partselect    ) [ 0101]
sub_ln98_1     (sub           ) [ 0000]
trunc_ln98_1   (partselect    ) [ 0000]
sext_ln98      (sext          ) [ 0000]
zext_ln98_1    (zext          ) [ 0000]
sub_ln98_2     (sub           ) [ 0000]
sext_ln98_1    (sext          ) [ 0000]
zext_ln98_2    (zext          ) [ 0000]
res            (select        ) [ 0000]
trunc_ln97     (trunc         ) [ 0000]
tmp_42         (bitselect     ) [ 0000]
select_ln99    (select        ) [ 0000]
ret_ln101      (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_read_3_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="10" slack="0"/>
<pin id="56" dir="0" index="1" bw="10" slack="0"/>
<pin id="57" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_4_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_5_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_6_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_7_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_8_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_9_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_10_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_11_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_12_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read11_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln232_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln232_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ret_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="10" slack="0"/>
<pin id="131" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln232_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln232_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ret_V_25_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="10" slack="0"/>
<pin id="145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln232_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln1541_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln1541_7_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_7/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln1541_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln1541_8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ret_V_26_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln1541_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln1541_9_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_9/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln1541_10_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_10/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln1541_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1541_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ret_V_23_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln232_5_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln232_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ret_V_24_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln96_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="shl_ln1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="12" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln97_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="5" slack="0"/>
<pin id="239" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln97_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln97_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln97_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln97_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln96_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="0"/>
<pin id="273" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln97_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="13" slack="1"/>
<pin id="277" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln97_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="13" slack="0"/>
<pin id="281" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln97_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97_4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln98_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="1"/>
<pin id="290" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln98_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="0"/>
<pin id="294" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="15" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln98_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="15" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln98_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="15" slack="1"/>
<pin id="318" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln98_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_1/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln98_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln98_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln98_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="13" slack="0"/>
<pin id="341" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln98_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln98_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="1"/>
<pin id="346" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln98_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="res_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="14" slack="0"/>
<pin id="355" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln97_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_42_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln99_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="0"/>
<pin id="373" dir="0" index="2" bw="13" slack="0"/>
<pin id="374" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="ret_V_23_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="1"/>
<pin id="380" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="383" class="1005" name="ret_V_24_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="1"/>
<pin id="385" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="388" class="1005" name="add_ln97_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="1"/>
<pin id="390" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln97_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="sub_ln98_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="1"/>
<pin id="395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln98 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="403" class="1005" name="trunc_ln98_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="1"/>
<pin id="405" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="108" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="102" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="96" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="72" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="152" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="156" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="148" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="66" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="90" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="78" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="204" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="84" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="84" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="128" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="247"><net_src comp="234" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="218" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="230" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="284" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="291" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="42" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="315" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="320" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="338" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="351" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="50" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="358" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="198" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="386"><net_src comp="212" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="391"><net_src comp="258" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="396"><net_src comp="291" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="401"><net_src comp="297" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="406"><net_src comp="305" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="344" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
	Port: p_read10 | {}
 - Input state : 
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read1 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read2 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read3 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read4 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read5 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read6 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read7 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read8 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read9 | {1 }
	Port: rgr_bgb_kernel<ap_uint<10>, 5> : p_read10 | {1 }
  - Chain level:
	State 1
		ret_V : 1
		ret_V_25 : 1
		zext_ln232_4 : 2
		add_ln1541 : 1
		zext_ln1541_8 : 2
		ret_V_26 : 3
		zext_ln1541_6 : 4
		add_ln1541_2 : 1
		zext_ln1541_11 : 2
		ret_V_23 : 5
		ret_V_24 : 1
		zext_ln97 : 1
		lshr_ln : 2
		zext_ln97_1 : 3
		add_ln97 : 4
		zext_ln97_2 : 5
		add_ln97_1 : 6
	State 2
		zext_ln96 : 1
		add_ln97_2 : 2
		zext_ln97_4 : 3
		sub_ln98 : 4
		tmp : 5
		trunc_ln98_2 : 5
	State 3
		trunc_ln98_1 : 1
		sext_ln98 : 2
		zext_ln98_1 : 3
		sub_ln98_2 : 4
		zext_ln98_2 : 1
		res : 5
		trunc_ln97 : 6
		tmp_42 : 6
		select_ln99 : 7
		ret_ln101 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |      ret_V_fu_128     |    0    |    17   |
|          |    ret_V_25_fu_142    |    0    |    17   |
|          |   add_ln1541_fu_160   |    0    |    17   |
|          |    ret_V_26_fu_170    |    0    |    18   |
|    add   |  add_ln1541_2_fu_188  |    0    |    17   |
|          |    ret_V_23_fu_198    |    0    |    19   |
|          |    ret_V_24_fu_212    |    0    |    17   |
|          |    add_ln97_fu_248    |    0    |    17   |
|          |   add_ln97_1_fu_258   |    0    |    19   |
|          |   add_ln97_2_fu_278   |    0    |    20   |
|----------|-----------------------|---------|---------|
|          |    sub_ln98_fu_291    |    0    |    21   |
|    sub   |   sub_ln98_1_fu_315   |    0    |    22   |
|          |   sub_ln98_2_fu_338   |    0    |    20   |
|----------|-----------------------|---------|---------|
|  select  |       res_fu_351      |    0    |    14   |
|          |   select_ln99_fu_370  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |  p_read_3_read_fu_54  |    0    |    0    |
|          |  p_read_4_read_fu_60  |    0    |    0    |
|          |  p_read_5_read_fu_66  |    0    |    0    |
|          |  p_read_6_read_fu_72  |    0    |    0    |
|          |  p_read_7_read_fu_78  |    0    |    0    |
|   read   |  p_read_8_read_fu_84  |    0    |    0    |
|          |  p_read_9_read_fu_90  |    0    |    0    |
|          |  p_read_10_read_fu_96 |    0    |    0    |
|          | p_read_11_read_fu_102 |    0    |    0    |
|          | p_read_12_read_fu_108 |    0    |    0    |
|          |  p_read11_read_fu_114 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln232_fu_120   |    0    |    0    |
|          |  zext_ln232_1_fu_124  |    0    |    0    |
|          |  zext_ln232_2_fu_134  |    0    |    0    |
|          |  zext_ln232_3_fu_138  |    0    |    0    |
|          |  zext_ln232_4_fu_148  |    0    |    0    |
|          |   zext_ln1541_fu_152  |    0    |    0    |
|          |  zext_ln1541_7_fu_156 |    0    |    0    |
|          |  zext_ln1541_8_fu_166 |    0    |    0    |
|          |  zext_ln1541_6_fu_176 |    0    |    0    |
|          |  zext_ln1541_9_fu_180 |    0    |    0    |
|          | zext_ln1541_10_fu_184 |    0    |    0    |
|   zext   | zext_ln1541_11_fu_194 |    0    |    0    |
|          |  zext_ln232_5_fu_204  |    0    |    0    |
|          |  zext_ln232_6_fu_208  |    0    |    0    |
|          |   zext_ln96_1_fu_218  |    0    |    0    |
|          |    zext_ln97_fu_230   |    0    |    0    |
|          |   zext_ln97_1_fu_244  |    0    |    0    |
|          |   zext_ln97_2_fu_254  |    0    |    0    |
|          |    zext_ln96_fu_271   |    0    |    0    |
|          |   zext_ln97_3_fu_275  |    0    |    0    |
|          |   zext_ln97_4_fu_284  |    0    |    0    |
|          |    zext_ln98_fu_288   |    0    |    0    |
|          |   zext_ln98_1_fu_334  |    0    |    0    |
|          |   zext_ln98_2_fu_347  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln1_fu_222    |    0    |    0    |
|          |     shl_ln_fu_264     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     lshr_ln_fu_234    |    0    |    0    |
|partselect|  trunc_ln98_2_fu_305  |    0    |    0    |
|          |  trunc_ln98_1_fu_320  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_297      |    0    |    0    |
|          |     tmp_42_fu_362     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln98_fu_330   |    0    |    0    |
|          |   sext_ln98_1_fu_344  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln97_fu_358   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   267   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln97_1_reg_388 |   13   |
|  ret_V_23_reg_378  |   13   |
|  ret_V_24_reg_383  |   11   |
|  sub_ln98_reg_393  |   15   |
|     tmp_reg_398    |    1   |
|trunc_ln98_2_reg_403|   12   |
+--------------------+--------+
|        Total       |   65   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   267  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   65   |    -   |
+-----------+--------+--------+
|   Total   |   65   |   267  |
+-----------+--------+--------+
