Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 7 library cells
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: 
Reading DEF file: reg3.def
Notice 0: Design: reg1
Notice 0:     Created 3 pins.
Notice 0:     Created 5 components and 24 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 7 nets and 14 connections.
Notice 0: Finished DEF file: reg3.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r2/CP (snl_ffqx1)
   0.24    0.24 v r2/Q (snl_ffqx1)
   0.15    0.39 v u1/Z (snl_bufx1)
   0.14    0.52 v u2/Z (snl_and02x1)
   0.00    0.53 v r3/D (snl_ffqx1)
           0.53   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ r3/CP (snl_ffqx1)
  -0.10    9.90   library setup time
           9.90   data required time
---------------------------------------------------------
           9.90   data required time
          -0.53   data arrival time
---------------------------------------------------------
           9.37   slack (MET)


