Analysis & Synthesis report for Group3FinalProject
Fri Aug 14 12:03:32 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for VGA_ROM_Module:inst17|altsyncram:altsyncram_component|altsyncram_4ra1:auto_generated
 15. Parameter Settings for User Entity Instance: VGA_ROM_Module:inst17|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: VGA_Sprite_Memory_Processor:inst16
 17. Parameter Settings for User Entity Instance: VGA_SNES_Movement_Decoder:inst10
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 14 12:03:32 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Group3FinalProject                          ;
; Top-level Entity Name              ; VGA_Display_Module                          ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 184                                         ;
;     Total combinational functions  ; 184                                         ;
;     Dedicated logic registers      ; 23                                          ;
; Total registers                    ; 23                                          ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; VGA_Display_Module ; Group3FinalProject ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; VGA SNES Button Decoder.sv       ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv                  ;         ;
; VGA_Display_Module.bdf           ; yes             ; User Block Diagram/Schematic File      ; O:/ECE 271/Final Project Group 3/VGA_Display_Module.bdf                      ;         ;
; VGA_SYNC_Module.bdf              ; yes             ; User Block Diagram/Schematic File      ; O:/ECE 271/Final Project Group 3/VGA_SYNC_Module.bdf                         ;         ;
; VGA H Display V2.sv              ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA H Display V2.sv                         ;         ;
; RGB Generator.sv                 ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/RGB Generator.sv                            ;         ;
; VGA HSYNC V3.sv                  ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA HSYNC V3.sv                             ;         ;
; VGA V Display V2.sv              ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA V Display V2.sv                         ;         ;
; VGA VSYNC V3.sv                  ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA VSYNC V3.sv                             ;         ;
; x2 Clock Divider.sv              ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/x2 Clock Divider.sv                         ;         ;
; VGA SNES Movement Decoder.sv     ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv                ;         ;
; VGA Sprite Memory Processor.sv   ; yes             ; User SystemVerilog HDL File            ; O:/ECE 271/Final Project Group 3/VGA Sprite Memory Processor.sv              ;         ;
; VGA_ROM_Module.v                 ; yes             ; User Wizard-Generated File             ; O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ra1.tdf           ; yes             ; Auto-Generated Megafunction            ; O:/ECE 271/Final Project Group 3/db/altsyncram_4ra1.tdf                      ;         ;
; link_rom.mif                     ; yes             ; Auto-Found Memory Initialization File  ; O:/ECE 271/Final Project Group 3/link_rom.mif                                ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                          ;
+---------------------------------------------+--------------------------------------------------------+
; Resource                                    ; Usage                                                  ;
+---------------------------------------------+--------------------------------------------------------+
; Estimated Total logic elements              ; 184                                                    ;
;                                             ;                                                        ;
; Total combinational functions               ; 184                                                    ;
; Logic element usage by number of LUT inputs ;                                                        ;
;     -- 4 input functions                    ; 57                                                     ;
;     -- 3 input functions                    ; 76                                                     ;
;     -- <=2 input functions                  ; 51                                                     ;
;                                             ;                                                        ;
; Logic elements by mode                      ;                                                        ;
;     -- normal mode                          ; 140                                                    ;
;     -- arithmetic mode                      ; 44                                                     ;
;                                             ;                                                        ;
; Total registers                             ; 23                                                     ;
;     -- Dedicated logic registers            ; 23                                                     ;
;     -- I/O registers                        ; 0                                                      ;
;                                             ;                                                        ;
; I/O pins                                    ; 26                                                     ;
; Total memory bits                           ; 3072                                                   ;
;                                             ;                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                      ;
;                                             ;                                                        ;
; Maximum fan-out node                        ; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row[9]~20 ;
; Maximum fan-out                             ; 27                                                     ;
; Total fan-out                               ; 748                                                    ;
; Average fan-out                             ; 2.76                                                   ;
+---------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                      ; Entity Name                 ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |VGA_Display_Module                       ; 184 (0)             ; 23 (0)                    ; 3072        ; 0          ; 0            ; 0       ; 0         ; 26   ; 0            ; 0          ; |VGA_Display_Module                                                                                      ; VGA_Display_Module          ; work         ;
;    |RGB_Generator:inst4|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|RGB_Generator:inst4                                                                  ; RGB_Generator               ; work         ;
;    |RGB_Generator:inst6|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|RGB_Generator:inst6                                                                  ; RGB_Generator               ; work         ;
;    |RGB_Generator:inst8|                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|RGB_Generator:inst8                                                                  ; RGB_Generator               ; work         ;
;    |VGA_ROM_Module:inst17|                ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_ROM_Module:inst17                                                                ; VGA_ROM_Module              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_ROM_Module:inst17|altsyncram:altsyncram_component                                ; altsyncram                  ; work         ;
;          |altsyncram_4ra1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_ROM_Module:inst17|altsyncram:altsyncram_component|altsyncram_4ra1:auto_generated ; altsyncram_4ra1             ; work         ;
;    |VGA_SNES_Button_Decoder:inst11|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SNES_Button_Decoder:inst11                                                       ; VGA_SNES_Button_Decoder     ; work         ;
;    |VGA_SNES_Movement_Decoder:inst10|     ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10                                                     ; VGA_SNES_Movement_Decoder   ; work         ;
;    |VGA_SYNC_Module:inst|                 ; 94 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SYNC_Module:inst                                                                 ; VGA_SYNC_Module             ; work         ;
;       |HSYNC:inst|                        ; 29 (29)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SYNC_Module:inst|HSYNC:inst                                                      ; HSYNC                       ; work         ;
;       |H_Display:inst3|                   ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SYNC_Module:inst|H_Display:inst3                                                 ; H_Display                   ; work         ;
;       |VSYNC:inst2|                       ; 26 (26)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SYNC_Module:inst|VSYNC:inst2                                                     ; VSYNC                       ; work         ;
;       |V_Display:inst4|                   ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_SYNC_Module:inst|V_Display:inst4                                                 ; V_Display                   ; work         ;
;    |VGA_Sprite_Memory_Processor:inst16|   ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|VGA_Sprite_Memory_Processor:inst16                                                   ; VGA_Sprite_Memory_Processor ; work         ;
;    |x2_Clock_Divider:inst15|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_Display_Module|x2_Clock_Divider:inst15                                                              ; x2_Clock_Divider            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------+
; VGA_ROM_Module:inst17|altsyncram:altsyncram_component|altsyncram_4ra1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 12           ; --           ; --           ; 3072 ; ../Link_ROM.mif ;
+-------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |VGA_Display_Module|VGA_ROM_Module:inst17 ; VGA_ROM_Module.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; VGA_SNES_Button_Decoder:inst11|BLUE[3]              ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|BLUE[2]              ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|BLUE[1]              ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|BLUE[0]              ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|GREEN[3]             ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|GREEN[2]             ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|GREEN[1]             ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|GREEN[0]             ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|RED[3]               ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|RED[2]               ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|RED[1]               ; GND                                         ; yes                    ;
; VGA_SNES_Button_Decoder:inst11|RED[0]               ; GND                                         ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[0]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[1]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[2]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[3]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[4]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Col_out[0]         ; VGA_SNES_Movement_Decoder:inst10|Col_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[5]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Col_out[1]         ; VGA_SNES_Movement_Decoder:inst10|Col_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[6]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Col_out[2]         ; VGA_SNES_Movement_Decoder:inst10|Col_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Col_out[3]         ; VGA_SNES_Movement_Decoder:inst10|Col_out[9] ; yes                    ;
; VGA_SNES_Movement_Decoder:inst10|Row_out[7]         ; VGA_SNES_Movement_Decoder:inst10|Row_out[9] ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row[0]    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~9     ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~10    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~11    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~12    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~13    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~14    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~15    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~16    ;    ;
; VGA_SYNC_Module:inst|V_Display:inst4|Display_Row~17    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~9     ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~10    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~11    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col[0]    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~12    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~13    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~14    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~15    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~16    ;    ;
; VGA_SYNC_Module:inst|H_Display:inst3|Display_Col~17    ;    ;
; Number of logic cells representing combinational loops ; 20 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 23    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |VGA_Display_Module|VGA_SYNC_Module:inst|HSYNC:inst|totalCounts[9]      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |VGA_Display_Module|VGA_SYNC_Module:inst|VSYNC:inst2|totalCounts[8]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10|Row_out[2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10|Col_out            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |VGA_Display_Module|VGA_SNES_Button_Decoder:inst11|BLUE[3]              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |VGA_Display_Module|VGA_SNES_Movement_Decoder:inst10|Row_out[5]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |VGA_Display_Module|VGA_SYNC_Module:inst|V_Display:inst4|Display_Row[9] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |VGA_Display_Module|VGA_SYNC_Module:inst|H_Display:inst3|Display_Col[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_ROM_Module:inst17|altsyncram:altsyncram_component|altsyncram_4ra1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_ROM_Module:inst17|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ../Link_ROM.mif      ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_4ra1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Sprite_Memory_Processor:inst16 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 8     ; Signed Integer                                         ;
; Size           ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SNES_Movement_Decoder:inst10 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; wPx            ; 16    ; Signed Integer                                       ;
; hPx            ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; VGA_ROM_Module:inst17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 12                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 23                          ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 184                         ;
;     arith             ; 44                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 24                          ;
;     normal            ; 140                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 57                          ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 10.30                       ;
; Average LUT depth     ; 5.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Aug 14 12:03:21 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Group3FinalProject -c Group3FinalProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file nes controller module.sv
    Info (12023): Found entity 1: NesReader File: O:/ECE 271/Final Project Group 3/NES Controller Module.sv Line: 21
    Info (12023): Found entity 2: Counter4 File: O:/ECE 271/Final Project Group 3/NES Controller Module.sv Line: 62
    Info (12023): Found entity 3: NesLatchStateDecoder File: O:/ECE 271/Final Project Group 3/NES Controller Module.sv Line: 71
    Info (12023): Found entity 4: NesClockStateDecoder File: O:/ECE 271/Final Project Group 3/NES Controller Module.sv Line: 82
    Info (12023): Found entity 5: NesDataReceiverDecoder File: O:/ECE 271/Final Project Group 3/NES Controller Module.sv Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file vga snes button decoder.sv
    Info (12023): Found entity 1: VGA_SNES_Button_Decoder File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_display_module.bdf
    Info (12023): Found entity 1: VGA_Display_Module
Info (12021): Found 1 design units, including 1 entities, in source file vga_test_module.bdf
    Info (12023): Found entity 1: VGA_Test_Module
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync_module.bdf
    Info (12023): Found entity 1: VGA_SYNC_Module
Info (12021): Found 1 design units, including 1 entities, in source file vga h display v2.sv
    Info (12023): Found entity 1: H_Display File: O:/ECE 271/Final Project Group 3/VGA H Display V2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rgb generator.sv
    Info (12023): Found entity 1: RGB_Generator File: O:/ECE 271/Final Project Group 3/RGB Generator.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga hsync v3.sv
    Info (12023): Found entity 1: HSYNC File: O:/ECE 271/Final Project Group 3/VGA HSYNC V3.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga v display v2.sv
    Info (12023): Found entity 1: V_Display File: O:/ECE 271/Final Project Group 3/VGA V Display V2.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga vsync v3.sv
    Info (12023): Found entity 1: VSYNC File: O:/ECE 271/Final Project Group 3/VGA VSYNC V3.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file x2 clock divider.sv
    Info (12023): Found entity 1: x2_Clock_Divider File: O:/ECE 271/Final Project Group 3/x2 Clock Divider.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga rgb decoder.sv
    Info (12023): Found entity 1: RGB_Decoder File: O:/ECE 271/Final Project Group 3/VGA RGB Decoder.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga snes movement decoder.sv
    Info (12023): Found entity 1: VGA_SNES_Movement_Decoder File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga sprite memory processor.sv
    Info (12023): Found entity 1: VGA_Sprite_Memory_Processor File: O:/ECE 271/Final Project Group 3/VGA Sprite Memory Processor.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_rom_module.v
    Info (12023): Found entity 1: VGA_ROM_Module File: O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v Line: 40
Info (12127): Elaborating entity "VGA_Display_Module" for the top level hierarchy
Info (12128): Elaborating entity "VGA_SYNC_Module" for hierarchy "VGA_SYNC_Module:inst"
Info (12128): Elaborating entity "HSYNC" for hierarchy "VGA_SYNC_Module:inst|HSYNC:inst"
Info (12128): Elaborating entity "VSYNC" for hierarchy "VGA_SYNC_Module:inst|VSYNC:inst2"
Info (12128): Elaborating entity "V_Display" for hierarchy "VGA_SYNC_Module:inst|V_Display:inst4"
Info (12128): Elaborating entity "H_Display" for hierarchy "VGA_SYNC_Module:inst|H_Display:inst3"
Info (12128): Elaborating entity "x2_Clock_Divider" for hierarchy "x2_Clock_Divider:inst15"
Info (12128): Elaborating entity "RGB_Generator" for hierarchy "RGB_Generator:inst8"
Info (12128): Elaborating entity "VGA_SNES_Button_Decoder" for hierarchy "VGA_SNES_Button_Decoder:inst11"
Warning (10240): Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable "RED", which holds its previous value in one or more paths through the always construct File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable "GREEN", which holds its previous value in one or more paths through the always construct File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at VGA SNES Button Decoder.sv(16): inferring latch(es) for variable "BLUE", which holds its previous value in one or more paths through the always construct File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "BLUE[0]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "BLUE[1]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "BLUE[2]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "BLUE[3]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "GREEN[0]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "GREEN[1]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "GREEN[2]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "GREEN[3]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "RED[0]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "RED[1]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "RED[2]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (10041): Inferred latch for "RED[3]" at VGA SNES Button Decoder.sv(16) File: O:/ECE 271/Final Project Group 3/VGA SNES Button Decoder.sv Line: 16
Info (12128): Elaborating entity "VGA_ROM_Module" for hierarchy "VGA_ROM_Module:inst17"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_ROM_Module:inst17|altsyncram:altsyncram_component" File: O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v Line: 82
Info (12130): Elaborated megafunction instantiation "VGA_ROM_Module:inst17|altsyncram:altsyncram_component" File: O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v Line: 82
Info (12133): Instantiated megafunction "VGA_ROM_Module:inst17|altsyncram:altsyncram_component" with the following parameter: File: O:/ECE 271/Final Project Group 3/VGA_ROM_Module.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Link_ROM.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ra1.tdf
    Info (12023): Found entity 1: altsyncram_4ra1 File: O:/ECE 271/Final Project Group 3/db/altsyncram_4ra1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4ra1" for hierarchy "VGA_ROM_Module:inst17|altsyncram:altsyncram_component|altsyncram_4ra1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VGA_Sprite_Memory_Processor" for hierarchy "VGA_Sprite_Memory_Processor:inst16"
Warning (10230): Verilog HDL assignment warning at VGA Sprite Memory Processor.sv(14): truncated value with size 32 to match size of target (8) File: O:/ECE 271/Final Project Group 3/VGA Sprite Memory Processor.sv Line: 14
Info (12128): Elaborating entity "VGA_SNES_Movement_Decoder" for hierarchy "VGA_SNES_Movement_Decoder:inst10"
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(20): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 20
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(28): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 28
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(32): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 32
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(36): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 36
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(44): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 44
Warning (10230): Verilog HDL assignment warning at VGA SNES Movement Decoder.sv(48): truncated value with size 32 to match size of target (10) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 48
Warning (10240): Verilog HDL Always Construct warning at VGA SNES Movement Decoder.sv(18): inferring latch(es) for variable "Row_out", which holds its previous value in one or more paths through the always construct File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Warning (10240): Verilog HDL Always Construct warning at VGA SNES Movement Decoder.sv(18): inferring latch(es) for variable "Col_out", which holds its previous value in one or more paths through the always construct File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[0]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[1]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[2]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[3]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[4]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[5]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[6]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[7]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[8]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Col_out[9]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[0]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[1]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[2]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[3]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[4]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[5]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[6]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[7]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[8]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Info (10041): Inferred latch for "Row_out[9]" at VGA SNES Movement Decoder.sv(18) File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[0] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[1] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[2] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[3] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[4] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Down
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[5] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[6] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Warning (13012): Latch VGA_SNES_Movement_Decoder:inst10|Row_out[7] has unsafe behavior File: O:/ECE 271/Final Project Group 3/VGA SNES Movement Decoder.sv Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Up
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 184 logic cells
    Info (21064): Implemented 12 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Fri Aug 14 12:03:32 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


