<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//ENhttp://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Power Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper { width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre;  border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Power Messages</a>
<ul>
<li><a href="#Configure_Info" style=" font-size: 14px;">Configure Information</a></li>
</ul>
</li>
<li><a href="#Summary" style=" font-size: 16px;">Power Summary</a>
<ul>
<li><a href="#Power_Info" style=" font-size: 14px;">Power Information</a></li>
<li><a href="#Thermal_Info" style=" font-size: 14px;">Thermal Information</a></li>
<li><a href="#Supply_Summary" style=" font-size: 14px;">Supply Information</a></li>
</ul>
</li>
<li><a href="#Detail" style=" font-size: 16px;">Power Details</a>
<ul>
<li><a href="#By_Block_Type" style=" font-size: 14px;">Power By Block Type</a></li>
<li><a href="#By_Hierarchy" style=" font-size: 14px;">Power By Hierarchy</a></li>
<li><a href="#By_Clock_Domain" style=" font-size: 14px;">Power By Clock Domain</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Power Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Power Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>/Users/edanuff/.claude-worktrees/a2fpga_core/mystifying-bohr/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Feb  8 23:28:54 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h2><a name="Configure_Info">Configure Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Grade</td>
<td>Commercial</td>
</tr>
<tr>
<td class="label">Process</td>
<td>Typical</td>
</tr>
<tr>
<td class="label">Ambient Temperature</td>
<td>25.000
</tr>
<tr>
<td class="label">Use Custom Theta JA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Heat Sink</td>
<td>None</td>
</tr>
<tr>
<td class="label">Air Flow</td>
<td>LFM_0</td>
</tr>
<tr>
<td class="label">Use Custom Theta SA</td>
<td>false</td>
</tr>
<tr>
<td class="label">Board Thermal Model</td>
<td>None</td>
</tr>
<tr>
<td class="label">Use Custom Theta JB</td>
<td>false</td>
</tr>
<tr>
<td class="label">Related Vcd File</td>
<td></td>
</tr>
<tr>
<td class="label">Related Saif File</td>
<td></td>
</tr>
<tr>
<td class="label">Filter Glitches</td>
<td>false</td>
</tr>
<tr>
<td class="label">Default IO Toggle Rate</td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Default Remain Toggle Rate</td>
<td>0.125</td>
</tr>
</table>
<h1><a name="Summary">Power Summary</a></h1>
<h2><a name="Power_Info">Power Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Total Power (mW)</td>
<td>459.906</td>
</tr>
<tr>
<td class="label">Quiescent Power (mW)</td>
<td>71.810</td>
</tr>
<tr>
<td class="label">Dynamic Power (mW)</td>
<td>388.096</td>
</tr>
</table>
<h2><a name="Thermal_Info">Thermal Information:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Junction Temperature</td>
<td>32.889</td>
</tr>
<tr>
<td class="label">Theta JA</td>
<td>17.153</td>
</tr>
<tr>
<td class="label">Max Allowed Ambient Temperature</td>
<td>77.111</td>
</tr>
</table>
<h2><a name="Supply_Summary">Supply Information:</a></h2>
<table class="summary_table">
<tr>
<th class="label">Voltage Source</th>
<th class="label">Voltage</th>
<th class="label">Dynamic Current(mA)</th>
<th class="label">Quiescent Current(mA)</th>
<th class="label">Power(mW)</th>
</tr>
<tr>
<td>VCC</td>
<td>0.900</td>
<td>385.554</td>
<td>63.215</td>
<td>403.893</td>
</tr>
<tr>
<td>VCCX</td>
<td>3.300</td>
<td>3.999</td>
<td>4.000</td>
<td>26.396</td>
</tr>
<tr>
<td>VCCIO15</td>
<td>1.500</td>
<td>15.131</td>
<td>0.128</td>
<td>22.889</td>
</tr>
<tr>
<td>VCCIO33</td>
<td>3.300</td>
<td>1.577</td>
<td>0.462</td>
<td>6.729</td>
</tr>
</table>
<h1><a name="Detail">Power Details</a></h1>
<h2><a name="By_Block_Type">Power By Block Type:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Block Type</th>
<th class="label">Total Power(mW)</th>
<th class="label">Static Power(mW)</th>
<th class="label">Average Toggle Rate(millions of transitions/sec)</th>
</tr>
<tr>
<td>Logic</td>
<td>5.193</td>
<td>NA</td>
<td>7.751</td>
</tr>
<tr>
<td>IO</td>
<td>56.705
<td>11.498
<td>24.320
</tr>
<tr>
<td>BSRAM</td>
<td>268.870
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>PLL</td>
<td>42.567
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DDRDLL</td>
<td>24.634
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DQS</td>
<td>61.825
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>DSP</td>
<td>1.589
<td>NA</td>
<td>6.686
</tr>
</table>
<h2><a name="By_Hierarchy">Power By Hierarchy:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Hierarchy Entity</th>
<th class="label">Total Power(mW)</th>
<th class="label">Block Dynamic Power(mW)</th>
</tr>
<tr>
<td>top</td>
<td>404.678</td>
<td>404.678(404.456)</td>
<tr>
<td>top/apple_bus/</td>
<td>0.024</td>
<td>0.024(0.001)</td>
<tr>
<td>top/apple_bus/a2bus_timing_inst/</td>
<td>0.001</td>
<td>0.001(0.001)</td>
<tr>
<td>top/apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_7M/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi0/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_phi1/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/apple_bus/a2bus_timing_inst/gen_no_denoise.cdc_q3/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/apple_memory/</td>
<td>75.384</td>
<td>75.384(75.344)</td>
<tr>
<td>top/apple_memory/hires_aux_2000_5FFF/</td>
<td>21.417</td>
<td>21.417(0.000)</td>
<tr>
<td>top/apple_memory/hires_aux_6000_9FFF/</td>
<td>21.416</td>
<td>21.416(0.000)</td>
<tr>
<td>top/apple_memory/hires_main_2000_5FFF/</td>
<td>21.416</td>
<td>21.416(0.000)</td>
<tr>
<td>top/apple_memory/text_vram/</td>
<td>11.094</td>
<td>11.094(0.000)</td>
<tr>
<td>top/apple_speaker/</td>
<td>0.009</td>
<td>0.009(0.000)</td>
<tr>
<td>top/apple_video_fb/</td>
<td>0.346</td>
<td>0.346(0.000)</td>
<tr>
<td>top/cdc_esp_sclk/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/clocks_pll/</td>
<td>16.282</td>
<td>16.282(0.000)</td>
<tr>
<td>top/esp32_ospi/</td>
<td>8.468</td>
<td>8.468(0.079)</td>
<tr>
<td>top/esp32_ospi/proto/</td>
<td>0.079</td>
<td>0.079(0.000)</td>
<tr>
<td>top/mockingboard/</td>
<td>0.400</td>
<td>0.400(0.399)</td>
<tr>
<td>top/mockingboard/m6522_left/</td>
<td>0.076</td>
<td>0.076(0.000)</td>
<tr>
<td>top/mockingboard/m6522_right/</td>
<td>0.075</td>
<td>0.075(0.000)</td>
<tr>
<td>top/mockingboard/psg_left/</td>
<td>0.124</td>
<td>0.124(0.000)</td>
<tr>
<td>top/mockingboard/psg_right/</td>
<td>0.124</td>
<td>0.124(0.000)</td>
<tr>
<td>top/scan_timer/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/sg/</td>
<td>0.978</td>
<td>0.978(0.956)</td>
<tr>
<td>top/sg/doc5503/</td>
<td>0.956</td>
<td>0.956(0.518)</td>
<tr>
<td>top/sg/doc5503/acc_ram/</td>
<td>0.153</td>
<td>0.153(0.000)</td>
<tr>
<td>top/sg/doc5503/control_ram/</td>
<td>0.032</td>
<td>0.032(0.000)</td>
<tr>
<td>top/sg/doc5503/fh_ram/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/sg/doc5503/fl_ram/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/sg/doc5503/rts_ram/</td>
<td>0.045</td>
<td>0.045(0.000)</td>
<tr>
<td>top/sg/doc5503/vol_ram/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/sg/doc5503/wds_ram/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/sg/doc5503/wtp_ram/</td>
<td>0.058</td>
<td>0.058(0.000)</td>
<tr>
<td>top/slotmaker/</td>
<td>0.004</td>
<td>0.004(0.000)</td>
<tr>
<td>top/sound_ram/</td>
<td>81.742</td>
<td>81.742(81.742)</td>
<tr>
<td>top/sound_ram/bram/</td>
<td>81.742</td>
<td>81.742(0.000)</td>
<tr>
<td>top/superserial/</td>
<td>0.312</td>
<td>0.312(0.310)</td>
<tr>
<td>top/superserial/COM2/</td>
<td>0.059</td>
<td>0.059(0.042)</td>
<tr>
<td>top/superserial/COM2/uart_rx_inst/</td>
<td>0.023</td>
<td>0.023(0.000)</td>
<tr>
<td>top/superserial/COM2/uart_tx_inst/</td>
<td>0.019</td>
<td>0.019(0.000)</td>
<tr>
<td>top/superserial/rom/</td>
<td>0.250</td>
<td>0.250(0.000)</td>
<tr>
<td>top/supersprite/</td>
<td>12.252</td>
<td>12.252(12.224)</td>
<tr>
<td>top/supersprite/ssp_psg/</td>
<td>0.126</td>
<td>0.126(0.000)</td>
<tr>
<td>top/supersprite/vdp/</td>
<td>12.099</td>
<td>12.099(12.099)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/</td>
<td>12.099</td>
<td>12.099(12.098)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_counters/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_cpu/</td>
<td>0.204</td>
<td>0.204(0.000)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_sprites/</td>
<td>0.066</td>
<td>0.066(0.000)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_tiles/</td>
<td>1.134</td>
<td>1.134(0.000)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_vram/</td>
<td>10.694</td>
<td>10.694(10.671)</td>
<tr>
<td>top/supersprite/vdp/f18a_core/inst_vram/inst_ram/</td>
<td>10.671</td>
<td>10.671(0.000)</td>
<tr>
<td>top/u_ddr3_fb/</td>
<td>207.913</td>
<td>207.913(207.042)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/</td>
<td>0.514</td>
<td>0.514(0.468)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/serializer/</td>
<td>0.008</td>
<td>0.008(0.000)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/tmds_gen[0].tmds_channel/</td>
<td>0.052</td>
<td>0.052(0.000)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/tmds_gen[1].tmds_channel/</td>
<td>0.048</td>
<td>0.048(0.000)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/tmds_gen[2].tmds_channel/</td>
<td>0.050</td>
<td>0.050(0.000)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/true_hdmi_output.packet_assembler/</td>
<td>0.111</td>
<td>0.111(0.000)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/</td>
<td>0.200</td>
<td>0.200(0.050)</td>
<tr>
<td>top/u_ddr3_fb/hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/</td>
<td>0.050</td>
<td>0.050(0.000)</td>
<tr>
<td>top/u_ddr3_fb/pll_ddr3_inst/</td>
<td>10.746</td>
<td>10.746(0.000)</td>
<tr>
<td>top/u_ddr3_fb/pll_hdmi_inst/</td>
<td>15.539</td>
<td>15.539(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_asyncfifo/</td>
<td>28.151</td>
<td>28.151(0.003)</td>
<tr>
<td>top/u_ddr3_fb/u_asyncfifo/read_ptr_grey_sync/</td>
<td>0.001</td>
<td>0.001(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_asyncfifo/write_ptr_grey_sync/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/</td>
<td>152.087</td>
<td>152.087(152.087)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/</td>
<td>152.087</td>
<td>152.087(152.087)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/</td>
<td>119.187</td>
<td>119.187(94.470)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/ddr_sync/</td>
<td>0.015</td>
<td>0.015(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_init/</td>
<td>0.204</td>
<td>0.204(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/</td>
<td>93.996</td>
<td>93.996(93.991)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/</td>
<td>46.965</td>
<td>46.965(46.906)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>30.934</td>
<td>30.934(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>15.971</td>
<td>15.971(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/</td>
<td>46.963</td>
<td>46.963(46.904)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/</td>
<td>30.932</td>
<td>30.932(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/</td>
<td>15.971</td>
<td>15.971(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/</td>
<td>0.010</td>
<td>0.010(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/</td>
<td>0.042</td>
<td>0.042(0.026)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/</td>
<td>0.026</td>
<td>0.026(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/</td>
<td>0.000</td>
<td>0.000(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib/</td>
<td>0.083</td>
<td>0.083(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/</td>
<td>0.033</td>
<td>0.033(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_init_rmove_mod/</td>
<td>0.138</td>
<td>0.138(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/</td>
<td>32.900</td>
<td>32.900(32.845)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_cmd0/</td>
<td>0.136</td>
<td>0.136(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/</td>
<td>32.603</td>
<td>32.603(32.542)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/</td>
<td>32.542</td>
<td>32.542(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gwmc_bank_ctrl/</td>
<td>0.087</td>
<td>0.087(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gwmc_rank_ctrl/</td>
<td>0.018</td>
<td>0.018(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/gwmc_timing_ctrl/</td>
<td>0.002</td>
<td>0.002(0.000)</td>
<tr>
<td>top/u_ddr3_fb/u_pll_mDRP_intf/</td>
<td>0.005</td>
<td>0.005(0.000)</td>
<tr>
<td>top/vgc_fb/</td>
<td>0.334</td>
<td>0.334(0.000)</td>
</table>
<h2><a name="By_Clock_Domain">Power By Clock Domain:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Domain</th>
<th class="label">Clock Frequency(Mhz)</th>
<th class="label">Total Dynamic Power(mW)</th>
</tr>
<tr>
<td>NO CLOCK DOMAIN</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>clk_logic</td>
<td>54.000</td>
<td>192.331</td>
</tr>
<tr>
<td>clk1x</td>
<td>74.239</td>
<td>98.845</td>
</tr>
<tr>
<td>clk_g</td>
<td>50.000</td>
<td>16.308</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>27.000</td>
<td>10.747</td>
</tr>
<tr>
<td>clk4x</td>
<td>297.000</td>
<td>86.474</td>
</tr>
<tr>
<td>u_ddr3_fb/pll_hdmi_inst/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>371.195</td>
<td>0.009</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
