{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572604571599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572604571600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 10:36:11 2019 " "Processing started: Fri Nov 01 10:36:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572604571600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604571600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLightLab -c TrafficLightLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLightLab -c TrafficLightLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604571600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572604572272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572604572272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightlab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trafficlightlab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficLightLab-behaviour " "Found design unit 1: TrafficLightLab-behaviour" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572604581893 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficLightLab " "Found entity 1: TrafficLightLab" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572604581893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604581893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLightLab " "Elaborating entity \"TrafficLightLab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572604582038 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PedLight1 TrafficLightLab.vhd(48) " "VHDL Process Statement warning at TrafficLightLab.vhd(48): inferring latch(es) for signal or variable \"PedLight1\", which holds its previous value in one or more paths through the process" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572604582091 "|TrafficLightLab"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PedLight2 TrafficLightLab.vhd(48) " "VHDL Process Statement warning at TrafficLightLab.vhd(48): inferring latch(es) for signal or variable \"PedLight2\", which holds its previous value in one or more paths through the process" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572604582091 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[0\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[0\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582096 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[1\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[1\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582096 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[2\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[2\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582096 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[3\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[3\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582096 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[4\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[4\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582097 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[5\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[5\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582097 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[6\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[6\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582097 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight2\[7\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight2\[7\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582097 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[0\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[0\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582097 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[1\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[1\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582098 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[2\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[2\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582099 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[3\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[3\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582099 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[4\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[4\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582099 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[5\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[5\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582099 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[6\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[6\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582100 "|TrafficLightLab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PedLight1\[7\] TrafficLightLab.vhd(48) " "Inferred latch for \"PedLight1\[7\]\" at TrafficLightLab.vhd(48)" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604582100 "|TrafficLightLab"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[0\] GND " "Pin \"PedLight1\[0\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[1\] GND " "Pin \"PedLight1\[1\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[2\] GND " "Pin \"PedLight1\[2\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[3\] GND " "Pin \"PedLight1\[3\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[4\] GND " "Pin \"PedLight1\[4\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[5\] GND " "Pin \"PedLight1\[5\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[6\] VCC " "Pin \"PedLight1\[6\]\" is stuck at VCC" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight1\[7\] VCC " "Pin \"PedLight1\[7\]\" is stuck at VCC" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[0\] GND " "Pin \"PedLight2\[0\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[1\] GND " "Pin \"PedLight2\[1\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[2\] GND " "Pin \"PedLight2\[2\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[3\] GND " "Pin \"PedLight2\[3\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[4\] GND " "Pin \"PedLight2\[4\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[5\] GND " "Pin \"PedLight2\[5\]\" is stuck at GND" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[6\] VCC " "Pin \"PedLight2\[6\]\" is stuck at VCC" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PedLight2\[7\] VCC " "Pin \"PedLight2\[7\]\" is stuck at VCC" {  } { { "TrafficLightLab.vhd" "" { Text "G:/Documents/GitHub/TrafficLightsController/TrafficLightLab.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572604583194 "|TrafficLightLab|PedLight2[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572604583194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572604583269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572604584183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572604584183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572604584651 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572604584651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572604584651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572604584651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "776 " "Peak virtual memory: 776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572604584747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 10:36:24 2019 " "Processing ended: Fri Nov 01 10:36:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572604584747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572604584747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572604584747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572604584747 ""}
