# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do intro_uppgift_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gillj/Documents/AGSTU/Intro/intro_uppgift_2/intro_uppgift_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:09 on Aug 17,2017
# vcom -reportprogress 300 -93 -work work C:/Users/gillj/Documents/AGSTU/Intro/intro_uppgift_2/intro_uppgift_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity intro_uppgift_2
# -- Compiling architecture BEHAVIORAL of intro_uppgift_2
# End time: 15:22:09 on Aug 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/gillj/Documents/AGSTU/Intro/intro_uppgift_2/simulation/modelsim/intro_uppgift_2.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:09 on Aug 17,2017
# vcom -reportprogress 300 -93 -work work C:/Users/gillj/Documents/AGSTU/Intro/intro_uppgift_2/simulation/modelsim/intro_uppgift_2.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity intro_uppgift_2_vhd_tst
# -- Compiling architecture intro_uppgift_2_arch of intro_uppgift_2_vhd_tst
# End time: 15:22:09 on Aug 17,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  intro_uppgift_2_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" intro_uppgift_2_vhd_tst 
# Start time: 15:22:12 on Aug 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.intro_uppgift_2_vhd_tst(intro_uppgift_2_arch)
# Loading work.intro_uppgift_2(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 15:24:17 on Aug 17,2017, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
