`timescale 1 ns / 1 ns module uqvLjntlnH7bHWdeNpi7fH (p0E5U5ysrwNYFWhaD6aOTT, c2UJNE6Z3dXlstgbJ1NhIFE, DKtuEu8YDlDAVk5CGQsPXB, EQen1uPbgSJA8J6nEVg0ND, xj2txhdk3kH1ioK0rKOVrG, uOn8xptjPn4oXI20C97JlF, SiYGzH7UMm33KK50aqTAhB, b1D8wSsV4Ksuy5G0qxKYMs); input p0E5U5ysrwNYFWhaD6aOTT; input c2UJNE6Z3dXlstgbJ1NhIFE; input DKtuEu8YDlDAVk5CGQsPXB; input EQen1uPbgSJA8J6nEVg0ND; input xj2txhdk3kH1ioK0rKOVrG; output signed [11:0] uOn8xptjPn4oXI20C97JlF; output signed [11:0] SiYGzH7UMm33KK50aqTAhB; output b1D8wSsV4Ksuy5G0qxKYMs; reg m3nbJWwdTyR9p4rkAeWi0; wire FAAkxE3K1go1wz7KUzVBeE; wire signed [11:0] rrV7QhYgBeb3GpMUvOSMVB [0:1]; wire signed [11:0] REDZ9WcWmkYFNWDKFATfwF; wire signed [11:0] GqZT8IZpHI5X8WhxNEPIiH; reg signed [11:0] dpjvKV6fBgggTlsxS40ys; reg signed [11:0] zw8K95hs63g6dFxT1siSvC; reg [0:1] M24GxzLQ2tBnzhExtAi4hB; wire [0:1] ssxwZJVrRXqkdpyoDrgBSB; wire TMzHDToQb6wF70FGlfuHQF; wire l1FOqvcrQrMpPXxOOLpgyC; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : XGI7sMePZe4d6LRkIR1OoC if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin m3nbJWwdTyR9p4rkAeWi0 <= 1'b0; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin m3nbJWwdTyR9p4rkAeWi0 <= EQen1uPbgSJA8J6nEVg0ND; end end end assign FAAkxE3K1go1wz7KUzVBeE = m3nbJWwdTyR9p4rkAeWi0; assign rrV7QhYgBeb3GpMUvOSMVB[0] = 12'sb110000000000; assign rrV7QhYgBeb3GpMUvOSMVB[1] = 12'sb010000000000; assign REDZ9WcWmkYFNWDKFATfwF = rrV7QhYgBeb3GpMUvOSMVB[FAAkxE3K1go1wz7KUzVBeE]; assign GqZT8IZpHI5X8WhxNEPIiH = 12'sb000000000000; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : vC4t20YIJTNPWxxRk1gcpE if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin dpjvKV6fBgggTlsxS40ys <= 12'sb000000000000; zw8K95hs63g6dFxT1siSvC <= 12'sb000000000000; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin dpjvKV6fBgggTlsxS40ys <= REDZ9WcWmkYFNWDKFATfwF; zw8K95hs63g6dFxT1siSvC <= GqZT8IZpHI5X8WhxNEPIiH; end end end assign uOn8xptjPn4oXI20C97JlF = dpjvKV6fBgggTlsxS40ys; assign SiYGzH7UMm33KK50aqTAhB = zw8K95hs63g6dFxT1siSvC; always @(posedge p0E5U5ysrwNYFWhaD6aOTT) begin : SHj0RNqxwenlaEaT9QfvJF if (c2UJNE6Z3dXlstgbJ1NhIFE == 1'b1) begin M24GxzLQ2tBnzhExtAi4hB[0] <= 1'b0; M24GxzLQ2tBnzhExtAi4hB[1] <= 1'b0; end else begin if (DKtuEu8YDlDAVk5CGQsPXB) begin M24GxzLQ2tBnzhExtAi4hB[0] <= ssxwZJVrRXqkdpyoDrgBSB[0]; M24GxzLQ2tBnzhExtAi4hB[1] <= ssxwZJVrRXqkdpyoDrgBSB[1]; end end end assign TMzHDToQb6wF70FGlfuHQF = M24GxzLQ2tBnzhExtAi4hB[1]; assign ssxwZJVrRXqkdpyoDrgBSB[0] = xj2txhdk3kH1ioK0rKOVrG; assign ssxwZJVrRXqkdpyoDrgBSB[1] = M24GxzLQ2tBnzhExtAi4hB[0]; assign b1D8wSsV4Ksuy5G0qxKYMs = TMzHDToQb6wF70FGlfuHQF; endmodule