

================================================================
== Vitis HLS Report for 'mlkem_top'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      269|      269|  0.896 us|  0.896 us|  267|  267|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                  |               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |     Instance     |     Module    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------+---------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |read_phase_U0     |read_phase     |        1|      260|  3.330 ns|  0.866 us|    1|  260|                                             no|
        |entry_proc_U0     |entry_proc     |        0|        0|      0 ns|      0 ns|    0|    0|                                             no|
        |process_phase_U0  |process_phase  |      266|      266|  0.886 us|  0.886 us|  266|  266|                                             no|
        |write_phase_U0    |write_phase    |      258|      258|  0.859 us|  0.859 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------+---------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        2|     -|     417|     181|    -|
|Instance         |        0|     7|     672|     639|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     7|    1091|     850|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+-----+-----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U   |control_s_axi  |        0|   0|   74|  104|    0|
    |entry_proc_U0     |entry_proc     |        0|   0|    3|   29|    0|
    |process_phase_U0  |process_phase  |        0|   7|  549|  264|    0|
    |read_phase_U0     |read_phase     |        0|   0|   34|  146|    0|
    |write_phase_U0    |write_phase    |        0|   0|   12|   96|    0|
    +------------------+---------------+---------+----+-----+-----+-----+
    |Total             |               |        0|   7|  672|  639|    0|
    +------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |coeff_stream_U   |        1|  159|   0|    -|   256|   16|     4096|
    |mode_c_U         |        0|   99|   0|    -|     3|   32|       96|
    |result_stream_U  |        1|  159|   0|    -|   256|   16|     4096|
    +-----------------+---------+-----+----+-----+------+-----+---------+
    |Total            |        2|  417|   0|    0|   515|   64|     8288|
    +-----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_phase_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_phase_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_phase_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_phase_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|            mlkem_top|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|            mlkem_top|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|            mlkem_top|  return value|
|in_stream_TDATA        |   in|   32|        axis|   in_stream_V_data_V|       pointer|
|in_stream_TKEEP        |   in|    4|        axis|   in_stream_V_keep_V|       pointer|
|in_stream_TSTRB        |   in|    4|        axis|   in_stream_V_strb_V|       pointer|
|in_stream_TLAST        |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TVALID       |   in|    1|        axis|   in_stream_V_last_V|       pointer|
|in_stream_TREADY       |  out|    1|        axis|   in_stream_V_last_V|       pointer|
|out_stream_TDATA       |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TKEEP       |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB       |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TLAST       |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TVALID      |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TREADY      |   in|    1|        axis|  out_stream_V_last_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

