LIBRARY ieee;
USE ieee.std_logic_1164.all;

Entity latch1 IS
	PORT(A: IN_STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8 bit A input
	Resetn, Clock:IN STD_LOGIC; -- 1 bit clock input and 1 bit reset input bit
	Q:OUT STD_LOGIC_VECTOR(7 DOWN TO 0));
END latch1;
Architecture behavior of latch1 IS
	BEGIN 
	PROCESS(Resetn, Clock)--Process takes reset and clock as inputs
	BEGIN
		IF resetn = '0' THEN -- Process takes reset and clocks as inputs
		BEGIN
			IF Resetn='0' THEN
				Q <= "00000000")
			ELSIF Clock'EVENT AND Clock = '1' THEN -- Level Sensitive Clock
				Q<=A;
			END IF;
			END PROCESS;
		End Behavior;