// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module MemoryBus(
  input         auto_buffer_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_buffer_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_buffer_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_buffer_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_buffer_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [27:0] auto_buffer_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_buffer_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_buffer_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_buffer_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_buffer_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_buffer_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_buffer_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_buffer_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_fixedClockNode_out_1_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_fixedClockNode_out_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_fixedClockNode_out_0_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_mbus_clock_groups_in_member_mbus_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_mbus_clock_groups_in_member_mbus_0_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_bus_xing_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_bus_xing_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_bus_xing_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_bus_xing_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_bus_xing_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_bus_xing_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_bus_xing_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_bus_xing_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_bits_corrupt	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _picker_auto_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_1_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [63:0] _picker_auto_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [63:0] _picker_auto_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_in_0_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [2:0]  _picker_auto_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [31:0] _picker_auto_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [7:0]  _picker_auto_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire [63:0] _picker_auto_out_0_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _picker_auto_out_0_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  wire        _fixer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [2:0]  _fixer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [31:0] _fixer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [7:0]  _fixer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire [63:0] _fixer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _fixer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
  wire        _mbus_xbar_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [63:0] _mbus_xbar_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_out_1_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_1_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_1_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_1_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [27:0] _mbus_xbar_auto_out_1_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [7:0]  _mbus_xbar_auto_out_1_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [63:0] _mbus_xbar_auto_out_1_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_out_1_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [2:0]  _mbus_xbar_auto_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [31:0] _mbus_xbar_auto_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [7:0]  _mbus_xbar_auto_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire [63:0] _mbus_xbar_auto_out_0_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _mbus_xbar_auto_out_0_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  wire        _fixedClockNode_auto_out_0_clock;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fixedClockNode_auto_out_0_reset;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  FixedClockBroadcast_4 fixedClockNode (	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_clock    (auto_mbus_clock_groups_in_member_mbus_0_clock),
    .auto_in_reset    (auto_mbus_clock_groups_in_member_mbus_0_reset),
    .auto_out_2_clock (auto_fixedClockNode_out_1_clock),
    .auto_out_1_clock (auto_fixedClockNode_out_0_clock),
    .auto_out_1_reset (auto_fixedClockNode_out_0_reset),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );
  TLXbar_6 mbus_xbar (	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .clock                     (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                     (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready           (_mbus_xbar_auto_in_a_ready),
    .auto_in_a_valid           (_fixer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_opcode     (_fixer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_size       (_fixer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_source     (_fixer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_address    (_fixer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_mask       (_fixer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_bits_data       (_fixer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_d_ready           (_fixer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_d_valid           (_mbus_xbar_auto_in_d_valid),
    .auto_in_d_bits_opcode     (_mbus_xbar_auto_in_d_bits_opcode),
    .auto_in_d_bits_size       (_mbus_xbar_auto_in_d_bits_size),
    .auto_in_d_bits_source     (_mbus_xbar_auto_in_d_bits_source),
    .auto_in_d_bits_denied     (_mbus_xbar_auto_in_d_bits_denied),
    .auto_in_d_bits_data       (_mbus_xbar_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt    (_mbus_xbar_auto_in_d_bits_corrupt),
    .auto_out_1_a_ready        (_picker_auto_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_1_a_valid        (_mbus_xbar_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_mbus_xbar_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_size    (_mbus_xbar_auto_out_1_a_bits_size),
    .auto_out_1_a_bits_source  (_mbus_xbar_auto_out_1_a_bits_source),
    .auto_out_1_a_bits_address (_mbus_xbar_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_mask    (_mbus_xbar_auto_out_1_a_bits_mask),
    .auto_out_1_a_bits_data    (_mbus_xbar_auto_out_1_a_bits_data),
    .auto_out_1_d_ready        (_mbus_xbar_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_picker_auto_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_1_d_bits_opcode  (_picker_auto_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_1_d_bits_size    (_picker_auto_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_1_d_bits_source  (_picker_auto_in_1_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_1_d_bits_data    (_picker_auto_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_a_ready        (_picker_auto_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_a_valid        (_mbus_xbar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_mbus_xbar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_size    (_mbus_xbar_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_mbus_xbar_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_mbus_xbar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_mbus_xbar_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_data    (_mbus_xbar_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_mbus_xbar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_picker_auto_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_opcode  (_picker_auto_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_size    (_picker_auto_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_source  (_picker_auto_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_denied  (_picker_auto_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_data    (_picker_auto_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_out_0_d_bits_corrupt (_picker_auto_in_0_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
  );
  TLFIFOFixer_4 fixer (	// @[generators/rocket-chip/src/main/scala/tilelink/FIFOFixer.scala:146:27]
    .auto_in_a_ready         (auto_bus_xing_in_a_ready),
    .auto_in_a_valid         (auto_bus_xing_in_a_valid),
    .auto_in_a_bits_opcode   (auto_bus_xing_in_a_bits_opcode),
    .auto_in_a_bits_size     (auto_bus_xing_in_a_bits_size),
    .auto_in_a_bits_source   (auto_bus_xing_in_a_bits_source),
    .auto_in_a_bits_address  (auto_bus_xing_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_bus_xing_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_bus_xing_in_a_bits_data),
    .auto_in_d_ready         (auto_bus_xing_in_d_ready),
    .auto_in_d_valid         (auto_bus_xing_in_d_valid),
    .auto_in_d_bits_opcode   (auto_bus_xing_in_d_bits_opcode),
    .auto_in_d_bits_size     (auto_bus_xing_in_d_bits_size),
    .auto_in_d_bits_source   (auto_bus_xing_in_d_bits_source),
    .auto_in_d_bits_denied   (auto_bus_xing_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_bus_xing_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_bus_xing_in_d_bits_corrupt),
    .auto_out_a_ready        (_mbus_xbar_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_a_valid        (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fixer_auto_out_a_bits_data),
    .auto_out_d_ready        (_fixer_auto_out_d_ready),
    .auto_out_d_valid        (_mbus_xbar_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_opcode  (_mbus_xbar_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_size    (_mbus_xbar_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_source  (_mbus_xbar_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_denied  (_mbus_xbar_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_data    (_mbus_xbar_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_out_d_bits_corrupt (_mbus_xbar_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
  );
  ProbePicker picker (	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_in_1_a_ready         (_picker_auto_in_1_a_ready),
    .auto_in_1_a_valid         (_mbus_xbar_auto_out_1_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_opcode   (_mbus_xbar_auto_out_1_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_size     (_mbus_xbar_auto_out_1_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_source   (_mbus_xbar_auto_out_1_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_address  (_mbus_xbar_auto_out_1_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_mask     (_mbus_xbar_auto_out_1_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_a_bits_data     (_mbus_xbar_auto_out_1_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_d_ready         (_mbus_xbar_auto_out_1_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_1_d_valid         (_picker_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode   (_picker_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_size     (_picker_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source   (_picker_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_data     (_picker_auto_in_1_d_bits_data),
    .auto_in_0_a_ready         (_picker_auto_in_0_a_ready),
    .auto_in_0_a_valid         (_mbus_xbar_auto_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_opcode   (_mbus_xbar_auto_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_size     (_mbus_xbar_auto_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_source   (_mbus_xbar_auto_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_address  (_mbus_xbar_auto_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_mask     (_mbus_xbar_auto_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_a_bits_data     (_mbus_xbar_auto_out_0_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_d_ready         (_mbus_xbar_auto_out_0_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:42:32]
    .auto_in_0_d_valid         (_picker_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode   (_picker_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_size     (_picker_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source   (_picker_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_denied   (_picker_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data     (_picker_auto_in_0_d_bits_data),
    .auto_in_0_d_bits_corrupt  (_picker_auto_in_0_d_bits_corrupt),
    .auto_out_1_a_ready        (auto_buffer_out_a_ready),
    .auto_out_1_a_valid        (auto_buffer_out_a_valid),
    .auto_out_1_a_bits_opcode  (auto_buffer_out_a_bits_opcode),
    .auto_out_1_a_bits_size    (auto_buffer_out_a_bits_size),
    .auto_out_1_a_bits_source  (auto_buffer_out_a_bits_source),
    .auto_out_1_a_bits_address (auto_buffer_out_a_bits_address),
    .auto_out_1_a_bits_mask    (auto_buffer_out_a_bits_mask),
    .auto_out_1_a_bits_data    (auto_buffer_out_a_bits_data),
    .auto_out_1_d_ready        (auto_buffer_out_d_ready),
    .auto_out_1_d_valid        (auto_buffer_out_d_valid),
    .auto_out_1_d_bits_opcode  (auto_buffer_out_d_bits_opcode),
    .auto_out_1_d_bits_size    (auto_buffer_out_d_bits_size),
    .auto_out_1_d_bits_source  (auto_buffer_out_d_bits_source),
    .auto_out_1_d_bits_data    (auto_buffer_out_d_bits_data),
    .auto_out_0_a_ready        (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_a_valid        (_picker_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_picker_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_size    (_picker_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_picker_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_picker_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_picker_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_data    (_picker_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_picker_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_opcode  (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_size    (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_source  (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_denied  (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_data    (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_corrupt (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  );
  TLInterconnectCoupler_17 coupler_to_memory_controller_port_named_axi4 (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                           (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                           (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_widget_in_a_ready          (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready),
    .auto_widget_in_a_valid          (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_opcode    (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_size      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_source    (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_address   (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_mask      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_a_bits_data      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_d_ready          (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_widget_in_d_valid          (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid),
    .auto_widget_in_d_bits_opcode    (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode),
    .auto_widget_in_d_bits_size      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size),
    .auto_widget_in_d_bits_source    (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source),
    .auto_widget_in_d_bits_denied    (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied),
    .auto_widget_in_d_bits_data      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data),
    .auto_widget_in_d_bits_corrupt   (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt),
    .auto_axi4yank_out_aw_ready      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready),
    .auto_axi4yank_out_aw_valid      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid),
    .auto_axi4yank_out_aw_bits_id    (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id),
    .auto_axi4yank_out_aw_bits_addr  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr),
    .auto_axi4yank_out_aw_bits_len   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len),
    .auto_axi4yank_out_aw_bits_size  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size),
    .auto_axi4yank_out_aw_bits_burst (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst),
    .auto_axi4yank_out_aw_bits_lock  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock),
    .auto_axi4yank_out_aw_bits_cache (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache),
    .auto_axi4yank_out_aw_bits_prot  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot),
    .auto_axi4yank_out_aw_bits_qos   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos),
    .auto_axi4yank_out_w_ready       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready),
    .auto_axi4yank_out_w_valid       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid),
    .auto_axi4yank_out_w_bits_data   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data),
    .auto_axi4yank_out_w_bits_strb   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb),
    .auto_axi4yank_out_w_bits_last   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last),
    .auto_axi4yank_out_b_ready       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready),
    .auto_axi4yank_out_b_valid       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid),
    .auto_axi4yank_out_b_bits_id     (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id),
    .auto_axi4yank_out_b_bits_resp   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp),
    .auto_axi4yank_out_ar_ready      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready),
    .auto_axi4yank_out_ar_valid      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid),
    .auto_axi4yank_out_ar_bits_id    (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id),
    .auto_axi4yank_out_ar_bits_addr  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr),
    .auto_axi4yank_out_ar_bits_len   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len),
    .auto_axi4yank_out_ar_bits_size  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size),
    .auto_axi4yank_out_ar_bits_burst (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst),
    .auto_axi4yank_out_ar_bits_lock  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock),
    .auto_axi4yank_out_ar_bits_cache (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache),
    .auto_axi4yank_out_ar_bits_prot  (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot),
    .auto_axi4yank_out_ar_bits_qos   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos),
    .auto_axi4yank_out_r_ready       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready),
    .auto_axi4yank_out_r_valid       (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid),
    .auto_axi4yank_out_r_bits_id     (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id),
    .auto_axi4yank_out_r_bits_data   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data),
    .auto_axi4yank_out_r_bits_resp   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp),
    .auto_axi4yank_out_r_bits_last   (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last),
    .auto_tl_in_a_ready              (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),
    .auto_tl_in_a_valid              (_picker_auto_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_opcode        (_picker_auto_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_size          (_picker_auto_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_source        (_picker_auto_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_address       (_picker_auto_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_mask          (_picker_auto_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_a_bits_data          (_picker_auto_out_0_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_d_ready              (_picker_auto_out_0_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/ProbePicker.scala:66:28]
    .auto_tl_in_d_valid              (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode        (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size          (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source        (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_denied        (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),
    .auto_tl_in_d_bits_data          (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),
    .auto_tl_in_d_bits_corrupt       (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt),
    .auto_tl_out_a_ready             (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_a_valid             (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode       (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_size         (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source       (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask         (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data         (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data),
    .auto_tl_out_d_ready             (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready),
    .auto_tl_out_d_valid             (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_opcode       (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_size         (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_source       (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_denied       (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_data         (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_tl_out_d_bits_corrupt      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  );
endmodule

