# Wire Connection Module

## Overview
This Verilog module demonstrates a basic wire connection where the input signal is directly assigned to the output. It helps reinforce the understanding of signal propagation and the `assign` statement in hardware design.

## Module Functionality
- **Module Name:** `top_module`
- **Input:** `in` — single-bit input signal  
- **Output:** `out` — directly follows the value of `in`

## Use Case
This module is a fundamental example used in introductory Verilog courses and HDLBits exercises to understand combinational logic wiring.

## File Included

| File Name       | Description                                |
|------------------|--------------------------------------------|
| `top_module.v`   | Verilog code for direct input-to-output wiring |

## Related HDLBits Exercise
This module corresponds to the HDLBits problem:  
[Wire](https://hdlbits.01xz.net/wiki/Wire)
