static void F_1 ( unsigned int V_1 , unsigned int V_2 )\r\n{\r\nunsigned long V_3 ;\r\nunsigned int V_4 ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_3 = V_6 ;\r\nbreak;\r\ncase V_7 :\r\nV_3 = V_8 ;\r\nbreak;\r\ndefault:\r\nF_2 () ;\r\nbreak;\r\n}\r\nasm volatile("ptesync" : : : "memory");\r\nfor ( V_4 = 0 ; V_4 < V_1 ; V_4 ++ ) {\r\nasm volatile("tlbiel %0" : : "r" (rb));\r\nV_3 += 1 << V_9 ;\r\n}\r\nasm volatile("ptesync" : : : "memory");\r\n}\r\nvoid F_3 ( unsigned int V_2 )\r\n{\r\nF_1 ( V_10 , V_2 ) ;\r\n}\r\nvoid F_4 ( unsigned int V_2 )\r\n{\r\nF_1 ( V_11 , V_2 ) ;\r\n}\r\nvoid F_5 ( unsigned int V_2 )\r\n{\r\nif ( F_6 () )\r\nF_1 ( V_12 , V_2 ) ;\r\nF_1 ( V_13 , V_2 ) ;\r\n}\r\nstatic void F_7 ( void )\r\n{\r\nstruct V_14 * V_15 ;\r\nunsigned long V_4 , V_16 ;\r\nasm volatile("slbmte %0,%0; slbia" : : "r" (0));\r\n#ifdef F_8\r\nif ( F_9 () -> V_17 . V_18 )\r\nreturn;\r\n#endif\r\nV_15 = F_10 () ;\r\nif ( ! V_15 )\r\nreturn;\r\nV_16 = F_11 ( V_19 , F_12 ( V_15 -> V_20 ) , V_21 ) ;\r\nfor ( V_4 = 0 ; V_4 < V_16 ; V_4 ++ ) {\r\nunsigned long V_3 = F_13 ( V_15 -> V_22 [ V_4 ] . V_23 ) ;\r\nunsigned long V_24 = F_13 ( V_15 -> V_22 [ V_4 ] . V_25 ) ;\r\nV_3 = ( V_3 & ~ 0xFFFul ) | V_4 ;\r\nasm volatile("slbmte %0,%1" : : "r" (rs), "r" (rb));\r\n}\r\n}\r\nstatic long F_14 ( T_1 V_26 , T_1 V_27 )\r\n{\r\nlong V_28 = 1 ;\r\n#ifdef F_15\r\nif ( V_26 & V_27 ) {\r\nF_7 () ;\r\nV_26 &= ~ ( V_27 ) ;\r\n}\r\nif ( V_26 & V_29 ) {\r\nif ( V_30 && V_30 -> V_31 )\r\nV_30 -> V_31 ( V_5 ) ;\r\nV_26 &= ~ V_29 ;\r\n}\r\n#endif\r\nif ( V_26 & 0xffffffffUL )\r\nV_28 = 0 ;\r\nreturn V_28 ;\r\n}\r\nstatic long F_16 ( T_1 V_26 )\r\n{\r\nreturn F_14 ( V_26 , V_32 ) ;\r\n}\r\nstatic long F_17 ( T_1 V_33 )\r\n{\r\nlong V_28 = 0 ;\r\nswitch ( F_18 ( V_33 ) ) {\r\ncase 0 :\r\nbreak;\r\n#ifdef F_15\r\ncase V_34 :\r\ncase V_35 :\r\nF_7 () ;\r\nV_28 = 1 ;\r\nbreak;\r\ncase V_36 :\r\nif ( V_30 && V_30 -> V_31 ) {\r\nV_30 -> V_31 ( V_5 ) ;\r\nV_28 = 1 ;\r\n}\r\nbreak;\r\n#endif\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_28 ;\r\n}\r\nstatic long F_19 ( T_1 V_33 )\r\n{\r\nlong V_28 = 0 ;\r\nV_28 = F_17 ( V_33 ) ;\r\n#ifdef F_15\r\nif ( F_18 ( V_33 ) == V_37 ) {\r\nF_7 () ;\r\nV_28 = 1 ;\r\n}\r\n#endif\r\nreturn V_28 ;\r\n}\r\nstatic void F_20 ( struct V_38 * V_39 , T_1 V_33 )\r\n{\r\nswitch ( F_18 ( V_33 ) ) {\r\ncase V_34 :\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_44 ;\r\nbreak;\r\ncase V_35 :\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_45 ;\r\nbreak;\r\ncase V_36 :\r\nV_39 -> V_40 = V_46 ;\r\nV_39 -> V_42 . V_47 = V_48 ;\r\nbreak;\r\ncase V_49 :\r\ncase V_50 :\r\nV_39 -> V_40 = V_51 ;\r\nV_39 -> V_42 . V_52 = V_53 ;\r\nbreak;\r\ncase V_54 :\r\nV_39 -> V_40 = V_51 ;\r\nV_39 -> V_42 . V_52 =\r\nV_55 ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_21 ( struct V_38 * V_39 , T_1 V_33 )\r\n{\r\nF_20 ( V_39 , V_33 ) ;\r\nif ( F_18 ( V_33 ) == V_37 ) {\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_56 ;\r\n}\r\n}\r\nstatic void F_22 ( struct V_38 * V_39 , T_1 V_26 )\r\n{\r\nif ( V_26 & V_57 ) {\r\nV_39 -> V_40 = V_51 ;\r\nV_39 -> V_42 . V_52 = V_58 ;\r\n} else if ( V_26 & V_59 ) {\r\nV_39 -> V_40 = V_51 ;\r\nV_39 -> V_42 . V_52 =\r\nV_60 ;\r\n} else if ( V_26 & V_61 ) {\r\nV_39 -> V_40 = V_62 ;\r\nV_39 -> V_42 . V_63 = V_64 ;\r\n} else if ( V_26 & V_65 ) {\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_45 ;\r\n} else if ( V_26 & V_66 ) {\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_44 ;\r\n} else if ( V_26 & V_29 ) {\r\nV_39 -> V_40 = V_46 ;\r\nV_39 -> V_42 . V_47 = V_48 ;\r\n} else if ( V_26 & V_67 ) {\r\nV_39 -> V_40 = V_41 ;\r\nV_39 -> V_42 . V_43 = V_56 ;\r\n}\r\n}\r\nstatic long F_23 ( struct V_68 * V_69 )\r\n{\r\nlong V_28 = 0 ;\r\nif ( V_70 . V_71 ) {\r\nif ( V_70 . V_71 ( V_69 ) )\r\nV_28 = 1 ;\r\n}\r\nreturn V_28 ;\r\n}\r\nlong F_24 ( struct V_68 * V_69 )\r\n{\r\nT_1 V_33 , V_72 , V_73 ;\r\nlong V_28 = 1 ;\r\nstruct V_38 V_38 = { 0 } ;\r\nV_33 = V_69 -> V_74 ;\r\nV_72 = V_69 -> V_72 ;\r\nif ( F_25 ( V_33 ) ) {\r\nV_28 = F_16 ( V_69 -> V_26 ) ;\r\nF_22 ( & V_38 , V_69 -> V_26 ) ;\r\nV_73 = V_69 -> V_75 ;\r\n} else {\r\nV_28 = F_19 ( V_33 ) ;\r\nF_21 ( & V_38 , V_33 ) ;\r\nV_73 = V_69 -> V_72 ;\r\n}\r\nif ( V_38 . V_40 == V_51 )\r\nV_28 = F_23 ( V_69 ) ;\r\nF_26 ( V_69 , V_28 , & V_38 , V_72 , V_73 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic void F_27 ( struct V_38 * V_39 , T_1 V_33 )\r\n{\r\nF_20 ( V_39 , V_33 ) ;\r\nif ( F_18 ( V_33 ) == V_76 ) {\r\nV_39 -> V_40 = V_62 ;\r\nV_39 -> V_42 . V_63 = V_64 ;\r\n}\r\n}\r\nstatic void F_28 ( struct V_38 * V_39 , T_1 V_26 )\r\n{\r\nF_22 ( V_39 , V_26 ) ;\r\nif ( V_26 & V_77 ) {\r\nV_39 -> V_40 = V_62 ;\r\nV_39 -> V_42 . V_63 = V_64 ;\r\n}\r\n}\r\nstatic long F_29 ( T_1 V_33 )\r\n{\r\nlong V_28 = 0 ;\r\nV_28 = F_17 ( V_33 ) ;\r\n#ifdef F_15\r\nif ( F_18 ( V_33 ) == V_76 ) {\r\nF_7 () ;\r\nV_28 = 1 ;\r\n}\r\n#endif\r\nreturn V_28 ;\r\n}\r\nstatic long F_30 ( T_1 V_26 )\r\n{\r\nreturn F_14 ( V_26 , V_78 ) ;\r\n}\r\nlong F_31 ( struct V_68 * V_69 )\r\n{\r\nT_1 V_33 , V_72 , V_73 ;\r\nlong V_28 = 1 ;\r\nstruct V_38 V_38 = { 0 } ;\r\nV_33 = V_69 -> V_74 ;\r\nV_72 = V_69 -> V_72 ;\r\nif ( F_25 ( V_33 ) ) {\r\nV_28 = F_30 ( V_69 -> V_26 ) ;\r\nF_28 ( & V_38 , V_69 -> V_26 ) ;\r\nV_73 = V_69 -> V_75 ;\r\n} else {\r\nV_28 = F_29 ( V_33 ) ;\r\nF_27 ( & V_38 , V_33 ) ;\r\nV_73 = V_69 -> V_72 ;\r\n}\r\nif ( V_38 . V_40 == V_51 )\r\nV_28 = F_23 ( V_69 ) ;\r\nF_26 ( V_69 , V_28 , & V_38 , V_72 , V_73 ) ;\r\nreturn V_28 ;\r\n}
