INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/bin_to_gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/gray_to_bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_to_bin
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
