// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Nov 19 12:28:57 2020
// Host        : DESKTOP-V5A9UPS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo
   (\ap_CS_fsm_reg[3] ,
    current_txop_holder_o,
    current_txop_holder_o_ap_vld,
    \vo_backoff_counter_reg[4] ,
    \ap_CS_fsm_reg[13] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    \ap_CS_fsm_reg[13]_0 ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[7]_0 ,
    \ap_CS_fsm_reg[4] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[4]_11 ,
    \ap_CS_fsm_reg[4]_12 ,
    \ap_CS_fsm_reg[4]_13 ,
    \ap_CS_fsm_reg[4]_14 ,
    \ap_CS_fsm_reg[4]_15 ,
    \ap_CS_fsm_reg[4]_16 ,
    \ap_CS_fsm_reg[4]_17 ,
    \ap_CS_fsm_reg[4]_18 ,
    \ap_CS_fsm_reg[4]_19 ,
    \ap_CS_fsm_reg[4]_20 ,
    \ap_CS_fsm_reg[4]_21 ,
    \ap_CS_fsm_reg[4]_22 ,
    \ap_CS_fsm_reg[4]_23 ,
    \ap_CS_fsm_reg[4]_24 ,
    \ap_CS_fsm_reg[4]_25 ,
    \ap_CS_fsm_reg[4]_26 ,
    \ap_CS_fsm_reg[4]_27 ,
    \ap_CS_fsm_reg[4]_28 ,
    \ap_CS_fsm_reg[4]_29 ,
    \ap_CS_fsm_reg[4]_30 ,
    \ap_CS_fsm_reg[4]_31 ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    idle_waited_0_reg_107,
    grp_backoff_vo_fu_151_ap_start_reg,
    current_txop_holder_o_0_sp_1,
    current_txop_holder_o_ap_vld_0,
    current_txop_holder_o_ap_vld_1,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[4]_0 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9]_0 ,
    available_spaces_vo,
    rand_state_o_ap_vld,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    current_txop_holder_i,
    \current_txop_holder_o[0]_0 ,
    current_txop_holder_o_ap_vld_2,
    grp_start_tx_fu_117_ap_done,
    p,
    icmp_ln268_reg_350,
    tmp_reg_346,
    \rand_state[31]_i_6 ,
    \vo_backoff_counter[1]_i_2 ,
    \vo_backoff_counter[2]_i_2 ,
    \vo_backoff_counter[3]_i_2 );
  output \ap_CS_fsm_reg[3] ;
  output [0:0]current_txop_holder_o;
  output current_txop_holder_o_ap_vld;
  output \vo_backoff_counter_reg[4] ;
  output \ap_CS_fsm_reg[13] ;
  output \vo_backoff_counter_reg[5] ;
  output \vo_backoff_counter_reg[6] ;
  output \vo_backoff_counter_reg[7] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \vo_backoff_counter_reg[2] ;
  output \vo_backoff_counter_reg[7]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[4]_11 ;
  output \ap_CS_fsm_reg[4]_12 ;
  output \ap_CS_fsm_reg[4]_13 ;
  output \ap_CS_fsm_reg[4]_14 ;
  output \ap_CS_fsm_reg[4]_15 ;
  output \ap_CS_fsm_reg[4]_16 ;
  output \ap_CS_fsm_reg[4]_17 ;
  output \ap_CS_fsm_reg[4]_18 ;
  output \ap_CS_fsm_reg[4]_19 ;
  output \ap_CS_fsm_reg[4]_20 ;
  output \ap_CS_fsm_reg[4]_21 ;
  output \ap_CS_fsm_reg[4]_22 ;
  output \ap_CS_fsm_reg[4]_23 ;
  output \ap_CS_fsm_reg[4]_24 ;
  output \ap_CS_fsm_reg[4]_25 ;
  output \ap_CS_fsm_reg[4]_26 ;
  output \ap_CS_fsm_reg[4]_27 ;
  output \ap_CS_fsm_reg[4]_28 ;
  output \ap_CS_fsm_reg[4]_29 ;
  output \ap_CS_fsm_reg[4]_30 ;
  output \ap_CS_fsm_reg[4]_31 ;
  output [1:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [5:0]Q;
  input idle_waited_0_reg_107;
  input grp_backoff_vo_fu_151_ap_start_reg;
  input current_txop_holder_o_0_sp_1;
  input [0:0]current_txop_holder_o_ap_vld_0;
  input current_txop_holder_o_ap_vld_1;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[4]_0 ;
  input [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9]_0 ;
  input [0:0]available_spaces_vo;
  input rand_state_o_ap_vld;
  input \rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input [0:0]current_txop_holder_i;
  input \current_txop_holder_o[0]_0 ;
  input current_txop_holder_o_ap_vld_2;
  input grp_start_tx_fu_117_ap_done;
  input [31:0]p;
  input icmp_ln268_reg_350;
  input tmp_reg_346;
  input \rand_state[31]_i_6 ;
  input \vo_backoff_counter[1]_i_2 ;
  input \vo_backoff_counter[2]_i_2 ;
  input \vo_backoff_counter[3]_i_2 ;

  wire [1:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_11 ;
  wire \ap_CS_fsm_reg[4]_12 ;
  wire \ap_CS_fsm_reg[4]_13 ;
  wire \ap_CS_fsm_reg[4]_14 ;
  wire \ap_CS_fsm_reg[4]_15 ;
  wire \ap_CS_fsm_reg[4]_16 ;
  wire \ap_CS_fsm_reg[4]_17 ;
  wire \ap_CS_fsm_reg[4]_18 ;
  wire \ap_CS_fsm_reg[4]_19 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_20 ;
  wire \ap_CS_fsm_reg[4]_21 ;
  wire \ap_CS_fsm_reg[4]_22 ;
  wire \ap_CS_fsm_reg[4]_23 ;
  wire \ap_CS_fsm_reg[4]_24 ;
  wire \ap_CS_fsm_reg[4]_25 ;
  wire \ap_CS_fsm_reg[4]_26 ;
  wire \ap_CS_fsm_reg[4]_27 ;
  wire \ap_CS_fsm_reg[4]_28 ;
  wire \ap_CS_fsm_reg[4]_29 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_30 ;
  wire \ap_CS_fsm_reg[4]_31 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_vo;
  wire [0:0]current_txop_holder_i;
  wire [0:0]current_txop_holder_o;
  wire \current_txop_holder_o[0]_0 ;
  wire \current_txop_holder_o[2]_INST_0_i_4_n_1 ;
  wire current_txop_holder_o_0_sn_1;
  wire current_txop_holder_o_ap_vld;
  wire [0:0]current_txop_holder_o_ap_vld_0;
  wire current_txop_holder_o_ap_vld_1;
  wire current_txop_holder_o_ap_vld_2;
  wire grp_backoff_vo_fu_151_ap_start_reg;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1;
  wire grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1;
  wire grp_random_int_gen_fu_32_n_53;
  wire grp_start_tx_fu_117_ap_done;
  wire icmp_ln255_reg_84;
  wire \icmp_ln255_reg_84[0]_i_1__0_n_1 ;
  wire icmp_ln268_reg_350;
  wire idle_waited_0_reg_107;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[31]_i_6 ;
  wire rand_state_o_ap_vld;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire tmp_reg_346;
  wire \tmp_reg_80[0]_i_1__0_n_1 ;
  wire \tmp_reg_80_reg_n_1_[0] ;
  wire \vo_backoff_counter[0]_i_6_n_1 ;
  wire \vo_backoff_counter[1]_i_2 ;
  wire \vo_backoff_counter[1]_i_7_n_1 ;
  wire \vo_backoff_counter[2]_i_2 ;
  wire \vo_backoff_counter[2]_i_7_n_1 ;
  wire \vo_backoff_counter[3]_i_2 ;
  wire \vo_backoff_counter[9]_i_19_n_1 ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[4]_0 ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[7]_0 ;
  wire [9:0]\vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;

  assign current_txop_holder_o_0_sn_1 = current_txop_holder_o_0_sp_1;
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \current_txop_holder_o[2]_INST_0_i_4 
       (.I0(icmp_ln255_reg_84),
        .I1(\tmp_reg_80_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state2),
        .O(\current_txop_holder_o[2]_INST_0_i_4_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12 grp_random_int_gen_fu_32
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[0]_1 (\tmp_reg_80_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_32_n_53),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_10 (\ap_CS_fsm_reg[4]_9 ),
        .\ap_CS_fsm_reg[4]_11 (\ap_CS_fsm_reg[4]_10 ),
        .\ap_CS_fsm_reg[4]_12 (\ap_CS_fsm_reg[4]_11 ),
        .\ap_CS_fsm_reg[4]_13 (\ap_CS_fsm_reg[4]_12 ),
        .\ap_CS_fsm_reg[4]_14 (\ap_CS_fsm_reg[4]_13 ),
        .\ap_CS_fsm_reg[4]_15 (\ap_CS_fsm_reg[4]_14 ),
        .\ap_CS_fsm_reg[4]_16 (\ap_CS_fsm_reg[4]_15 ),
        .\ap_CS_fsm_reg[4]_17 (\ap_CS_fsm_reg[4]_16 ),
        .\ap_CS_fsm_reg[4]_18 (\ap_CS_fsm_reg[4]_17 ),
        .\ap_CS_fsm_reg[4]_19 (\ap_CS_fsm_reg[4]_18 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_20 (\ap_CS_fsm_reg[4]_19 ),
        .\ap_CS_fsm_reg[4]_21 (\ap_CS_fsm_reg[4]_20 ),
        .\ap_CS_fsm_reg[4]_22 (\ap_CS_fsm_reg[4]_21 ),
        .\ap_CS_fsm_reg[4]_23 (\ap_CS_fsm_reg[4]_22 ),
        .\ap_CS_fsm_reg[4]_24 (\ap_CS_fsm_reg[4]_23 ),
        .\ap_CS_fsm_reg[4]_25 (\ap_CS_fsm_reg[4]_24 ),
        .\ap_CS_fsm_reg[4]_26 (\ap_CS_fsm_reg[4]_25 ),
        .\ap_CS_fsm_reg[4]_27 (\ap_CS_fsm_reg[4]_26 ),
        .\ap_CS_fsm_reg[4]_28 (\ap_CS_fsm_reg[4]_27 ),
        .\ap_CS_fsm_reg[4]_29 (\ap_CS_fsm_reg[4]_28 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_30 (\ap_CS_fsm_reg[4]_29 ),
        .\ap_CS_fsm_reg[4]_31 (\ap_CS_fsm_reg[4]_30 ),
        .\ap_CS_fsm_reg[4]_32 (\ap_CS_fsm_reg[4]_31 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_5 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[4]_6 (\ap_CS_fsm_reg[4]_5 ),
        .\ap_CS_fsm_reg[4]_7 (\ap_CS_fsm_reg[4]_6 ),
        .\ap_CS_fsm_reg[4]_8 (\ap_CS_fsm_reg[4]_7 ),
        .\ap_CS_fsm_reg[4]_9 (\ap_CS_fsm_reg[4]_8 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_vo(available_spaces_vo),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_o(current_txop_holder_o),
        .\current_txop_holder_o[0]_0 (\current_txop_holder_o[0]_0 ),
        .\current_txop_holder_o[1] (\current_txop_holder_o[2]_INST_0_i_4_n_1 ),
        .current_txop_holder_o_0_sp_1(current_txop_holder_o_0_sn_1),
        .current_txop_holder_o_ap_vld(current_txop_holder_o_ap_vld),
        .current_txop_holder_o_ap_vld_0(current_txop_holder_o_ap_vld_0),
        .current_txop_holder_o_ap_vld_1(current_txop_holder_o_ap_vld_1),
        .current_txop_holder_o_ap_vld_2(current_txop_holder_o_ap_vld_2),
        .grp_backoff_vo_fu_151_ap_start_reg(grp_backoff_vo_fu_151_ap_start_reg),
        .grp_backoff_vo_fu_151_ap_start_reg_reg(ap_NS_fsm),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .grp_random_int_gen_fu_32_ap_start_reg_reg(\vo_backoff_counter_reg[7]_0 ),
        .grp_random_int_gen_fu_32_ap_start_reg_reg_0(grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1),
        .grp_start_tx_fu_117_ap_done(grp_start_tx_fu_117_ap_done),
        .icmp_ln255_reg_84(icmp_ln255_reg_84),
        .icmp_ln268_reg_350(icmp_ln268_reg_350),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[31]_i_6_0 (\rand_state[31]_i_6 ),
        .rand_state_o_ap_vld(rand_state_o_ap_vld),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[0]_1 (\rand_state_reg[0]_1 ),
        .tmp_reg_346(tmp_reg_346),
        .\vo_backoff_counter[0]_i_2 (\vo_backoff_counter[0]_i_6_n_1 ),
        .\vo_backoff_counter[0]_i_2_0 (\vo_backoff_counter_reg[2] ),
        .\vo_backoff_counter[1]_i_2 (\vo_backoff_counter[1]_i_2 ),
        .\vo_backoff_counter[1]_i_2_0 (\vo_backoff_counter[1]_i_7_n_1 ),
        .\vo_backoff_counter[2]_i_2 (\vo_backoff_counter[2]_i_2 ),
        .\vo_backoff_counter[2]_i_2_0 (\vo_backoff_counter[2]_i_7_n_1 ),
        .\vo_backoff_counter[3]_i_2 (\vo_backoff_counter[3]_i_2 ),
        .\vo_backoff_counter[5]_i_3 (grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1),
        .\vo_backoff_counter[9]_i_6 (\vo_backoff_counter[9]_i_19_n_1 ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[4]_0 (\vo_backoff_counter_reg[4]_0 ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_2
       (.I0(\vo_backoff_counter_reg[9] [5]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter_reg[9] [4]),
        .I3(grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1),
        .O(grp_random_int_gen_fu_32_ap_start_reg_i_2_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_2__0
       (.I0(\vo_backoff_counter_reg[9] [7]),
        .I1(\vo_backoff_counter_reg[9] [6]),
        .I2(\vo_backoff_counter_reg[9] [9]),
        .I3(\vo_backoff_counter_reg[9] [8]),
        .O(\vo_backoff_counter_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_3__0
       (.I0(\vo_backoff_counter_reg[9] [1]),
        .I1(available_spaces_vo),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_backoff_vo_fu_151_ap_start_reg),
        .I4(\vo_backoff_counter_reg[9] [0]),
        .I5(\vo_backoff_counter_reg[9] [2]),
        .O(grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_32_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_32_n_53),
        .Q(grp_random_int_gen_fu_32_ap_start_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hAA2AAA2AAA2AAAEA)) 
    \icmp_ln255_reg_84[0]_i_1__0 
       (.I0(icmp_ln255_reg_84),
        .I1(grp_backoff_vo_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(available_spaces_vo),
        .I4(\vo_backoff_counter_reg[9] [0]),
        .I5(\vo_backoff_counter_reg[2] ),
        .O(\icmp_ln255_reg_84[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln255_reg_84[0]_i_2 
       (.I0(\vo_backoff_counter_reg[9] [2]),
        .I1(\vo_backoff_counter_reg[7]_0 ),
        .I2(\vo_backoff_counter_reg[9] [5]),
        .I3(\vo_backoff_counter_reg[9] [3]),
        .I4(\vo_backoff_counter_reg[9] [4]),
        .I5(\vo_backoff_counter_reg[9] [1]),
        .O(\vo_backoff_counter_reg[2] ));
  FDRE \icmp_ln255_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln255_reg_84[0]_i_1__0_n_1 ),
        .Q(icmp_ln255_reg_84),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmp_reg_80[0]_i_1__0 
       (.I0(\tmp_reg_80_reg_n_1_[0] ),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_backoff_vo_fu_151_ap_start_reg),
        .I3(available_spaces_vo),
        .O(\tmp_reg_80[0]_i_1__0_n_1 ));
  FDRE \tmp_reg_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_80[0]_i_1__0_n_1 ),
        .Q(\tmp_reg_80_reg_n_1_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \vo_backoff_counter[0]_i_6 
       (.I0(grp_backoff_vo_fu_151_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(available_spaces_vo),
        .O(\vo_backoff_counter[0]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \vo_backoff_counter[1]_i_7 
       (.I0(available_spaces_vo),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_backoff_vo_fu_151_ap_start_reg),
        .I3(\vo_backoff_counter_reg[9] [0]),
        .O(\vo_backoff_counter[1]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \vo_backoff_counter[2]_i_7 
       (.I0(\vo_backoff_counter_reg[9] [0]),
        .I1(grp_backoff_vo_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(available_spaces_vo),
        .I4(\vo_backoff_counter_reg[9] [1]),
        .O(\vo_backoff_counter[2]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vo_backoff_counter[9]_i_19 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_i_3__0_n_1),
        .I1(\vo_backoff_counter_reg[9] [4]),
        .I2(\vo_backoff_counter_reg[9] [3]),
        .I3(\vo_backoff_counter_reg[9] [5]),
        .I4(\vo_backoff_counter_reg[9] [7]),
        .I5(\vo_backoff_counter_reg[9] [6]),
        .O(\vo_backoff_counter[9]_i_19_n_1 ));
endmodule

(* ORIG_REF_NAME = "backoff_vo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25
   (r_stage_reg_r_29,
    \ap_CS_fsm_reg[3] ,
    E,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[4]_11 ,
    \ap_CS_fsm_reg[4]_12 ,
    \ap_CS_fsm_reg[4]_13 ,
    \ap_CS_fsm_reg[4]_14 ,
    \ap_CS_fsm_reg[4]_15 ,
    \ap_CS_fsm_reg[4]_16 ,
    \ap_CS_fsm_reg[4]_17 ,
    \ap_CS_fsm_reg[4]_18 ,
    \ap_CS_fsm_reg[4]_19 ,
    \ap_CS_fsm_reg[4]_20 ,
    \ap_CS_fsm_reg[4]_21 ,
    \ap_CS_fsm_reg[4]_22 ,
    \ap_CS_fsm_reg[4]_23 ,
    \ap_CS_fsm_reg[4]_24 ,
    \ap_CS_fsm_reg[4]_25 ,
    \ap_CS_fsm_reg[4]_26 ,
    \ap_CS_fsm_reg[4]_27 ,
    \ap_CS_fsm_reg[4]_28 ,
    \ap_CS_fsm_reg[4]_29 ,
    \ap_CS_fsm_reg[4]_30 ,
    \ap_CS_fsm_reg[4]_31 ,
    \ap_CS_fsm_reg[14] ,
    \ap_CS_fsm_reg[4]_32 ,
    D,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    ap_rst,
    ap_clk,
    Q,
    idle_waited_0_reg_109,
    grp_backoff_vo_fu_153_ap_start_reg,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[0]_0 ,
    \vo_backoff_counter_reg[0]_1 ,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter[7]_i_2 ,
    available_spaces_vo,
    p,
    current_txop_holder_i,
    \icmp_ln255_reg_84_reg[0]_0 ,
    \vo_backoff_counter[1]_i_3 ,
    \vo_backoff_counter[2]_i_3 ,
    \vo_backoff_counter[3]_i_3 ,
    grp_random_int_gen_fu_32_ap_start_reg_reg_0);
  output r_stage_reg_r_29;
  output \ap_CS_fsm_reg[3] ;
  output [0:0]E;
  output [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[4]_11 ;
  output \ap_CS_fsm_reg[4]_12 ;
  output \ap_CS_fsm_reg[4]_13 ;
  output \ap_CS_fsm_reg[4]_14 ;
  output \ap_CS_fsm_reg[4]_15 ;
  output \ap_CS_fsm_reg[4]_16 ;
  output \ap_CS_fsm_reg[4]_17 ;
  output \ap_CS_fsm_reg[4]_18 ;
  output \ap_CS_fsm_reg[4]_19 ;
  output \ap_CS_fsm_reg[4]_20 ;
  output \ap_CS_fsm_reg[4]_21 ;
  output \ap_CS_fsm_reg[4]_22 ;
  output \ap_CS_fsm_reg[4]_23 ;
  output \ap_CS_fsm_reg[4]_24 ;
  output \ap_CS_fsm_reg[4]_25 ;
  output \ap_CS_fsm_reg[4]_26 ;
  output \ap_CS_fsm_reg[4]_27 ;
  output \ap_CS_fsm_reg[4]_28 ;
  output \ap_CS_fsm_reg[4]_29 ;
  output \ap_CS_fsm_reg[4]_30 ;
  output \ap_CS_fsm_reg[4]_31 ;
  output \ap_CS_fsm_reg[14] ;
  output \ap_CS_fsm_reg[4]_32 ;
  output [1:0]D;
  output [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input ap_rst;
  input ap_clk;
  input [4:0]Q;
  input idle_waited_0_reg_109;
  input grp_backoff_vo_fu_153_ap_start_reg;
  input [0:0]\vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[0]_0 ;
  input \vo_backoff_counter_reg[0]_1 ;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter[7]_i_2 ;
  input [0:0]available_spaces_vo;
  input [31:0]p;
  input [0:0]current_txop_holder_i;
  input \icmp_ln255_reg_84_reg[0]_0 ;
  input \vo_backoff_counter[1]_i_3 ;
  input \vo_backoff_counter[2]_i_3 ;
  input \vo_backoff_counter[3]_i_3 ;
  input grp_random_int_gen_fu_32_ap_start_reg_reg_0;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[14] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_11 ;
  wire \ap_CS_fsm_reg[4]_12 ;
  wire \ap_CS_fsm_reg[4]_13 ;
  wire \ap_CS_fsm_reg[4]_14 ;
  wire \ap_CS_fsm_reg[4]_15 ;
  wire \ap_CS_fsm_reg[4]_16 ;
  wire \ap_CS_fsm_reg[4]_17 ;
  wire \ap_CS_fsm_reg[4]_18 ;
  wire \ap_CS_fsm_reg[4]_19 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_20 ;
  wire \ap_CS_fsm_reg[4]_21 ;
  wire \ap_CS_fsm_reg[4]_22 ;
  wire \ap_CS_fsm_reg[4]_23 ;
  wire \ap_CS_fsm_reg[4]_24 ;
  wire \ap_CS_fsm_reg[4]_25 ;
  wire \ap_CS_fsm_reg[4]_26 ;
  wire \ap_CS_fsm_reg[4]_27 ;
  wire \ap_CS_fsm_reg[4]_28 ;
  wire \ap_CS_fsm_reg[4]_29 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_30 ;
  wire \ap_CS_fsm_reg[4]_31 ;
  wire \ap_CS_fsm_reg[4]_32 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_vo;
  wire [0:0]current_txop_holder_i;
  wire \current_txop_holder_o[2]_INST_0_i_7_n_1 ;
  wire grp_backoff_vo_fu_153_ap_start_reg;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1;
  wire grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg_0;
  wire grp_random_int_gen_fu_32_n_54;
  wire icmp_ln255_reg_84;
  wire \icmp_ln255_reg_84[0]_i_1_n_1 ;
  wire \icmp_ln255_reg_84_reg[0]_0 ;
  wire idle_waited_0_reg_109;
  wire [31:0]p;
  wire r_stage_reg_r_29;
  wire \tmp_reg_80[0]_i_1_n_1 ;
  wire \tmp_reg_80_reg_n_1_[0] ;
  wire \vo_backoff_counter[0]_i_7_n_1 ;
  wire \vo_backoff_counter[1]_i_3 ;
  wire \vo_backoff_counter[1]_i_8_n_1 ;
  wire \vo_backoff_counter[2]_i_3 ;
  wire \vo_backoff_counter[2]_i_8_n_1 ;
  wire \vo_backoff_counter[3]_i_3 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter[9]_i_22_n_1 ;
  wire [0:0]\vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[0]_0 ;
  wire \vo_backoff_counter_reg[0]_1 ;
  wire [9:0]\vo_backoff_counter_reg[9] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hDF)) 
    \current_txop_holder_o[2]_INST_0_i_7 
       (.I0(icmp_ln255_reg_84),
        .I1(\tmp_reg_80_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state2),
        .O(\current_txop_holder_o[2]_INST_0_i_7_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51 grp_random_int_gen_fu_32
       (.D(D),
        .E(E),
        .Q(\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[0]_0 (\tmp_reg_80_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[0]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_32_n_54),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_10 (\ap_CS_fsm_reg[4]_9 ),
        .\ap_CS_fsm_reg[4]_11 (\ap_CS_fsm_reg[4]_10 ),
        .\ap_CS_fsm_reg[4]_12 (\ap_CS_fsm_reg[4]_11 ),
        .\ap_CS_fsm_reg[4]_13 (\ap_CS_fsm_reg[4]_12 ),
        .\ap_CS_fsm_reg[4]_14 (\ap_CS_fsm_reg[4]_13 ),
        .\ap_CS_fsm_reg[4]_15 (\ap_CS_fsm_reg[4]_14 ),
        .\ap_CS_fsm_reg[4]_16 (\ap_CS_fsm_reg[4]_15 ),
        .\ap_CS_fsm_reg[4]_17 (\ap_CS_fsm_reg[4]_16 ),
        .\ap_CS_fsm_reg[4]_18 (\ap_CS_fsm_reg[4]_17 ),
        .\ap_CS_fsm_reg[4]_19 (\ap_CS_fsm_reg[4]_18 ),
        .\ap_CS_fsm_reg[4]_2 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_20 (\ap_CS_fsm_reg[4]_19 ),
        .\ap_CS_fsm_reg[4]_21 (\ap_CS_fsm_reg[4]_20 ),
        .\ap_CS_fsm_reg[4]_22 (\ap_CS_fsm_reg[4]_21 ),
        .\ap_CS_fsm_reg[4]_23 (\ap_CS_fsm_reg[4]_22 ),
        .\ap_CS_fsm_reg[4]_24 (\ap_CS_fsm_reg[4]_23 ),
        .\ap_CS_fsm_reg[4]_25 (\ap_CS_fsm_reg[4]_24 ),
        .\ap_CS_fsm_reg[4]_26 (\ap_CS_fsm_reg[4]_25 ),
        .\ap_CS_fsm_reg[4]_27 (\ap_CS_fsm_reg[4]_26 ),
        .\ap_CS_fsm_reg[4]_28 (\ap_CS_fsm_reg[4]_27 ),
        .\ap_CS_fsm_reg[4]_29 (\ap_CS_fsm_reg[4]_28 ),
        .\ap_CS_fsm_reg[4]_3 (\ap_CS_fsm_reg[4]_2 ),
        .\ap_CS_fsm_reg[4]_30 (\ap_CS_fsm_reg[4]_29 ),
        .\ap_CS_fsm_reg[4]_31 (\ap_CS_fsm_reg[4]_30 ),
        .\ap_CS_fsm_reg[4]_32 (\ap_CS_fsm_reg[4]_31 ),
        .\ap_CS_fsm_reg[4]_33 (\ap_CS_fsm_reg[4]_32 ),
        .\ap_CS_fsm_reg[4]_4 (\ap_CS_fsm_reg[4]_3 ),
        .\ap_CS_fsm_reg[4]_5 (\ap_CS_fsm_reg[4]_4 ),
        .\ap_CS_fsm_reg[4]_6 (\ap_CS_fsm_reg[4]_5 ),
        .\ap_CS_fsm_reg[4]_7 (\ap_CS_fsm_reg[4]_6 ),
        .\ap_CS_fsm_reg[4]_8 (\ap_CS_fsm_reg[4]_7 ),
        .\ap_CS_fsm_reg[4]_9 (\ap_CS_fsm_reg[4]_8 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_vo(available_spaces_vo),
        .current_txop_holder_i(current_txop_holder_i),
        .\current_txop_holder_o[0]_INST_0_i_2 (Q),
        .\current_txop_holder_o[1]_INST_0_i_2 (\current_txop_holder_o[2]_INST_0_i_7_n_1 ),
        .grp_backoff_vo_fu_153_ap_start_reg(grp_backoff_vo_fu_153_ap_start_reg),
        .grp_backoff_vo_fu_153_ap_start_reg_reg(ap_NS_fsm),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .grp_random_int_gen_fu_32_ap_start_reg_reg(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .grp_random_int_gen_fu_32_ap_start_reg_reg_0(grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1),
        .icmp_ln255_reg_84(icmp_ln255_reg_84),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .p(p),
        .r_stage_reg_r_29(r_stage_reg_r_29),
        .\vo_backoff_counter[0]_i_3 (\vo_backoff_counter[0]_i_7_n_1 ),
        .\vo_backoff_counter[1]_i_3 (\vo_backoff_counter[1]_i_3 ),
        .\vo_backoff_counter[1]_i_3_0 (\vo_backoff_counter[1]_i_8_n_1 ),
        .\vo_backoff_counter[2]_i_3 (\vo_backoff_counter[2]_i_3 ),
        .\vo_backoff_counter[2]_i_3_0 (\vo_backoff_counter[2]_i_8_n_1 ),
        .\vo_backoff_counter[3]_i_3 (\vo_backoff_counter[3]_i_3 ),
        .\vo_backoff_counter[5]_i_4 (grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[7]_i_2 ),
        .\vo_backoff_counter[9]_i_7 (\vo_backoff_counter[9]_i_22_n_1 ),
        .\vo_backoff_counter_reg[0] (\vo_backoff_counter_reg[0] ),
        .\vo_backoff_counter_reg[0]_0 (\vo_backoff_counter_reg[0]_0 ),
        .\vo_backoff_counter_reg[0]_1 (\vo_backoff_counter_reg[0]_1 ),
        .\vo_backoff_counter_reg[0]_2 (\icmp_ln255_reg_84_reg[0]_0 ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_3
       (.I0(\vo_backoff_counter_reg[9] [5]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter_reg[9] [4]),
        .I3(grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1),
        .O(grp_random_int_gen_fu_32_ap_start_reg_i_3_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_4
       (.I0(\vo_backoff_counter_reg[9] [1]),
        .I1(available_spaces_vo),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_backoff_vo_fu_153_ap_start_reg),
        .I4(\vo_backoff_counter_reg[9] [0]),
        .I5(\vo_backoff_counter_reg[9] [2]),
        .O(grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_32_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_32_n_54),
        .Q(grp_random_int_gen_fu_32_ap_start_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hAA2AAA2AAA2AAAEA)) 
    \icmp_ln255_reg_84[0]_i_1 
       (.I0(icmp_ln255_reg_84),
        .I1(grp_backoff_vo_fu_153_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(available_spaces_vo),
        .I4(\vo_backoff_counter_reg[9] [0]),
        .I5(\icmp_ln255_reg_84_reg[0]_0 ),
        .O(\icmp_ln255_reg_84[0]_i_1_n_1 ));
  FDRE \icmp_ln255_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln255_reg_84[0]_i_1_n_1 ),
        .Q(icmp_ln255_reg_84),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \tmp_reg_80[0]_i_1 
       (.I0(\tmp_reg_80_reg_n_1_[0] ),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_backoff_vo_fu_153_ap_start_reg),
        .I3(available_spaces_vo),
        .O(\tmp_reg_80[0]_i_1_n_1 ));
  FDRE \tmp_reg_80_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_80[0]_i_1_n_1 ),
        .Q(\tmp_reg_80_reg_n_1_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \vo_backoff_counter[0]_i_7 
       (.I0(grp_backoff_vo_fu_153_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(available_spaces_vo),
        .O(\vo_backoff_counter[0]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFBF)) 
    \vo_backoff_counter[1]_i_8 
       (.I0(available_spaces_vo),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_backoff_vo_fu_153_ap_start_reg),
        .I3(\vo_backoff_counter_reg[9] [0]),
        .O(\vo_backoff_counter[1]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \vo_backoff_counter[2]_i_8 
       (.I0(\vo_backoff_counter_reg[9] [0]),
        .I1(grp_backoff_vo_fu_153_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(available_spaces_vo),
        .I4(\vo_backoff_counter_reg[9] [1]),
        .O(\vo_backoff_counter[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vo_backoff_counter[9]_i_22 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_i_4_n_1),
        .I1(\vo_backoff_counter_reg[9] [4]),
        .I2(\vo_backoff_counter_reg[9] [3]),
        .I3(\vo_backoff_counter_reg[9] [5]),
        .I4(\vo_backoff_counter_reg[9] [7]),
        .I5(\vo_backoff_counter_reg[9] [6]),
        .O(\vo_backoff_counter[9]_i_22_n_1 ));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,send_frame,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "send_frame,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (source_addr_mac_ce0,
    source_addr_mac_ce1,
    dest_addr_mac_ce0,
    dest_addr_mac_we0,
    dest_addr_mac_ce1,
    dest_addr_mac_we1,
    data_ce0,
    mac_frame_ce0,
    mac_frame_we0,
    current_txop_holder_o_ap_vld,
    received_frame_ce0,
    received_frame_we0,
    received_frame_ce1,
    received_frame_we1,
    ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    source_addr_mac_address0,
    source_addr_mac_q0,
    source_addr_mac_address1,
    source_addr_mac_q1,
    dest_addr_mac_address0,
    dest_addr_mac_d0,
    dest_addr_mac_q0,
    dest_addr_mac_address1,
    dest_addr_mac_d1,
    dest_addr_mac_q1,
    data_address0,
    data_q0,
    up,
    s_class,
    c_identifier_operating_class,
    c_identifier_channel_number,
    t_slot,
    d_rate,
    tx_power_lvl,
    expiry_time,
    mac_frame_address0,
    mac_frame_d0,
    mac_frame_q0,
    medium_state,
    current_txop_holder_i,
    current_txop_holder_o,
    received_frame_address0,
    received_frame_d0,
    received_frame_q0,
    received_frame_address1,
    received_frame_d1,
    received_frame_q1);
  output source_addr_mac_ce0;
  output source_addr_mac_ce1;
  output dest_addr_mac_ce0;
  output dest_addr_mac_we0;
  output dest_addr_mac_ce1;
  output dest_addr_mac_we1;
  output data_ce0;
  output mac_frame_ce0;
  output mac_frame_we0;
  output current_txop_holder_o_ap_vld;
  output received_frame_ce0;
  output received_frame_we0;
  output received_frame_ce1;
  output received_frame_we1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 100000000.0, PHASE 0.000, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 source_addr_mac_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME source_addr_mac_address0, LAYERED_METADATA undef" *) output [2:0]source_addr_mac_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 source_addr_mac_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME source_addr_mac_q0, LAYERED_METADATA undef" *) input [7:0]source_addr_mac_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 source_addr_mac_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME source_addr_mac_address1, LAYERED_METADATA undef" *) output [2:0]source_addr_mac_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 source_addr_mac_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME source_addr_mac_q1, LAYERED_METADATA undef" *) input [7:0]source_addr_mac_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_address0, LAYERED_METADATA undef" *) output [2:0]dest_addr_mac_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_d0, LAYERED_METADATA undef" *) output [7:0]dest_addr_mac_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_q0, LAYERED_METADATA undef" *) input [7:0]dest_addr_mac_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_address1, LAYERED_METADATA undef" *) output [2:0]dest_addr_mac_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_d1, LAYERED_METADATA undef" *) output [7:0]dest_addr_mac_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 dest_addr_mac_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dest_addr_mac_q1, LAYERED_METADATA undef" *) input [7:0]dest_addr_mac_q1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 data_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME data_address0, LAYERED_METADATA undef" *) output [6:0]data_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 data_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME data_q0, LAYERED_METADATA undef" *) input [7:0]data_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 up DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME up, LAYERED_METADATA undef" *) input [3:0]up;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_class DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_class, LAYERED_METADATA undef" *) input [0:0]s_class;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 c_identifier_operating_class DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME c_identifier_operating_class, LAYERED_METADATA undef" *) input [7:0]c_identifier_operating_class;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 c_identifier_channel_number DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME c_identifier_channel_number, LAYERED_METADATA undef" *) input [7:0]c_identifier_channel_number;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 t_slot DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME t_slot, LAYERED_METADATA undef" *) input [1:0]t_slot;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_rate DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_rate, LAYERED_METADATA undef" *) input [6:0]d_rate;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 tx_power_lvl DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_power_lvl, LAYERED_METADATA undef" *) input [3:0]tx_power_lvl;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 expiry_time DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME expiry_time, LAYERED_METADATA undef" *) input [63:0]expiry_time;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 mac_frame_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mac_frame_address0, LAYERED_METADATA undef" *) output [6:0]mac_frame_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 mac_frame_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mac_frame_d0, LAYERED_METADATA undef" *) output [7:0]mac_frame_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 mac_frame_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mac_frame_q0, LAYERED_METADATA undef" *) input [7:0]mac_frame_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 medium_state DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME medium_state, LAYERED_METADATA undef" *) input [0:0]medium_state;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 current_txop_holder_i DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME current_txop_holder_i, LAYERED_METADATA undef" *) input [2:0]current_txop_holder_i;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 current_txop_holder_o DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME current_txop_holder_o, LAYERED_METADATA undef" *) output [2:0]current_txop_holder_o;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_address0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_address0, LAYERED_METADATA undef" *) output [6:0]received_frame_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_d0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_d0, LAYERED_METADATA undef" *) output [7:0]received_frame_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_q0 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_q0, LAYERED_METADATA undef" *) input [7:0]received_frame_q0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_address1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_address1, LAYERED_METADATA undef" *) output [6:0]received_frame_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_d1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_d1, LAYERED_METADATA undef" *) output [7:0]received_frame_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 received_frame_q1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME received_frame_q1, LAYERED_METADATA undef" *) input [7:0]received_frame_q1;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [7:0]c_identifier_channel_number;
  wire [7:0]c_identifier_operating_class;
  wire [2:0]current_txop_holder_i;
  wire [2:0]current_txop_holder_o;
  wire current_txop_holder_o_ap_vld;
  wire [6:0]d_rate;
  wire [6:0]data_address0;
  wire data_ce0;
  wire [7:0]data_q0;
  wire [2:0]dest_addr_mac_address0;
  wire [2:0]dest_addr_mac_address1;
  wire dest_addr_mac_ce0;
  wire dest_addr_mac_ce1;
  wire [7:0]dest_addr_mac_d0;
  wire [7:0]dest_addr_mac_d1;
  wire [7:0]dest_addr_mac_q0;
  wire [7:0]dest_addr_mac_q1;
  wire dest_addr_mac_we0;
  wire dest_addr_mac_we1;
  wire [63:0]expiry_time;
  wire [6:0]mac_frame_address0;
  wire mac_frame_ce0;
  wire [7:0]mac_frame_d0;
  wire [7:0]mac_frame_q0;
  wire mac_frame_we0;
  wire [0:0]medium_state;
  wire [6:0]received_frame_address0;
  wire [6:0]received_frame_address1;
  wire received_frame_ce0;
  wire received_frame_ce1;
  wire [7:0]received_frame_d0;
  wire [7:0]received_frame_d1;
  wire [7:0]received_frame_q0;
  wire [7:0]received_frame_q1;
  wire received_frame_we0;
  wire received_frame_we1;
  wire [0:0]s_class;
  wire [2:0]source_addr_mac_address0;
  wire [2:0]source_addr_mac_address1;
  wire source_addr_mac_ce0;
  wire source_addr_mac_ce1;
  wire [7:0]source_addr_mac_q0;
  wire [7:0]source_addr_mac_q1;
  wire [1:0]t_slot;
  wire [3:0]tx_power_lvl;
  wire [3:0]up;

  (* ap_ST_fsm_state1 = "14'b00000000000001" *) 
  (* ap_ST_fsm_state10 = "14'b00001000000000" *) 
  (* ap_ST_fsm_state11 = "14'b00010000000000" *) 
  (* ap_ST_fsm_state12 = "14'b00100000000000" *) 
  (* ap_ST_fsm_state13 = "14'b01000000000000" *) 
  (* ap_ST_fsm_state14 = "14'b10000000000000" *) 
  (* ap_ST_fsm_state2 = "14'b00000000000010" *) 
  (* ap_ST_fsm_state3 = "14'b00000000000100" *) 
  (* ap_ST_fsm_state4 = "14'b00000000001000" *) 
  (* ap_ST_fsm_state5 = "14'b00000000010000" *) 
  (* ap_ST_fsm_state6 = "14'b00000000100000" *) 
  (* ap_ST_fsm_state7 = "14'b00000001000000" *) 
  (* ap_ST_fsm_state8 = "14'b00000010000000" *) 
  (* ap_ST_fsm_state9 = "14'b00000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .c_identifier_channel_number(c_identifier_channel_number),
        .c_identifier_operating_class(c_identifier_operating_class),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_o(current_txop_holder_o),
        .current_txop_holder_o_ap_vld(current_txop_holder_o_ap_vld),
        .d_rate(d_rate),
        .data_address0(data_address0),
        .data_ce0(data_ce0),
        .data_q0(data_q0),
        .dest_addr_mac_address0(dest_addr_mac_address0),
        .dest_addr_mac_address1(dest_addr_mac_address1),
        .dest_addr_mac_ce0(dest_addr_mac_ce0),
        .dest_addr_mac_ce1(dest_addr_mac_ce1),
        .dest_addr_mac_d0(dest_addr_mac_d0),
        .dest_addr_mac_d1(dest_addr_mac_d1),
        .dest_addr_mac_q0(dest_addr_mac_q0),
        .dest_addr_mac_q1(dest_addr_mac_q1),
        .dest_addr_mac_we0(dest_addr_mac_we0),
        .dest_addr_mac_we1(dest_addr_mac_we1),
        .expiry_time(expiry_time),
        .mac_frame_address0(mac_frame_address0),
        .mac_frame_ce0(mac_frame_ce0),
        .mac_frame_d0(mac_frame_d0),
        .mac_frame_q0(mac_frame_q0),
        .mac_frame_we0(mac_frame_we0),
        .medium_state(medium_state),
        .received_frame_address0(received_frame_address0),
        .received_frame_address1(received_frame_address1),
        .received_frame_ce0(received_frame_ce0),
        .received_frame_ce1(received_frame_ce1),
        .received_frame_d0(received_frame_d0),
        .received_frame_d1(received_frame_d1),
        .received_frame_q0(received_frame_q0),
        .received_frame_q1(received_frame_q1),
        .received_frame_we0(received_frame_we0),
        .received_frame_we1(received_frame_we1),
        .s_class(s_class),
        .source_addr_mac_address0(source_addr_mac_address0),
        .source_addr_mac_address1(source_addr_mac_address1),
        .source_addr_mac_ce0(source_addr_mac_ce0),
        .source_addr_mac_ce1(source_addr_mac_ce1),
        .source_addr_mac_q0(source_addr_mac_q0),
        .source_addr_mac_q1(source_addr_mac_q1),
        .t_slot(t_slot),
        .tx_power_lvl(tx_power_lvl),
        .up(up));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame
   (E,
    WEBWE,
    mac_data_we1,
    mac_data_ce0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    D,
    up_1_sp_1,
    source_addr_mac_address1,
    \k_0_reg_539_reg[2]_0 ,
    \ap_CS_fsm_reg[18]_0 ,
    \k_0_reg_539_reg[2]_1 ,
    ADDRBWRADDR,
    mac_data_ce1,
    DIBDI,
    source_addr_mac_ce0,
    DIADI,
    llc_data_address0,
    \k_0_reg_539_reg[2]_2 ,
    \k_0_reg_539_reg[2]_3 ,
    up_3_sp_1,
    up_0_sp_1,
    \up[1]_0 ,
    \icmp_ln80_reg_693_reg[0] ,
    \k_0_reg_539_reg[1]_0 ,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    DOADO,
    grp_compose_mac_frame_fu_303_ap_start_reg_reg,
    grp_compose_mac_frame_fu_303_ap_start_reg,
    up,
    ram_reg_2,
    mac_frame_d0,
    ram_reg_i_60__0_0,
    source_addr_mac_q0,
    q0,
    source_addr_mac_ce0_0,
    source_addr_mac_q1,
    \q0_reg[7] ,
    empty_34_reg_685,
    icmp_ln41_reg_681,
    icmp_ln67_reg_689,
    icmp_ln80_reg_693,
    ap_rst,
    ap_clk);
  output [0:0]E;
  output [0:0]WEBWE;
  output mac_data_we1;
  output mac_data_ce0;
  output [6:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [4:0]D;
  output up_1_sp_1;
  output [0:0]source_addr_mac_address1;
  output \k_0_reg_539_reg[2]_0 ;
  output \ap_CS_fsm_reg[18]_0 ;
  output \k_0_reg_539_reg[2]_1 ;
  output [0:0]ADDRBWRADDR;
  output mac_data_ce1;
  output [7:0]DIBDI;
  output source_addr_mac_ce0;
  output [7:0]DIADI;
  output [6:0]llc_data_address0;
  output \k_0_reg_539_reg[2]_2 ;
  output \k_0_reg_539_reg[2]_3 ;
  output up_3_sp_1;
  output up_0_sp_1;
  output \up[1]_0 ;
  output \icmp_ln80_reg_693_reg[0] ;
  output \k_0_reg_539_reg[1]_0 ;
  input [2:0]Q;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [7:0]DOADO;
  input [0:0]grp_compose_mac_frame_fu_303_ap_start_reg_reg;
  input grp_compose_mac_frame_fu_303_ap_start_reg;
  input [3:0]up;
  input ram_reg_2;
  input [7:0]mac_frame_d0;
  input [11:0]ram_reg_i_60__0_0;
  input [7:0]source_addr_mac_q0;
  input [7:0]q0;
  input [1:0]source_addr_mac_ce0_0;
  input [7:0]source_addr_mac_q1;
  input [6:0]\q0_reg[7] ;
  input empty_34_reg_685;
  input icmp_ln41_reg_681;
  input icmp_ln67_reg_689;
  input icmp_ln80_reg_693;
  input ap_rst;
  input ap_clk;

  wire [6:0]ADDRARDADDR;
  wire [0:0]ADDRBWRADDR;
  wire [4:0]D;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_2__10_n_1 ;
  wire \ap_CS_fsm[1]_i_3__7_n_1 ;
  wire \ap_CS_fsm[1]_i_4__8_n_1 ;
  wire \ap_CS_fsm[5]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[18]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [18:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst;
  wire [31:0]crc_1_fu_646_p2;
  wire [31:0]crc_1_reg_837;
  wire \crc_1_reg_837[31]_i_3_n_1 ;
  wire crc_fu_138;
  wire crc_fu_1381;
  wire \crc_fu_138_reg_n_1_[31] ;
  wire empty_34_reg_685;
  wire grp_compose_mac_frame_fu_303_ap_start_reg;
  wire [0:0]grp_compose_mac_frame_fu_303_ap_start_reg_reg;
  wire [6:0]grp_compose_mac_frame_fu_303_data_address0;
  wire grp_compose_mac_frame_fu_303_data_ce0;
  wire [6:0]i_0_i_reg_517;
  wire \i_0_i_reg_517[6]_i_3_n_1 ;
  wire [6:0]i_fu_635_p2;
  wire [6:0]i_reg_827;
  wire \i_reg_827[6]_i_2_n_1 ;
  wire icmp_ln41_reg_681;
  wire icmp_ln67_reg_689;
  wire icmp_ln80_reg_693;
  wire \icmp_ln80_reg_693_reg[0] ;
  wire j_0_i_reg_528;
  wire [3:0]j_0_i_reg_528_reg;
  wire j_0_reg_505;
  wire [3:0]j_1_fu_677_p2;
  wire [6:0]j_fu_602_p2;
  wire [6:0]j_reg_806;
  wire \j_reg_806[6]_i_2_n_1 ;
  wire k_0_reg_5390;
  wire \k_0_reg_539[0]_i_1_n_1 ;
  wire \k_0_reg_539[1]_i_1_n_1 ;
  wire \k_0_reg_539[2]_i_1_n_1 ;
  wire \k_0_reg_539_reg[1]_0 ;
  wire \k_0_reg_539_reg[2]_0 ;
  wire \k_0_reg_539_reg[2]_1 ;
  wire \k_0_reg_539_reg[2]_2 ;
  wire \k_0_reg_539_reg[2]_3 ;
  wire \k_0_reg_539_reg_n_1_[2] ;
  wire [6:0]llc_data_address0;
  wire mac_data_ce0;
  wire mac_data_ce1;
  wire mac_data_we1;
  wire [7:0]mac_frame_d0;
  wire [31:0]p_1_in;
  wire p_364_in;
  wire [7:0]q0;
  wire [6:0]\q0_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_100_n_1;
  wire ram_reg_i_101_n_1;
  wire ram_reg_i_102__0_n_1;
  wire ram_reg_i_103__0_n_1;
  wire ram_reg_i_104__0_n_1;
  wire ram_reg_i_105__0_n_1;
  wire ram_reg_i_111__0_n_1;
  wire ram_reg_i_112__0_n_1;
  wire ram_reg_i_36_n_1;
  wire ram_reg_i_37__0_n_1;
  wire ram_reg_i_38__0_n_1;
  wire ram_reg_i_39_n_1;
  wire ram_reg_i_53__0_n_1;
  wire ram_reg_i_54_n_1;
  wire ram_reg_i_55__0_n_1;
  wire ram_reg_i_56__0_n_1;
  wire ram_reg_i_57__0_n_1;
  wire ram_reg_i_58__0_n_1;
  wire ram_reg_i_59__0_n_1;
  wire [11:0]ram_reg_i_60__0_0;
  wire ram_reg_i_60__0_n_1;
  wire ram_reg_i_61_n_1;
  wire ram_reg_i_62__0_n_1;
  wire ram_reg_i_63__0_n_1;
  wire ram_reg_i_64_n_1;
  wire ram_reg_i_65__0_n_1;
  wire ram_reg_i_66__0_n_1;
  wire ram_reg_i_67__0_n_1;
  wire ram_reg_i_68__0_n_1;
  wire ram_reg_i_69__0_n_1;
  wire ram_reg_i_70__0_n_1;
  wire ram_reg_i_74__0_n_1;
  wire ram_reg_i_75__0_n_1;
  wire ram_reg_i_78__0_n_1;
  wire ram_reg_i_82_n_1;
  wire ram_reg_i_85__0_n_1;
  wire ram_reg_i_86__0_n_1;
  wire ram_reg_i_88__0_n_1;
  wire ram_reg_i_91_n_1;
  wire ram_reg_i_92_n_1;
  wire ram_reg_i_95_n_1;
  wire ram_reg_i_96__0_n_1;
  wire ram_reg_i_97_n_1;
  wire ram_reg_i_98__0_n_1;
  wire ram_reg_i_99__0_n_1;
  wire [31:1]remainder_1_fu_691_p2;
  wire [0:0]source_addr_mac_address1;
  wire source_addr_mac_ce0;
  wire [1:0]source_addr_mac_ce0_0;
  wire [7:0]source_addr_mac_q0;
  wire [7:0]source_addr_mac_q1;
  wire [3:0]up;
  wire \up[1]_0 ;
  wire up_0_sn_1;
  wire up_1_sn_1;
  wire up_3_sn_1;
  wire [4:3]zext_ln74_1_fu_744_p1;

  assign up_0_sp_1 = up_0_sn_1;
  assign up_1_sp_1 = up_1_sn_1;
  assign up_3_sp_1 = up_3_sn_1;
  LUT6 #(
    .INIT(64'h222222222F222222)) 
    \ap_CS_fsm[0]_i_1__26 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_compose_mac_frame_fu_303_ap_start_reg),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(\k_0_reg_539_reg_n_1_[2] ),
        .I4(ap_CS_fsm_state19),
        .I5(zext_ln74_1_fu_744_p1[4]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00000082)) 
    \ap_CS_fsm[11]_i_1__1 
       (.I0(p_364_in),
        .I1(up[1]),
        .I2(up[0]),
        .I3(up[3]),
        .I4(up[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \ap_CS_fsm[13]_i_1__4 
       (.I0(p_364_in),
        .I1(up[3]),
        .I2(up[2]),
        .I3(up[1]),
        .I4(up[0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_1__5 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[13]_i_2__1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[5]_i_2__0_n_1 ),
        .O(p_364_in));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1__1 
       (.I0(grp_compose_mac_frame_fu_303_data_ce0),
        .I1(ap_NS_fsm11_out),
        .O(ap_NS_fsm[14]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[15]_i_1__4 
       (.I0(ap_NS_fsm11_out),
        .I1(j_0_i_reg_528_reg[1]),
        .I2(j_0_i_reg_528_reg[0]),
        .I3(j_0_i_reg_528_reg[3]),
        .I4(j_0_i_reg_528_reg[2]),
        .I5(ap_CS_fsm_state18),
        .O(ap_NS_fsm[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_1__4 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_NS_fsm10_out),
        .O(ap_NS_fsm[16]));
  LUT6 #(
    .INIT(64'hFFFFFEFFAAAAAAAA)) 
    \ap_CS_fsm[17]_i_1__2 
       (.I0(ap_CS_fsm_state17),
        .I1(j_0_i_reg_528_reg[1]),
        .I2(j_0_i_reg_528_reg[0]),
        .I3(j_0_i_reg_528_reg[3]),
        .I4(j_0_i_reg_528_reg[2]),
        .I5(ap_CS_fsm_state18),
        .O(ap_NS_fsm[17]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFAAEFAA)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(ap_NS_fsm10_out),
        .I1(zext_ln74_1_fu_744_p1[3]),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(ap_CS_fsm_state19),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .O(ap_NS_fsm[18]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[1]_i_1__25 
       (.I0(\ap_CS_fsm[1]_i_2__10_n_1 ),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm[1]_i_3__7_n_1 ),
        .I4(ram_reg_i_37__0_n_1),
        .I5(ap_CS_fsm_state16),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__10 
       (.I0(ap_CS_fsm_state6),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state10),
        .O(\ap_CS_fsm[1]_i_2__10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_3__7 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state2),
        .I2(grp_compose_mac_frame_fu_303_data_ce0),
        .I3(ap_CS_fsm_state18),
        .I4(ram_reg_i_92_n_1),
        .I5(\ap_CS_fsm[1]_i_4__8_n_1 ),
        .O(\ap_CS_fsm[1]_i_3__7_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_4__8 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_compose_mac_frame_fu_303_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_4__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(grp_compose_mac_frame_fu_303_ap_start_reg_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm[5]_i_2__0_n_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFBF0000FFBFFFBF)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(zext_ln74_1_fu_744_p1[3]),
        .I4(grp_compose_mac_frame_fu_303_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\ap_CS_fsm[5]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(p_364_in),
        .I1(up[3]),
        .I2(up[1]),
        .I3(up[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h53FF)) 
    \ap_CS_fsm[8]_i_4 
       (.I0(up[1]),
        .I1(up[3]),
        .I2(up[2]),
        .I3(p_364_in),
        .O(up_1_sn_1));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(p_364_in),
        .I1(up[1]),
        .I2(up[2]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(\ap_CS_fsm_reg[11]_0 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[11]_0 ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(grp_compose_mac_frame_fu_303_data_ce0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[0]_i_1 
       (.I0(remainder_1_fu_691_p2[1]),
        .O(crc_1_fu_646_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[10]_i_1 
       (.I0(remainder_1_fu_691_p2[11]),
        .O(crc_1_fu_646_p2[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[11]_i_1 
       (.I0(remainder_1_fu_691_p2[12]),
        .O(crc_1_fu_646_p2[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[12]_i_1 
       (.I0(remainder_1_fu_691_p2[13]),
        .O(crc_1_fu_646_p2[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[13]_i_1 
       (.I0(remainder_1_fu_691_p2[14]),
        .O(crc_1_fu_646_p2[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[14]_i_1 
       (.I0(remainder_1_fu_691_p2[15]),
        .O(crc_1_fu_646_p2[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[15]_i_1 
       (.I0(remainder_1_fu_691_p2[16]),
        .O(crc_1_fu_646_p2[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[16]_i_1 
       (.I0(remainder_1_fu_691_p2[17]),
        .O(crc_1_fu_646_p2[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[17]_i_1 
       (.I0(remainder_1_fu_691_p2[18]),
        .O(crc_1_fu_646_p2[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[18]_i_1 
       (.I0(remainder_1_fu_691_p2[19]),
        .O(crc_1_fu_646_p2[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[19]_i_1 
       (.I0(remainder_1_fu_691_p2[20]),
        .O(crc_1_fu_646_p2[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[1]_i_1 
       (.I0(remainder_1_fu_691_p2[2]),
        .O(crc_1_fu_646_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[20]_i_1 
       (.I0(remainder_1_fu_691_p2[21]),
        .O(crc_1_fu_646_p2[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[21]_i_1 
       (.I0(remainder_1_fu_691_p2[22]),
        .O(crc_1_fu_646_p2[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[22]_i_1 
       (.I0(remainder_1_fu_691_p2[23]),
        .O(crc_1_fu_646_p2[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[23]_i_1 
       (.I0(remainder_1_fu_691_p2[24]),
        .O(crc_1_fu_646_p2[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[24]_i_1 
       (.I0(remainder_1_fu_691_p2[25]),
        .O(crc_1_fu_646_p2[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[25]_i_1 
       (.I0(remainder_1_fu_691_p2[26]),
        .O(crc_1_fu_646_p2[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[26]_i_1 
       (.I0(remainder_1_fu_691_p2[27]),
        .O(crc_1_fu_646_p2[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[27]_i_1 
       (.I0(remainder_1_fu_691_p2[28]),
        .O(crc_1_fu_646_p2[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[28]_i_1 
       (.I0(remainder_1_fu_691_p2[29]),
        .O(crc_1_fu_646_p2[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[29]_i_1 
       (.I0(remainder_1_fu_691_p2[30]),
        .O(crc_1_fu_646_p2[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[2]_i_1 
       (.I0(remainder_1_fu_691_p2[3]),
        .O(crc_1_fu_646_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[30]_i_1 
       (.I0(remainder_1_fu_691_p2[31]),
        .O(crc_1_fu_646_p2[30]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \crc_1_reg_837[31]_i_1 
       (.I0(i_0_i_reg_517[2]),
        .I1(i_0_i_reg_517[4]),
        .I2(i_0_i_reg_517[5]),
        .I3(i_0_i_reg_517[3]),
        .I4(\crc_1_reg_837[31]_i_3_n_1 ),
        .O(ap_NS_fsm10_out));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[31]_i_2 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .O(crc_1_fu_646_p2[31]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \crc_1_reg_837[31]_i_3 
       (.I0(i_0_i_reg_517[6]),
        .I1(ap_CS_fsm_state16),
        .I2(i_0_i_reg_517[1]),
        .I3(i_0_i_reg_517[0]),
        .O(\crc_1_reg_837[31]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[3]_i_1 
       (.I0(remainder_1_fu_691_p2[4]),
        .O(crc_1_fu_646_p2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[4]_i_1 
       (.I0(remainder_1_fu_691_p2[5]),
        .O(crc_1_fu_646_p2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[5]_i_1 
       (.I0(remainder_1_fu_691_p2[6]),
        .O(crc_1_fu_646_p2[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[6]_i_1 
       (.I0(remainder_1_fu_691_p2[7]),
        .O(crc_1_fu_646_p2[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[7]_i_1 
       (.I0(remainder_1_fu_691_p2[8]),
        .O(crc_1_fu_646_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[8]_i_1 
       (.I0(remainder_1_fu_691_p2[9]),
        .O(crc_1_fu_646_p2[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \crc_1_reg_837[9]_i_1 
       (.I0(remainder_1_fu_691_p2[10]),
        .O(crc_1_fu_646_p2[9]));
  FDRE \crc_1_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[0]),
        .Q(crc_1_reg_837[0]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[10]),
        .Q(crc_1_reg_837[10]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[11]),
        .Q(crc_1_reg_837[11]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[12]),
        .Q(crc_1_reg_837[12]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[13]),
        .Q(crc_1_reg_837[13]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[14]),
        .Q(crc_1_reg_837[14]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[15]),
        .Q(crc_1_reg_837[15]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[16]),
        .Q(crc_1_reg_837[16]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[17]),
        .Q(crc_1_reg_837[17]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[18]),
        .Q(crc_1_reg_837[18]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[19]),
        .Q(crc_1_reg_837[19]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[1]),
        .Q(crc_1_reg_837[1]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[20]),
        .Q(crc_1_reg_837[20]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[21]),
        .Q(crc_1_reg_837[21]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[22]),
        .Q(crc_1_reg_837[22]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[23]),
        .Q(crc_1_reg_837[23]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[24]),
        .Q(crc_1_reg_837[24]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[25]),
        .Q(crc_1_reg_837[25]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[26]),
        .Q(crc_1_reg_837[26]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[27]),
        .Q(crc_1_reg_837[27]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[28]),
        .Q(crc_1_reg_837[28]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[29]),
        .Q(crc_1_reg_837[29]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[2]),
        .Q(crc_1_reg_837[2]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[30]),
        .Q(crc_1_reg_837[30]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[31]),
        .Q(crc_1_reg_837[31]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[3]),
        .Q(crc_1_reg_837[3]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[4]),
        .Q(crc_1_reg_837[4]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[5]),
        .Q(crc_1_reg_837[5]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[6]),
        .Q(crc_1_reg_837[6]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[7]),
        .Q(crc_1_reg_837[7]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[8]),
        .Q(crc_1_reg_837[8]),
        .R(1'b0));
  FDRE \crc_1_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(crc_1_fu_646_p2[9]),
        .Q(crc_1_reg_837[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[0]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[1]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[10]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[10]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[11]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[11]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[11]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[12]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[12]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[12]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[13]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[13]_i_1 
       (.I0(remainder_1_fu_691_p2[13]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[14]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[14]_i_1 
       (.I0(remainder_1_fu_691_p2[14]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[15]),
        .O(p_1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[15]_i_1 
       (.I0(remainder_1_fu_691_p2[15]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[16]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[16]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[16]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[17]),
        .O(p_1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[17]_i_1 
       (.I0(remainder_1_fu_691_p2[17]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[18]),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[18]_i_1 
       (.I0(remainder_1_fu_691_p2[18]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[19]),
        .O(p_1_in[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[19]_i_1 
       (.I0(remainder_1_fu_691_p2[19]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[20]),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[1]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[1]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[2]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[20]_i_1 
       (.I0(remainder_1_fu_691_p2[20]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[21]),
        .O(p_1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[21]_i_1 
       (.I0(remainder_1_fu_691_p2[21]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[22]),
        .O(p_1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[22]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[22]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[23]),
        .O(p_1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[23]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[23]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[24]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[24]_i_1 
       (.I0(remainder_1_fu_691_p2[24]),
        .I1(crc_fu_1381),
        .I2(DOADO[0]),
        .I3(remainder_1_fu_691_p2[25]),
        .O(p_1_in[24]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[25]_i_1 
       (.I0(remainder_1_fu_691_p2[25]),
        .I1(crc_fu_1381),
        .I2(DOADO[1]),
        .I3(remainder_1_fu_691_p2[26]),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \crc_fu_138[26]_i_1 
       (.I0(remainder_1_fu_691_p2[26]),
        .I1(\crc_fu_138_reg_n_1_[31] ),
        .I2(crc_fu_1381),
        .I3(DOADO[2]),
        .I4(remainder_1_fu_691_p2[27]),
        .O(p_1_in[26]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[27]_i_1 
       (.I0(remainder_1_fu_691_p2[27]),
        .I1(crc_fu_1381),
        .I2(DOADO[3]),
        .I3(remainder_1_fu_691_p2[28]),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[28]_i_1 
       (.I0(remainder_1_fu_691_p2[28]),
        .I1(crc_fu_1381),
        .I2(DOADO[4]),
        .I3(remainder_1_fu_691_p2[29]),
        .O(p_1_in[28]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[29]_i_1 
       (.I0(remainder_1_fu_691_p2[29]),
        .I1(crc_fu_1381),
        .I2(DOADO[5]),
        .I3(remainder_1_fu_691_p2[30]),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[2]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[2]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[3]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[30]_i_1 
       (.I0(remainder_1_fu_691_p2[30]),
        .I1(crc_fu_1381),
        .I2(DOADO[6]),
        .I3(remainder_1_fu_691_p2[31]),
        .O(p_1_in[30]));
  LUT3 #(
    .INIT(8'h02)) 
    \crc_fu_138[31]_i_1 
       (.I0(ap_NS_fsm11_out),
        .I1(crc_fu_1381),
        .I2(ap_CS_fsm_state17),
        .O(crc_fu_138));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \crc_fu_138[31]_i_2 
       (.I0(remainder_1_fu_691_p2[31]),
        .I1(crc_fu_1381),
        .I2(DOADO[7]),
        .I3(\crc_fu_138_reg_n_1_[31] ),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[3]_i_1 
       (.I0(remainder_1_fu_691_p2[3]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[4]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[4]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[4]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[5]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[5]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[5]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[6]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[6]_i_1 
       (.I0(remainder_1_fu_691_p2[6]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[7]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[7]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[7]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[8]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \crc_fu_138[8]_i_1 
       (.I0(\crc_fu_138_reg_n_1_[31] ),
        .I1(remainder_1_fu_691_p2[8]),
        .I2(crc_fu_1381),
        .I3(remainder_1_fu_691_p2[9]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \crc_fu_138[9]_i_1 
       (.I0(remainder_1_fu_691_p2[9]),
        .I1(crc_fu_1381),
        .I2(remainder_1_fu_691_p2[10]),
        .O(p_1_in[9]));
  FDSE \crc_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[0]),
        .Q(remainder_1_fu_691_p2[1]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[10]),
        .Q(remainder_1_fu_691_p2[11]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[11]),
        .Q(remainder_1_fu_691_p2[12]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[12]),
        .Q(remainder_1_fu_691_p2[13]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[13]),
        .Q(remainder_1_fu_691_p2[14]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[14]),
        .Q(remainder_1_fu_691_p2[15]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[15]),
        .Q(remainder_1_fu_691_p2[16]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[16]),
        .Q(remainder_1_fu_691_p2[17]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[17]),
        .Q(remainder_1_fu_691_p2[18]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[18]),
        .Q(remainder_1_fu_691_p2[19]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[19]),
        .Q(remainder_1_fu_691_p2[20]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[1]),
        .Q(remainder_1_fu_691_p2[2]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[20]),
        .Q(remainder_1_fu_691_p2[21]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[21]),
        .Q(remainder_1_fu_691_p2[22]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[22]),
        .Q(remainder_1_fu_691_p2[23]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[23]),
        .Q(remainder_1_fu_691_p2[24]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[24]),
        .Q(remainder_1_fu_691_p2[25]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[25]),
        .Q(remainder_1_fu_691_p2[26]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[26]),
        .Q(remainder_1_fu_691_p2[27]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[27]),
        .Q(remainder_1_fu_691_p2[28]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[28]),
        .Q(remainder_1_fu_691_p2[29]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[29]),
        .Q(remainder_1_fu_691_p2[30]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[2]),
        .Q(remainder_1_fu_691_p2[3]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[30]),
        .Q(remainder_1_fu_691_p2[31]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[31]),
        .Q(\crc_fu_138_reg_n_1_[31] ),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[3]),
        .Q(remainder_1_fu_691_p2[4]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[4]),
        .Q(remainder_1_fu_691_p2[5]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[5]),
        .Q(remainder_1_fu_691_p2[6]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[6]),
        .Q(remainder_1_fu_691_p2[7]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[7]),
        .Q(remainder_1_fu_691_p2[8]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[8]),
        .Q(remainder_1_fu_691_p2[9]),
        .S(crc_fu_138));
  FDSE \crc_fu_138_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[17]),
        .D(p_1_in[9]),
        .Q(remainder_1_fu_691_p2[10]),
        .S(crc_fu_138));
  LUT6 #(
    .INIT(64'h5757575702000002)) 
    \empty_34_reg_685[0]_i_1 
       (.I0(p_364_in),
        .I1(up[3]),
        .I2(up[2]),
        .I3(up[1]),
        .I4(up[0]),
        .I5(empty_34_reg_685),
        .O(up_3_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFF0000)) 
    grp_compose_mac_frame_fu_303_ap_start_reg_i_1
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(zext_ln74_1_fu_744_p1[3]),
        .I4(grp_compose_mac_frame_fu_303_ap_start_reg_reg),
        .I5(grp_compose_mac_frame_fu_303_ap_start_reg),
        .O(\k_0_reg_539_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \i_0_i_reg_517[6]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I1(grp_compose_mac_frame_fu_303_data_ce0),
        .I2(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[6]),
        .I4(\i_0_i_reg_517[6]_i_3_n_1 ),
        .O(ap_NS_fsm11_out));
  LUT5 #(
    .INIT(32'h00000020)) 
    \i_0_i_reg_517[6]_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(j_0_i_reg_528_reg[2]),
        .I2(j_0_i_reg_528_reg[3]),
        .I3(j_0_i_reg_528_reg[0]),
        .I4(j_0_i_reg_528_reg[1]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \i_0_i_reg_517[6]_i_3 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[4]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[5]),
        .O(\i_0_i_reg_517[6]_i_3_n_1 ));
  FDRE \i_0_i_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[0]),
        .Q(i_0_i_reg_517[0]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[1]),
        .Q(i_0_i_reg_517[1]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[2]),
        .Q(i_0_i_reg_517[2]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[3]),
        .Q(i_0_i_reg_517[3]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[4]),
        .Q(i_0_i_reg_517[4]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[5]),
        .Q(i_0_i_reg_517[5]),
        .R(ap_NS_fsm11_out));
  FDRE \i_0_i_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_827[6]),
        .Q(i_0_i_reg_517[6]),
        .R(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_827[0]_i_1 
       (.I0(i_0_i_reg_517[0]),
        .O(i_fu_635_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_827[1]_i_1 
       (.I0(i_0_i_reg_517[0]),
        .I1(i_0_i_reg_517[1]),
        .O(i_fu_635_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_827[2]_i_1 
       (.I0(i_0_i_reg_517[2]),
        .I1(i_0_i_reg_517[1]),
        .I2(i_0_i_reg_517[0]),
        .O(i_fu_635_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_827[3]_i_1 
       (.I0(i_0_i_reg_517[3]),
        .I1(i_0_i_reg_517[0]),
        .I2(i_0_i_reg_517[1]),
        .I3(i_0_i_reg_517[2]),
        .O(i_fu_635_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_827[4]_i_1 
       (.I0(i_0_i_reg_517[4]),
        .I1(i_0_i_reg_517[2]),
        .I2(i_0_i_reg_517[1]),
        .I3(i_0_i_reg_517[0]),
        .I4(i_0_i_reg_517[3]),
        .O(i_fu_635_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_827[5]_i_1 
       (.I0(i_0_i_reg_517[5]),
        .I1(i_0_i_reg_517[3]),
        .I2(i_0_i_reg_517[0]),
        .I3(i_0_i_reg_517[1]),
        .I4(i_0_i_reg_517[2]),
        .I5(i_0_i_reg_517[4]),
        .O(i_fu_635_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_827[6]_i_1 
       (.I0(i_0_i_reg_517[6]),
        .I1(\i_reg_827[6]_i_2_n_1 ),
        .I2(i_0_i_reg_517[5]),
        .O(i_fu_635_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_827[6]_i_2 
       (.I0(i_0_i_reg_517[4]),
        .I1(i_0_i_reg_517[2]),
        .I2(i_0_i_reg_517[1]),
        .I3(i_0_i_reg_517[0]),
        .I4(i_0_i_reg_517[3]),
        .O(\i_reg_827[6]_i_2_n_1 ));
  FDRE \i_reg_827_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[0]),
        .Q(i_reg_827[0]),
        .R(1'b0));
  FDRE \i_reg_827_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[1]),
        .Q(i_reg_827[1]),
        .R(1'b0));
  FDRE \i_reg_827_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[2]),
        .Q(i_reg_827[2]),
        .R(1'b0));
  FDRE \i_reg_827_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[3]),
        .Q(i_reg_827[3]),
        .R(1'b0));
  FDRE \i_reg_827_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[4]),
        .Q(i_reg_827[4]),
        .R(1'b0));
  FDRE \i_reg_827_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[5]),
        .Q(i_reg_827[5]),
        .R(1'b0));
  FDRE \i_reg_827_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(i_fu_635_p2[6]),
        .Q(i_reg_827[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0006FFFF00060000)) 
    \icmp_ln41_reg_681[0]_i_1 
       (.I0(up[0]),
        .I1(up[1]),
        .I2(up[2]),
        .I3(up[3]),
        .I4(p_364_in),
        .I5(icmp_ln41_reg_681),
        .O(up_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h737F4040)) 
    \icmp_ln67_reg_689[0]_i_1 
       (.I0(up[1]),
        .I1(p_364_in),
        .I2(up[2]),
        .I3(up[3]),
        .I4(icmp_ln67_reg_689),
        .O(\up[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h2E0AAAAA)) 
    \icmp_ln80_reg_693[0]_i_1 
       (.I0(icmp_ln80_reg_693),
        .I1(up[1]),
        .I2(up[3]),
        .I3(up[2]),
        .I4(p_364_in),
        .O(\icmp_ln80_reg_693_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_0_i_reg_528[0]_i_1 
       (.I0(j_0_i_reg_528_reg[0]),
        .O(j_1_fu_677_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_0_i_reg_528[1]_i_1 
       (.I0(j_0_i_reg_528_reg[0]),
        .I1(j_0_i_reg_528_reg[1]),
        .O(j_1_fu_677_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_0_i_reg_528[2]_i_1 
       (.I0(j_0_i_reg_528_reg[2]),
        .I1(j_0_i_reg_528_reg[1]),
        .I2(j_0_i_reg_528_reg[0]),
        .O(j_1_fu_677_p2[2]));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \j_0_i_reg_528[3]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(j_0_i_reg_528_reg[1]),
        .I2(j_0_i_reg_528_reg[0]),
        .I3(j_0_i_reg_528_reg[3]),
        .I4(j_0_i_reg_528_reg[2]),
        .I5(ap_CS_fsm_state18),
        .O(j_0_i_reg_528));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \j_0_i_reg_528[3]_i_2 
       (.I0(ap_CS_fsm_state18),
        .I1(j_0_i_reg_528_reg[2]),
        .I2(j_0_i_reg_528_reg[3]),
        .I3(j_0_i_reg_528_reg[0]),
        .I4(j_0_i_reg_528_reg[1]),
        .O(crc_fu_1381));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_0_i_reg_528[3]_i_3 
       (.I0(j_0_i_reg_528_reg[3]),
        .I1(j_0_i_reg_528_reg[0]),
        .I2(j_0_i_reg_528_reg[1]),
        .I3(j_0_i_reg_528_reg[2]),
        .O(j_1_fu_677_p2[3]));
  FDRE \j_0_i_reg_528_reg[0] 
       (.C(ap_clk),
        .CE(crc_fu_1381),
        .D(j_1_fu_677_p2[0]),
        .Q(j_0_i_reg_528_reg[0]),
        .R(j_0_i_reg_528));
  FDRE \j_0_i_reg_528_reg[1] 
       (.C(ap_clk),
        .CE(crc_fu_1381),
        .D(j_1_fu_677_p2[1]),
        .Q(j_0_i_reg_528_reg[1]),
        .R(j_0_i_reg_528));
  FDRE \j_0_i_reg_528_reg[2] 
       (.C(ap_clk),
        .CE(crc_fu_1381),
        .D(j_1_fu_677_p2[2]),
        .Q(j_0_i_reg_528_reg[2]),
        .R(j_0_i_reg_528));
  FDRE \j_0_i_reg_528_reg[3] 
       (.C(ap_clk),
        .CE(crc_fu_1381),
        .D(j_1_fu_677_p2[3]),
        .Q(j_0_i_reg_528_reg[3]),
        .R(j_0_i_reg_528));
  LUT2 #(
    .INIT(4'h2)) 
    \j_0_reg_505[6]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state15),
        .O(j_0_reg_505));
  FDRE \j_0_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[0]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[0]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[1]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[1]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[2]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[2]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[3]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[3]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[4]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[4]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[5]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[5]),
        .R(j_0_reg_505));
  FDRE \j_0_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(j_reg_806[6]),
        .Q(grp_compose_mac_frame_fu_303_data_address0[6]),
        .R(j_0_reg_505));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_806[0]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[0]),
        .O(j_fu_602_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_806[1]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[0]),
        .O(j_fu_602_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_806[2]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[1]),
        .O(j_fu_602_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_806[3]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[2]),
        .O(j_fu_602_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_806[4]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[4]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I4(grp_compose_mac_frame_fu_303_data_address0[1]),
        .O(j_fu_602_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_806[5]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[5]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[4]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I4(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I5(grp_compose_mac_frame_fu_303_data_address0[3]),
        .O(j_fu_602_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_806[6]_i_1 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[6]),
        .I1(\j_reg_806[6]_i_2_n_1 ),
        .I2(grp_compose_mac_frame_fu_303_data_address0[5]),
        .O(j_fu_602_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \j_reg_806[6]_i_2 
       (.I0(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I4(grp_compose_mac_frame_fu_303_data_address0[4]),
        .O(\j_reg_806[6]_i_2_n_1 ));
  FDRE \j_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[0]),
        .Q(j_reg_806[0]),
        .R(1'b0));
  FDRE \j_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[1]),
        .Q(j_reg_806[1]),
        .R(1'b0));
  FDRE \j_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[2]),
        .Q(j_reg_806[2]),
        .R(1'b0));
  FDRE \j_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[3]),
        .Q(j_reg_806[3]),
        .R(1'b0));
  FDRE \j_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[4]),
        .Q(j_reg_806[4]),
        .R(1'b0));
  FDRE \j_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[5]),
        .Q(j_reg_806[5]),
        .R(1'b0));
  FDRE \j_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(grp_compose_mac_frame_fu_303_data_ce0),
        .D(j_fu_602_p2[6]),
        .Q(j_reg_806[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h008C338C)) 
    \k_0_reg_539[0]_i_1 
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(zext_ln74_1_fu_744_p1[3]),
        .I4(ap_NS_fsm10_out),
        .O(\k_0_reg_539[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h486A)) 
    \k_0_reg_539[1]_i_1 
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(ap_NS_fsm10_out),
        .O(\k_0_reg_539[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h488078F0)) 
    \k_0_reg_539[2]_i_1 
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(zext_ln74_1_fu_744_p1[3]),
        .I4(ap_NS_fsm10_out),
        .O(\k_0_reg_539[2]_i_1_n_1 ));
  FDRE \k_0_reg_539_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_0_reg_539[0]_i_1_n_1 ),
        .Q(zext_ln74_1_fu_744_p1[3]),
        .R(1'b0));
  FDRE \k_0_reg_539_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_0_reg_539[1]_i_1_n_1 ),
        .Q(zext_ln74_1_fu_744_p1[4]),
        .R(1'b0));
  FDRE \k_0_reg_539_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_0_reg_539[2]_i_1_n_1 ),
        .Q(\k_0_reg_539_reg_n_1_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \q0[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(grp_compose_mac_frame_fu_303_data_ce0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_3 
       (.I0(\q0_reg[7] [6]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[6]),
        .O(llc_data_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2
       (.I0(\q0_reg[7] [0]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[0]),
        .O(llc_data_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3
       (.I0(\q0_reg[7] [1]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[1]),
        .O(llc_data_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4
       (.I0(\q0_reg[7] [2]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[2]),
        .O(llc_data_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5
       (.I0(\q0_reg[7] [3]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[3]),
        .O(llc_data_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6
       (.I0(\q0_reg[7] [4]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[4]),
        .O(llc_data_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7
       (.I0(\q0_reg[7] [5]),
        .I1(Q[1]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[5]),
        .O(llc_data_address0[5]));
  LUT6 #(
    .INIT(64'hDDDDDDDFFFDDFFDF)) 
    ram_reg_i_100
       (.I0(ram_reg_i_112__0_n_1),
        .I1(ap_CS_fsm_state19),
        .I2(source_addr_mac_q0[4]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_37__0_n_1),
        .I5(q0[4]),
        .O(ram_reg_i_100_n_1));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_101
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg[11]_0 ),
        .I4(ap_CS_fsm_state11),
        .O(ram_reg_i_101_n_1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ram_reg_i_102__0
       (.I0(ram_reg_i_69__0_n_1),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_60__0_0[11]),
        .I3(ram_reg_i_53__0_n_1),
        .O(ram_reg_i_102__0_n_1));
  LUT6 #(
    .INIT(64'h5444545554445444)) 
    ram_reg_i_103__0
       (.I0(ap_CS_fsm_state19),
        .I1(ram_reg_i_101_n_1),
        .I2(q0[2]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_37__0_n_1),
        .I5(source_addr_mac_q0[2]),
        .O(ram_reg_i_103__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    ram_reg_i_104__0
       (.I0(ram_reg_i_69__0_n_1),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_60__0_0[9]),
        .I3(ram_reg_i_53__0_n_1),
        .O(ram_reg_i_104__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_105__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_105__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_111__0
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .O(ram_reg_i_111__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_112__0
       (.I0(\ap_CS_fsm_reg[11]_0 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state15),
        .O(ram_reg_i_112__0_n_1));
  LUT6 #(
    .INIT(64'h55C0FFFF55C00000)) 
    ram_reg_i_16
       (.I0(zext_ln74_1_fu_744_p1[3]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[0]),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state19),
        .I4(Q[2]),
        .I5(ram_reg_2),
        .O(ADDRBWRADDR));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_17
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[7]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_18
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[6]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_19
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[5]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__0
       (.I0(mac_data_we1),
        .I1(Q[2]),
        .I2(ap_CS_fsm_state16),
        .O(mac_data_ce1));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_20
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[4]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_21__0
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[3]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_22
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[2]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_23
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ram_reg_i_60__0_0[1]),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_24
       (.I0(ram_reg_i_53__0_n_1),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_60__0_0[0]),
        .I3(ram_reg_i_37__0_n_1),
        .I4(source_addr_mac_q1[0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hABABFF00)) 
    ram_reg_i_25__0
       (.I0(ram_reg_i_54_n_1),
        .I1(ram_reg_i_55__0_n_1),
        .I2(ram_reg_i_53__0_n_1),
        .I3(mac_frame_d0[7]),
        .I4(Q[2]),
        .O(DIBDI[7]));
  LUT5 #(
    .INIT(32'h03AAFFAA)) 
    ram_reg_i_26
       (.I0(mac_frame_d0[6]),
        .I1(ram_reg_i_55__0_n_1),
        .I2(ram_reg_i_53__0_n_1),
        .I3(Q[2]),
        .I4(ram_reg_i_56__0_n_1),
        .O(DIBDI[6]));
  LUT5 #(
    .INIT(32'h03AAFFAA)) 
    ram_reg_i_27__0
       (.I0(mac_frame_d0[5]),
        .I1(ram_reg_i_55__0_n_1),
        .I2(ram_reg_i_53__0_n_1),
        .I3(Q[2]),
        .I4(ram_reg_i_57__0_n_1),
        .O(DIBDI[5]));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    ram_reg_i_28__0
       (.I0(ap_CS_fsm_state19),
        .I1(ram_reg_i_58__0_n_1),
        .I2(ram_reg_i_59__0_n_1),
        .I3(Q[2]),
        .I4(mac_frame_d0[4]),
        .O(DIBDI[4]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_29
       (.I0(ram_reg_i_60__0_n_1),
        .I1(ram_reg_i_61_n_1),
        .I2(ap_CS_fsm_state19),
        .I3(Q[2]),
        .I4(mac_frame_d0[3]),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'hFEFEFEAE)) 
    ram_reg_i_2__0
       (.I0(mac_data_we1),
        .I1(ram_reg_1),
        .I2(Q[2]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state19),
        .O(mac_data_ce0));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    ram_reg_i_30
       (.I0(ram_reg_i_62__0_n_1),
        .I1(ap_CS_fsm_state19),
        .I2(ram_reg_i_63__0_n_1),
        .I3(Q[2]),
        .I4(mac_frame_d0[2]),
        .O(DIBDI[2]));
  LUT5 #(
    .INIT(32'hD5FFD500)) 
    ram_reg_i_31
       (.I0(ram_reg_i_64_n_1),
        .I1(ram_reg_i_65__0_n_1),
        .I2(ap_CS_fsm_state19),
        .I3(Q[2]),
        .I4(mac_frame_d0[1]),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hECEFFFFFECEF0000)) 
    ram_reg_i_32
       (.I0(ram_reg_i_66__0_n_1),
        .I1(ram_reg_i_67__0_n_1),
        .I2(ap_CS_fsm_state19),
        .I3(ram_reg_i_68__0_n_1),
        .I4(Q[2]),
        .I5(mac_frame_d0[0]),
        .O(DIBDI[0]));
  LUT5 #(
    .INIT(32'hA888AAAA)) 
    ram_reg_i_33__0
       (.I0(Q[2]),
        .I1(ram_reg_i_69__0_n_1),
        .I2(grp_compose_mac_frame_fu_303_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(ram_reg_i_70__0_n_1),
        .O(mac_data_we1));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBAAABA)) 
    ram_reg_i_34__0
       (.I0(mac_data_we1),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(Q[2]),
        .I4(k_0_reg_5390),
        .I5(ap_CS_fsm_state15),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_36
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_36_n_1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_37__0
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(ap_CS_fsm_state13),
        .O(ram_reg_i_37__0_n_1));
  LUT6 #(
    .INIT(64'hABAAABAAABAAABAB)) 
    ram_reg_i_38__0
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(ram_reg_i_74__0_n_1),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state4),
        .O(ram_reg_i_38__0_n_1));
  LUT6 #(
    .INIT(64'h00000000F0FFF0F1)) 
    ram_reg_i_39
       (.I0(ram_reg_i_75__0_n_1),
        .I1(ram_reg_i_74__0_n_1),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_39_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(ap_CS_fsm_state16),
        .I1(i_0_i_reg_517[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h55555555CF300000)) 
    ram_reg_i_41__0
       (.I0(\k_0_reg_539_reg_n_1_[2] ),
        .I1(ram_reg_i_78__0_n_1),
        .I2(grp_compose_mac_frame_fu_303_data_address0[5]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[6]),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state19),
        .O(\k_0_reg_539_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h5555C300)) 
    ram_reg_i_43
       (.I0(\k_0_reg_539_reg_n_1_[2] ),
        .I1(ram_reg_i_78__0_n_1),
        .I2(grp_compose_mac_frame_fu_303_data_address0[5]),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state19),
        .O(\k_0_reg_539_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hEECCEEFCEECCEECC)) 
    ram_reg_i_45
       (.I0(\k_0_reg_539_reg_n_1_[2] ),
        .I1(ram_reg_i_82_n_1),
        .I2(ram_reg_i_37__0_n_1),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_36_n_1),
        .O(\k_0_reg_539_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hCCFACCFF000A0000)) 
    ram_reg_i_47__0
       (.I0(ram_reg_i_85__0_n_1),
        .I1(\k_0_reg_539_reg_n_1_[2] ),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state19),
        .I4(ram_reg_i_37__0_n_1),
        .I5(ram_reg_i_86__0_n_1),
        .O(\k_0_reg_539_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h5555555D)) 
    ram_reg_i_49__0
       (.I0(ram_reg_i_88__0_n_1),
        .I1(ram_reg_i_37__0_n_1),
        .I2(ap_CS_fsm_state19),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_38__0_n_1),
        .O(\ap_CS_fsm_reg[18]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(ap_CS_fsm_state16),
        .I1(i_0_i_reg_517[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFCFCFCFCCCCCFCEC)) 
    ram_reg_i_51
       (.I0(ram_reg_i_39_n_1),
        .I1(ram_reg_i_91_n_1),
        .I2(ram_reg_i_92_n_1),
        .I3(ap_CS_fsm_state11),
        .I4(\ap_CS_fsm_reg[11]_0 ),
        .I5(ap_CS_fsm_state13),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    ram_reg_i_53__0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(ram_reg_i_74__0_n_1),
        .O(ram_reg_i_53__0_n_1));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    ram_reg_i_54
       (.I0(ram_reg_i_95_n_1),
        .I1(ap_CS_fsm_state19),
        .I2(q0[7]),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_37__0_n_1),
        .I5(source_addr_mac_q0[7]),
        .O(ram_reg_i_54_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_55__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state11),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(ram_reg_i_55__0_n_1));
  MUXF7 ram_reg_i_56__0
       (.I0(ram_reg_i_96__0_n_1),
        .I1(ram_reg_i_97_n_1),
        .O(ram_reg_i_56__0_n_1),
        .S(ap_CS_fsm_state19));
  MUXF7 ram_reg_i_57__0
       (.I0(ram_reg_i_98__0_n_1),
        .I1(ram_reg_i_99__0_n_1),
        .O(ram_reg_i_57__0_n_1),
        .S(ap_CS_fsm_state19));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_58__0
       (.I0(crc_1_reg_837[28]),
        .I1(crc_1_reg_837[12]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[20]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[4]),
        .O(ram_reg_i_58__0_n_1));
  LUT6 #(
    .INIT(64'h4545FF454545FFFF)) 
    ram_reg_i_59__0
       (.I0(ram_reg_i_100_n_1),
        .I1(up[0]),
        .I2(ram_reg_i_101_n_1),
        .I3(ram_reg_i_70__0_n_1),
        .I4(ram_reg_i_55__0_n_1),
        .I5(ram_reg_i_53__0_n_1),
        .O(ram_reg_i_59__0_n_1));
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    ram_reg_i_5__0
       (.I0(i_0_i_reg_517[4]),
        .I1(ap_CS_fsm_state13),
        .I2(\ap_CS_fsm_reg[11]_0 ),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_36_n_1),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
    ram_reg_i_60__0
       (.I0(ram_reg_i_37__0_n_1),
        .I1(source_addr_mac_q0[3]),
        .I2(ram_reg_i_102__0_n_1),
        .I3(ap_CS_fsm_state15),
        .I4(q0[3]),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_60__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_61
       (.I0(crc_1_reg_837[27]),
        .I1(crc_1_reg_837[11]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[19]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[3]),
        .O(ram_reg_i_61_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_62__0
       (.I0(crc_1_reg_837[26]),
        .I1(crc_1_reg_837[10]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[18]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[2]),
        .O(ram_reg_i_62__0_n_1));
  LUT5 #(
    .INIT(32'h55550444)) 
    ram_reg_i_63__0
       (.I0(ram_reg_i_103__0_n_1),
        .I1(ram_reg_i_53__0_n_1),
        .I2(ram_reg_i_60__0_0[10]),
        .I3(ap_CS_fsm_state9),
        .I4(ram_reg_i_55__0_n_1),
        .O(ram_reg_i_63__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
    ram_reg_i_64
       (.I0(ram_reg_i_37__0_n_1),
        .I1(source_addr_mac_q0[1]),
        .I2(ram_reg_i_104__0_n_1),
        .I3(ap_CS_fsm_state15),
        .I4(q0[1]),
        .I5(ap_CS_fsm_state19),
        .O(ram_reg_i_64_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_65__0
       (.I0(crc_1_reg_837[25]),
        .I1(crc_1_reg_837[9]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[17]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[1]),
        .O(ram_reg_i_65__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_66__0
       (.I0(crc_1_reg_837[24]),
        .I1(crc_1_reg_837[8]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[16]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[0]),
        .O(ram_reg_i_66__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FDFF0D0F)) 
    ram_reg_i_67__0
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state8),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_105__0_n_1),
        .I4(ram_reg_i_60__0_0[8]),
        .I5(ram_reg_i_55__0_n_1),
        .O(ram_reg_i_67__0_n_1));
  LUT6 #(
    .INIT(64'h4444444777777777)) 
    ram_reg_i_68__0
       (.I0(q0[0]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg[11]_0 ),
        .I4(ap_CS_fsm_state11),
        .I5(source_addr_mac_q0[0]),
        .O(ram_reg_i_68__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_69__0
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state10),
        .O(ram_reg_i_69__0_n_1));
  LUT6 #(
    .INIT(64'hFFFF0000DFDDDFDD)) 
    ram_reg_i_6__0
       (.I0(ram_reg_i_37__0_n_1),
        .I1(ap_CS_fsm_state10),
        .I2(ram_reg_i_36_n_1),
        .I3(ap_CS_fsm_state5),
        .I4(i_0_i_reg_517[3]),
        .I5(ap_CS_fsm_state16),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_70__0
       (.I0(ram_reg_i_74__0_n_1),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state8),
        .I5(ap_CS_fsm_state2),
        .O(ram_reg_i_70__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hCC8C)) 
    ram_reg_i_72
       (.I0(zext_ln74_1_fu_744_p1[4]),
        .I1(ap_CS_fsm_state19),
        .I2(\k_0_reg_539_reg_n_1_[2] ),
        .I3(zext_ln74_1_fu_744_p1[3]),
        .O(k_0_reg_5390));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_74__0
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state6),
        .O(ram_reg_i_74__0_n_1));
  LUT3 #(
    .INIT(8'h0D)) 
    ram_reg_i_75__0
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state4),
        .O(ram_reg_i_75__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    ram_reg_i_78__0
       (.I0(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I2(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[4]),
        .O(ram_reg_i_78__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFF10000FFF1)) 
    ram_reg_i_7__0
       (.I0(ram_reg_i_38__0_n_1),
        .I1(ap_CS_fsm_state11),
        .I2(\ap_CS_fsm_reg[11]_0 ),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state16),
        .I5(i_0_i_reg_517[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h4440404000040404)) 
    ram_reg_i_82
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state15),
        .I2(grp_compose_mac_frame_fu_303_data_address0[3]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I4(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I5(grp_compose_mac_frame_fu_303_data_address0[4]),
        .O(ram_reg_i_82_n_1));
  LUT6 #(
    .INIT(64'hFFFF0001FFFF0000)) 
    ram_reg_i_85__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_85__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFBBBBFFF)) 
    ram_reg_i_86__0
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state15),
        .I2(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I3(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I4(grp_compose_mac_frame_fu_303_data_address0[3]),
        .O(ram_reg_i_86__0_n_1));
  LUT6 #(
    .INIT(64'h0099000FFF99FF0F)) 
    ram_reg_i_88__0
       (.I0(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I1(grp_compose_mac_frame_fu_303_data_address0[2]),
        .I2(ram_reg_i_111__0_n_1),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state15),
        .I5(\k_0_reg_539_reg_n_1_[2] ),
        .O(ram_reg_i_88__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFCCFE33330032)) 
    ram_reg_i_8__0
       (.I0(ram_reg_i_39_n_1),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state11),
        .I3(\ap_CS_fsm_reg[11]_0 ),
        .I4(ap_CS_fsm_state13),
        .I5(i_0_i_reg_517[1]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h04F4)) 
    ram_reg_i_91
       (.I0(grp_compose_mac_frame_fu_303_data_address0[1]),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state19),
        .I3(zext_ln74_1_fu_744_p1[4]),
        .O(ram_reg_i_91_n_1));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_92
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state19),
        .O(ram_reg_i_92_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_i_95
       (.I0(crc_1_reg_837[31]),
        .I1(crc_1_reg_837[15]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[23]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[7]),
        .O(ram_reg_i_95_n_1));
  LUT6 #(
    .INIT(64'h0000707777777077)) 
    ram_reg_i_96__0
       (.I0(ram_reg_i_101_n_1),
        .I1(up[2]),
        .I2(ram_reg_i_37__0_n_1),
        .I3(source_addr_mac_q0[6]),
        .I4(ap_CS_fsm_state15),
        .I5(q0[6]),
        .O(ram_reg_i_96__0_n_1));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ram_reg_i_97
       (.I0(crc_1_reg_837[30]),
        .I1(crc_1_reg_837[14]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[22]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[6]),
        .O(ram_reg_i_97_n_1));
  LUT6 #(
    .INIT(64'h0000707777777077)) 
    ram_reg_i_98__0
       (.I0(ram_reg_i_101_n_1),
        .I1(up[1]),
        .I2(ram_reg_i_37__0_n_1),
        .I3(source_addr_mac_q0[5]),
        .I4(ap_CS_fsm_state15),
        .I5(q0[5]),
        .O(ram_reg_i_98__0_n_1));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    ram_reg_i_99__0
       (.I0(crc_1_reg_837[29]),
        .I1(crc_1_reg_837[13]),
        .I2(zext_ln74_1_fu_744_p1[3]),
        .I3(crc_1_reg_837[21]),
        .I4(zext_ln74_1_fu_744_p1[4]),
        .I5(crc_1_reg_837[5]),
        .O(ram_reg_i_99__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_9__0
       (.I0(i_0_i_reg_517[0]),
        .I1(ap_CS_fsm_state16),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \source_addr_mac_address1[1]_INST_0 
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .O(source_addr_mac_address1));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFEFEFE00)) 
    source_addr_mac_ce1_INST_0
       (.I0(\ap_CS_fsm_reg[11]_0 ),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state10),
        .I3(source_addr_mac_ce0_0[1]),
        .I4(source_addr_mac_ce0_0[0]),
        .O(source_addr_mac_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram
   (\ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    D,
    grp_start_tx_fu_117_ap_start_reg_reg,
    \available_spaces_vi_reg[0] ,
    \available_spaces_be_reg[0] ,
    \available_spaces_bk_reg[0] ,
    \available_spaces_vo_reg[0] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \bk1_0_reg_340_reg[6]_0 ,
    \vo_0_reg_260_reg[6]_0 ,
    O,
    \mul_ln153_reg_1226_reg[-1111111106]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \mul_ln127_reg_1242_reg[-1111111105]_0 ,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \mul_ln140_reg_1234_reg[-1111111106]_0 ,
    \mul_ln140_reg_1234_reg[-1111111105]_0 ,
    \mul_ln153_reg_1226_reg[-1111111105]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[13]_0 ,
    \available_spaces_bk_reg[1] ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    ADDRARDADDR,
    \available_spaces_vo_s_reg_1136_reg[0]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \available_spaces_vo_reg[2] ,
    \write_pointer_vo_reg[1] ,
    \ap_CS_fsm_reg[13]_2 ,
    \available_spaces_vi_s_reg_1125_reg[0]_0 ,
    \ap_CS_fsm_reg[13]_3 ,
    \available_spaces_vi_reg[2] ,
    \write_pointer_vi_reg[1] ,
    \ap_CS_fsm_reg[13]_4 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[13]_5 ,
    \available_spaces_be_s_reg_1114_reg[0]_0 ,
    \ap_CS_fsm_reg[13]_6 ,
    \write_pointer_be_reg[1] ,
    \available_spaces_bk_s_reg_1103_reg[0]_0 ,
    \ap_CS_fsm_reg[13]_7 ,
    \write_pointer_bk_reg[1] ,
    mac_frame_we0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[13]_8 ,
    ap_ready,
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg,
    \ap_CS_fsm_reg[13]_9 ,
    current_txop_holder_o,
    \idle_waited_0_reg_107_reg[0] ,
    \read_pointer_vi_reg[0] ,
    \read_pointer_vo_reg[0] ,
    \read_pointer_be_reg[0] ,
    \read_pointer_bk_reg[0] ,
    \ap_CS_fsm_reg[13]_10 ,
    \ap_CS_fsm_reg[13]_11 ,
    \ap_CS_fsm_reg[13]_12 ,
    \ap_CS_fsm_reg[16]_0 ,
    add_ln368_reg_90,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
    Q,
    grp_start_tx_fu_117_ap_start_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_37_0,
    ram_reg_i_33_0,
    ap_NS_fsm118_out,
    \available_spaces_bk_reg[2]_0 ,
    \available_spaces_bk_reg[2]_1 ,
    \available_spaces_bk_reg[1]_0 ,
    \read_pointer_bk_reg[1] ,
    ram_reg_2,
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
    \read_pointer_bk_load_reg_1191_reg[0]_0 ,
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
    \read_pointer_be_reg[1] ,
    \read_pointer_be_load_reg_1196_reg[0]_0 ,
    \read_pointer_vi_reg[1] ,
    \read_pointer_vi_reg[1]_0 ,
    \read_pointer_vi_load_reg_1201_reg[0]_0 ,
    \read_pointer_vo_reg[0]_0 ,
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
    \read_pointer_vo_load_reg_1206_reg[0]_0 ,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    write_pointer_vo,
    \write_pointer_bk_reg[1]_0 ,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_start_tx_fu_119_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    write_pointer_vi,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    write_pointer_be,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    write_pointer_bk,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    ram_reg_6,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    mac_frame_we0_0,
    mac_frame_we0_1,
    ram_reg_7,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ap_start,
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0,
    idle_waited_0_reg_107,
    grp_phy_txend_confirm_fu_292_ap_start_reg,
    grp_phy_txend_confirm_fu_292_ap_start_reg0,
    current_txop_holder_o_1_sp_1,
    \current_txop_holder_o[2] ,
    \current_txop_holder_o[1]_0 ,
    \available_spaces_vo_reg[2]_0 ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_be_reg[0]_0 ,
    ap_rst,
    ap_clk);
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [1:0]D;
  output grp_start_tx_fu_117_ap_start_reg_reg;
  output \available_spaces_vi_reg[0] ;
  output \available_spaces_be_reg[0] ;
  output \available_spaces_bk_reg[0] ;
  output \available_spaces_vo_reg[0] ;
  output [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  output \bk1_0_reg_340_reg[6]_0 ;
  output \vo_0_reg_260_reg[6]_0 ;
  output [1:0]O;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111106]_0 ;
  output [4:0]\ap_CS_fsm_reg[4]_0 ;
  output [2:0]\mul_ln127_reg_1242_reg[-1111111105]_0 ;
  output grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  output [0:0]\mul_ln140_reg_1234_reg[-1111111106]_0 ;
  output [1:0]\mul_ln140_reg_1234_reg[-1111111105]_0 ;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111105]_0 ;
  output \ap_CS_fsm_reg[17]_0 ;
  output \ap_CS_fsm_reg[17]_1 ;
  output \available_spaces_bk_reg[2] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \available_spaces_bk_reg[1] ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output [5:0]ADDRARDADDR;
  output \available_spaces_vo_s_reg_1136_reg[0]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \available_spaces_vo_reg[2] ;
  output \write_pointer_vo_reg[1] ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \available_spaces_vi_s_reg_1125_reg[0]_0 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \available_spaces_vi_reg[2] ;
  output \write_pointer_vi_reg[1] ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \available_spaces_be_reg[2] ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \available_spaces_be_s_reg_1114_reg[0]_0 ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \write_pointer_be_reg[1] ;
  output \available_spaces_bk_s_reg_1103_reg[0]_0 ;
  output \ap_CS_fsm_reg[13]_7 ;
  output \write_pointer_bk_reg[1] ;
  output mac_frame_we0;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[13]_8 ;
  output ap_ready;
  output [0:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg;
  output \ap_CS_fsm_reg[13]_9 ;
  output [1:0]current_txop_holder_o;
  output \idle_waited_0_reg_107_reg[0] ;
  output [2:0]\read_pointer_vi_reg[0] ;
  output [2:0]\read_pointer_vo_reg[0] ;
  output [2:0]\read_pointer_be_reg[0] ;
  output [2:0]\read_pointer_bk_reg[0] ;
  output \ap_CS_fsm_reg[13]_10 ;
  output \ap_CS_fsm_reg[13]_11 ;
  output \ap_CS_fsm_reg[13]_12 ;
  output \ap_CS_fsm_reg[16]_0 ;
  input [1:0]add_ln368_reg_90;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  input [1:0]Q;
  input grp_start_tx_fu_117_ap_start_reg;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_37_0;
  input ram_reg_i_33_0;
  input ap_NS_fsm118_out;
  input \available_spaces_bk_reg[2]_0 ;
  input \available_spaces_bk_reg[2]_1 ;
  input \available_spaces_bk_reg[1]_0 ;
  input \read_pointer_bk_reg[1] ;
  input [4:0]ram_reg_2;
  input grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  input [1:0]\read_pointer_bk_load_reg_1191_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  input \read_pointer_be_reg[1] ;
  input [1:0]\read_pointer_be_load_reg_1196_reg[0]_0 ;
  input \read_pointer_vi_reg[1] ;
  input \read_pointer_vi_reg[1]_0 ;
  input [1:0]\read_pointer_vi_load_reg_1201_reg[0]_0 ;
  input \read_pointer_vo_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  input [1:0]\read_pointer_vo_load_reg_1206_reg[0]_0 ;
  input [5:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  input grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  input [1:0]write_pointer_vo;
  input \write_pointer_bk_reg[1]_0 ;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  input grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  input [1:0]write_pointer_vi;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  input grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  input [1:0]write_pointer_be;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  input grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  input [1:0]write_pointer_bk;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  input ram_reg_6;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  input mac_frame_we0_0;
  input mac_frame_we0_1;
  input ram_reg_7;
  input grp_initial_edca_process_fu_240_edca_queues_we0;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ap_start;
  input [4:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0;
  input idle_waited_0_reg_107;
  input grp_phy_txend_confirm_fu_292_ap_start_reg;
  input grp_phy_txend_confirm_fu_292_ap_start_reg0;
  input current_txop_holder_o_1_sp_1;
  input \current_txop_holder_o[2] ;
  input \current_txop_holder_o[1]_0 ;
  input \available_spaces_vo_reg[2]_0 ;
  input \available_spaces_vi_reg[2]_0 ;
  input \available_spaces_be_reg[0]_0 ;
  input ap_rst;
  input ap_clk;

  wire [5:0]ADDRARDADDR;
  wire [1:0]D;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]add_ln368_reg_90;
  wire [6:0]add_ln58_reg_1322;
  wire [6:0]add_ln71_reg_1304;
  wire [6:0]add_ln84_reg_1286;
  wire [6:0]add_ln97_reg_1268;
  wire \ap_CS_fsm[10]_i_3__1_n_1 ;
  wire \ap_CS_fsm[12]_i_1__3_n_1 ;
  wire \ap_CS_fsm[12]_i_2__0_n_1 ;
  wire \ap_CS_fsm[12]_i_3__0_n_1 ;
  wire \ap_CS_fsm[14]_i_3__1_n_1 ;
  wire \ap_CS_fsm[16]_i_3__1_n_1 ;
  wire \ap_CS_fsm[17]_i_2__0_n_1 ;
  wire \ap_CS_fsm[17]_i_4__0_n_1 ;
  wire \ap_CS_fsm[2]_i_2__2_n_1 ;
  wire \ap_CS_fsm[4]_i_1__4_n_1 ;
  wire \ap_CS_fsm[4]_i_2__0_n_1 ;
  wire \ap_CS_fsm[6]_i_1__3_n_1 ;
  wire \ap_CS_fsm[6]_i_2__0_n_1 ;
  wire \ap_CS_fsm[8]_i_1__3_n_1 ;
  wire \ap_CS_fsm[8]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_10 ;
  wire \ap_CS_fsm_reg[13]_11 ;
  wire \ap_CS_fsm_reg[13]_12 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire \ap_CS_fsm_reg[13]_7 ;
  wire [1:0]\ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[13]_9 ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [4:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_NS_fsm145_out;
  wire ap_NS_fsm150_out;
  wire ap_NS_fsm155_out;
  wire ap_NS_fsm161_out;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be[2]_i_7_n_1 ;
  wire \available_spaces_be[2]_i_8_n_1 ;
  wire \available_spaces_be_reg[0] ;
  wire \available_spaces_be_reg[0]_0 ;
  wire \available_spaces_be_reg[2] ;
  wire [2:0]available_spaces_be_s_reg_1114;
  wire \available_spaces_be_s_reg_1114_reg[0]_0 ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk[1]_i_2_n_1 ;
  wire \available_spaces_bk[2]_i_2_n_1 ;
  wire \available_spaces_bk[2]_i_6_n_1 ;
  wire \available_spaces_bk[2]_i_7_n_1 ;
  wire \available_spaces_bk_reg[0] ;
  wire \available_spaces_bk_reg[1] ;
  wire \available_spaces_bk_reg[1]_0 ;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire \available_spaces_bk_reg[2]_1 ;
  wire [2:0]available_spaces_bk_s_reg_1103;
  wire \available_spaces_bk_s_reg_1103_reg[0]_0 ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi[2]_i_6_n_1 ;
  wire \available_spaces_vi[2]_i_7_n_1 ;
  wire \available_spaces_vi_reg[0] ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire [2:0]available_spaces_vi_s_reg_1125;
  wire \available_spaces_vi_s_reg_1125_reg[0]_0 ;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo[2]_i_6_n_1 ;
  wire \available_spaces_vo[2]_i_7_n_1 ;
  wire \available_spaces_vo_reg[0] ;
  wire \available_spaces_vo_reg[2] ;
  wire \available_spaces_vo_reg[2]_0 ;
  wire [2:0]available_spaces_vo_s_reg_1136;
  wire \available_spaces_vo_s_reg_1136_reg[0]_0 ;
  wire [6:0]be2_0_reg_328;
  wire [6:0]be_0_reg_282;
  wire [6:0]be_1_fu_754_p2;
  wire [6:0]be_1_reg_1294;
  wire \be_1_reg_1294[2]_i_1__1_n_1 ;
  wire \be_1_reg_1294[6]_i_2__0_n_1 ;
  wire [6:0]be_fu_994_p2;
  wire [6:0]be_reg_1356;
  wire \be_reg_1356[6]_i_2__0_n_1 ;
  wire [6:0]bk1_0_reg_340;
  wire \bk1_0_reg_340_reg[6]_0 ;
  wire [6:0]bk_0_reg_293;
  wire [6:0]bk_1_fu_816_p2;
  wire [6:0]bk_1_reg_1312;
  wire \bk_1_reg_1312[2]_i_1__1_n_1 ;
  wire \bk_1_reg_1312[6]_i_2__0_n_1 ;
  wire [6:0]bk_fu_1057_p2;
  wire [6:0]bk_reg_1369;
  wire \bk_reg_1369[6]_i_2__0_n_1 ;
  wire [1:0]current_txop_holder_o;
  wire \current_txop_holder_o[1]_0 ;
  wire \current_txop_holder_o[1]_INST_0_i_1_n_1 ;
  wire \current_txop_holder_o[2] ;
  wire \current_txop_holder_o[2]_INST_0_i_1_n_1 ;
  wire current_txop_holder_o_1_sn_1;
  wire grp_enqueue_dequeue_fram_fu_44_ap_ready;
  wire grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg0;
  wire [0:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg;
  wire [4:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0;
  wire grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld;
  wire [5:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire [1:0]grp_phy_txend_confirm_fu_292_read_pointer_be_o;
  wire grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld;
  wire [1:0]grp_phy_txend_confirm_fu_292_read_pointer_bk_o;
  wire grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_phy_txend_confirm_fu_292_read_pointer_vi_o;
  wire [1:0]grp_phy_txend_confirm_fu_292_read_pointer_vo_o;
  wire grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld;
  wire [0:0]grp_phy_txend_confirm_fu_292_write_pointer_be_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_write_pointer_bk_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_write_pointer_vi_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_write_pointer_vo_o;
  wire grp_start_tx_fu_117_ap_start_reg;
  wire grp_start_tx_fu_117_ap_start_reg_reg;
  wire [1:1]grp_start_tx_fu_117_available_spaces_be_o;
  wire grp_start_tx_fu_117_available_spaces_be_o_ap_vld;
  wire [1:1]grp_start_tx_fu_117_available_spaces_bk_o;
  wire grp_start_tx_fu_117_available_spaces_bk_o_ap_vld;
  wire [1:1]grp_start_tx_fu_117_available_spaces_vi_o;
  wire [1:1]grp_start_tx_fu_117_available_spaces_vo_o;
  wire grp_start_tx_fu_117_available_spaces_vo_o_ap_vld;
  wire [1:1]grp_start_tx_fu_117_write_pointer_be_o;
  wire [1:1]grp_start_tx_fu_117_write_pointer_bk_o;
  wire [1:1]grp_start_tx_fu_117_write_pointer_vi_o;
  wire [1:1]grp_start_tx_fu_117_write_pointer_vo_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire idle_waited_0_reg_107;
  wire \idle_waited_0_reg_107_reg[0] ;
  wire \mac_frame_address0[0]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[0]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[1]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[1]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[2]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[2]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[3]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[3]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[4]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[4]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[5]_INST_0_i_5_n_1 ;
  wire \mac_frame_address0[5]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_8_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_9_n_1 ;
  wire mac_frame_ce0_INST_0_i_4_n_1;
  wire mac_frame_we0;
  wire mac_frame_we0_0;
  wire mac_frame_we0_1;
  wire mac_frame_we0_INST_0_i_1_n_1;
  wire mac_frame_we0_INST_0_i_2_n_1;
  wire [8:3]mul_ln114_reg_1250;
  wire [8:3]mul_ln127_reg_1242_reg;
  wire [2:0]\mul_ln127_reg_1242_reg[-1111111105]_0 ;
  wire [8:3]mul_ln140_reg_1234_reg;
  wire [1:0]\mul_ln140_reg_1234_reg[-1111111105]_0 ;
  wire [0:0]\mul_ln140_reg_1234_reg[-1111111106]_0 ;
  wire [8:3]mul_ln153_reg_1226_reg;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111105]_0 ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111106]_0 ;
  wire [8:2]p_0_in;
  wire p_57_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire [4:0]ram_reg_2;
  wire [5:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_102_n_1;
  wire ram_reg_i_103_n_1;
  wire ram_reg_i_103_n_2;
  wire ram_reg_i_103_n_3;
  wire ram_reg_i_103_n_4;
  wire ram_reg_i_104_n_1;
  wire ram_reg_i_104_n_2;
  wire ram_reg_i_104_n_3;
  wire ram_reg_i_104_n_4;
  wire ram_reg_i_104_n_5;
  wire ram_reg_i_104_n_6;
  wire ram_reg_i_104_n_7;
  wire ram_reg_i_109_n_1;
  wire ram_reg_i_110_n_1;
  wire ram_reg_i_115_n_1;
  wire ram_reg_i_116_n_1;
  wire ram_reg_i_121_n_1;
  wire ram_reg_i_127_n_1;
  wire ram_reg_i_128_n_1;
  wire ram_reg_i_133_n_1;
  wire ram_reg_i_134_n_1;
  wire ram_reg_i_139_n_1;
  wire ram_reg_i_141_n_1;
  wire ram_reg_i_142_n_1;
  wire ram_reg_i_145_n_1;
  wire ram_reg_i_149_n_1;
  wire ram_reg_i_150_n_1;
  wire ram_reg_i_151_n_3;
  wire ram_reg_i_151_n_4;
  wire ram_reg_i_160_n_1;
  wire ram_reg_i_161_n_1;
  wire ram_reg_i_163_n_3;
  wire ram_reg_i_163_n_4;
  wire ram_reg_i_164_n_1;
  wire ram_reg_i_172_n_1;
  wire ram_reg_i_173_n_1;
  wire ram_reg_i_174_n_1;
  wire ram_reg_i_182_n_1;
  wire ram_reg_i_183_n_1;
  wire ram_reg_i_184_n_1;
  wire ram_reg_i_185_n_1;
  wire ram_reg_i_187_n_1;
  wire ram_reg_i_188_n_1;
  wire ram_reg_i_188_n_2;
  wire ram_reg_i_188_n_3;
  wire ram_reg_i_188_n_4;
  wire ram_reg_i_189_n_1;
  wire ram_reg_i_190_n_1;
  wire ram_reg_i_191_n_1;
  wire ram_reg_i_192_n_1;
  wire ram_reg_i_194_n_1;
  wire ram_reg_i_195_n_1;
  wire ram_reg_i_196_n_1;
  wire ram_reg_i_209_n_1;
  wire ram_reg_i_211_n_1;
  wire ram_reg_i_211_n_2;
  wire ram_reg_i_211_n_3;
  wire ram_reg_i_211_n_4;
  wire ram_reg_i_212_n_1;
  wire ram_reg_i_215_n_1;
  wire ram_reg_i_219_n_1;
  wire ram_reg_i_221_n_1;
  wire ram_reg_i_223_n_1;
  wire ram_reg_i_225_n_1;
  wire ram_reg_i_228_n_1;
  wire ram_reg_i_229_n_1;
  wire ram_reg_i_230_n_1;
  wire ram_reg_i_231_n_1;
  wire ram_reg_i_232_n_1;
  wire ram_reg_i_238_n_1;
  wire ram_reg_i_239_n_1;
  wire ram_reg_i_33_0;
  wire ram_reg_i_37_0;
  wire ram_reg_i_55_n_1;
  wire ram_reg_i_56_n_1;
  wire ram_reg_i_74_n_3;
  wire ram_reg_i_74_n_4;
  wire ram_reg_i_75_n_1;
  wire ram_reg_i_76_n_1;
  wire ram_reg_i_83_n_1;
  wire ram_reg_i_84_n_1;
  wire ram_reg_i_86_n_3;
  wire ram_reg_i_86_n_4;
  wire ram_reg_i_86_n_6;
  wire ram_reg_i_86_n_7;
  wire ram_reg_i_86_n_8;
  wire ram_reg_i_94_n_1;
  wire \read_pointer_be[1]_i_3_n_1 ;
  wire [1:0]read_pointer_be_load_reg_1196;
  wire [1:0]\read_pointer_be_load_reg_1196_reg[0]_0 ;
  wire [2:0]\read_pointer_be_reg[0] ;
  wire \read_pointer_be_reg[0]_i_2_n_1 ;
  wire \read_pointer_be_reg[1] ;
  wire \read_pointer_be_reg[1]_i_2_n_1 ;
  wire \read_pointer_bk[1]_i_4_n_1 ;
  wire [1:0]read_pointer_bk_load_reg_1191;
  wire [1:0]\read_pointer_bk_load_reg_1191_reg[0]_0 ;
  wire [2:0]\read_pointer_bk_reg[0] ;
  wire \read_pointer_bk_reg[0]_i_2_n_1 ;
  wire \read_pointer_bk_reg[1] ;
  wire \read_pointer_bk_reg[1]_i_2_n_1 ;
  wire \read_pointer_vi[1]_i_4_n_1 ;
  wire [1:0]read_pointer_vi_load_reg_1201;
  wire [1:0]\read_pointer_vi_load_reg_1201_reg[0]_0 ;
  wire [2:0]\read_pointer_vi_reg[0] ;
  wire \read_pointer_vi_reg[0]_i_2_n_1 ;
  wire \read_pointer_vi_reg[1] ;
  wire \read_pointer_vi_reg[1]_0 ;
  wire \read_pointer_vi_reg[1]_i_2_n_1 ;
  wire \read_pointer_vo[1]_i_4_n_1 ;
  wire [1:0]read_pointer_vo_load_reg_1206;
  wire [1:0]\read_pointer_vo_load_reg_1206_reg[0]_0 ;
  wire [2:0]\read_pointer_vo_reg[0] ;
  wire \read_pointer_vo_reg[0]_0 ;
  wire \read_pointer_vo_reg[0]_i_2_n_1 ;
  wire \read_pointer_vo_reg[1]_i_2_n_1 ;
  wire [6:0]vi3_0_reg_316;
  wire [6:0]vi_0_reg_271;
  wire [6:0]vi_1_fu_692_p2;
  wire [6:0]vi_1_reg_1276;
  wire \vi_1_reg_1276[2]_i_1__1_n_1 ;
  wire \vi_1_reg_1276[6]_i_2__0_n_1 ;
  wire [6:0]vi_fu_931_p2;
  wire [6:0]vi_reg_1343;
  wire \vi_reg_1343[6]_i_2__0_n_1 ;
  wire [6:0]vo4_0_reg_304;
  wire [6:0]vo_0_reg_260;
  wire \vo_0_reg_260_reg[6]_0 ;
  wire [6:0]vo_1_fu_630_p2;
  wire [6:0]vo_1_reg_1258;
  wire \vo_1_reg_1258[6]_i_2__0_n_1 ;
  wire [6:0]vo_fu_868_p2;
  wire [6:0]vo_reg_1330;
  wire \vo_reg_1330[2]_i_1__1_n_1 ;
  wire \vo_reg_1330[3]_i_1__1_n_1 ;
  wire \vo_reg_1330[4]_i_1__1_n_1 ;
  wire \vo_reg_1330[6]_i_2__0_n_1 ;
  wire [1:0]write_pointer_be;
  wire \write_pointer_be[0]_i_3_n_1 ;
  wire [1:0]write_pointer_be_loa_reg_1120;
  wire \write_pointer_be_reg[1] ;
  wire [1:0]write_pointer_bk;
  wire \write_pointer_bk[0]_i_3_n_1 ;
  wire [1:0]write_pointer_bk_loa_reg_1109;
  wire \write_pointer_bk_reg[1] ;
  wire \write_pointer_bk_reg[1]_0 ;
  wire [1:0]write_pointer_vi;
  wire \write_pointer_vi[0]_i_3_n_1 ;
  wire [1:0]write_pointer_vi_loa_reg_1131;
  wire \write_pointer_vi_reg[1] ;
  wire [1:0]write_pointer_vo;
  wire \write_pointer_vo[0]_i_3_n_1 ;
  wire [1:0]write_pointer_vo_loa_reg_1142;
  wire \write_pointer_vo_reg[1] ;
  wire [3:2]zext_ln127_1_fu_1005_p1;
  wire [8:2]zext_ln140_1_fu_942_p1;
  wire [0:0]NLW_ram_reg_i_103_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_104_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_151_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_151_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_163_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_163_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_188_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_211_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_74_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_74_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_86_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_86_O_UNCONNECTED;

  assign current_txop_holder_o_1_sn_1 = current_txop_holder_o_1_sp_1;
  FDRE \add_ln58_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[0]),
        .Q(add_ln58_reg_1322[0]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[1]),
        .Q(add_ln58_reg_1322[1]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[2]),
        .Q(add_ln58_reg_1322[2]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[3]),
        .Q(add_ln58_reg_1322[3]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[4]),
        .Q(add_ln58_reg_1322[4]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[5]),
        .Q(add_ln58_reg_1322[5]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .D(bk_0_reg_293[6]),
        .Q(add_ln58_reg_1322[6]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[0]),
        .Q(add_ln71_reg_1304[0]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[1]),
        .Q(add_ln71_reg_1304[1]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[2]),
        .Q(add_ln71_reg_1304[2]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[3]),
        .Q(add_ln71_reg_1304[3]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[4]),
        .Q(add_ln71_reg_1304[4]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[5]),
        .Q(add_ln71_reg_1304[5]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .D(be_0_reg_282[6]),
        .Q(add_ln71_reg_1304[6]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[0]),
        .Q(add_ln84_reg_1286[0]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[1]),
        .Q(add_ln84_reg_1286[1]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[2]),
        .Q(add_ln84_reg_1286[2]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[3]),
        .Q(add_ln84_reg_1286[3]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[4]),
        .Q(add_ln84_reg_1286[4]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[5]),
        .Q(add_ln84_reg_1286[5]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .D(vi_0_reg_271[6]),
        .Q(add_ln84_reg_1286[6]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[0]),
        .Q(add_ln97_reg_1268[0]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[1]),
        .Q(add_ln97_reg_1268[1]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[2]),
        .Q(add_ln97_reg_1268[2]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[3]),
        .Q(add_ln97_reg_1268[3]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[4]),
        .Q(add_ln97_reg_1268[4]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[5]),
        .Q(add_ln97_reg_1268[5]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[6]),
        .Q(add_ln97_reg_1268[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFAA08AA08)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I4(grp_start_tx_fu_117_ap_start_reg),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \ap_CS_fsm[0]_i_1__24 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[0]),
        .I2(idle_waited_0_reg_107),
        .I3(grp_start_tx_fu_117_ap_start_reg_reg),
        .I4(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .O(grp_phy_txend_confirm_fu_292_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__25 
       (.I0(ap_ready),
        .I1(ap_start),
        .I2(ram_reg_2[0]),
        .O(\ap_CS_fsm_reg[13]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_1__1 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \ap_CS_fsm[10]_i_2__1 
       (.I0(vo4_0_reg_304[0]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[6]),
        .I3(vo4_0_reg_304[4]),
        .I4(\ap_CS_fsm[10]_i_3__1_n_1 ),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[10]_i_3__1 
       (.I0(ap_CS_fsm_state10),
        .I1(vo4_0_reg_304[1]),
        .I2(vo4_0_reg_304[5]),
        .I3(vo4_0_reg_304[3]),
        .O(\ap_CS_fsm[10]_i_3__1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_NS_fsm150_out),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1__3 
       (.I0(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[12]_i_1__3_n_1 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \ap_CS_fsm[12]_i_2__0 
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[3]),
        .I2(ap_CS_fsm_state12),
        .I3(vi3_0_reg_316[1]),
        .I4(\ap_CS_fsm[12]_i_3__0_n_1 ),
        .O(\ap_CS_fsm[12]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[12]_i_3__0 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[6]),
        .I2(vi3_0_reg_316[2]),
        .I3(vi3_0_reg_316[0]),
        .O(\ap_CS_fsm[12]_i_3__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_1__1 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_NS_fsm155_out),
        .O(ap_NS_fsm[13]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[13]_i_1__3 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg0),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg),
        .I2(ram_reg_2[4]),
        .O(\ap_CS_fsm_reg[13]_8 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1__0 
       (.I0(ap_CS_fsm_state14),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .O(ap_NS_fsm[14]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ap_CS_fsm[14]_i_2__0 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[5]),
        .I2(be2_0_reg_328[2]),
        .I3(be2_0_reg_328[4]),
        .I4(\ap_CS_fsm[14]_i_3__1_n_1 ),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[14]_i_3__1 
       (.I0(be2_0_reg_328[1]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[6]),
        .I3(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[14]_i_3__1_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[15]_i_1__1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm161_out),
        .O(ap_NS_fsm[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_1__1 
       (.I0(ap_CS_fsm_state16),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .O(ap_NS_fsm[16]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[16]_i_2__0 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[4]),
        .I2(bk1_0_reg_340[3]),
        .I3(bk1_0_reg_340[5]),
        .I4(\ap_CS_fsm[16]_i_3__1_n_1 ),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[16]_i_3__1 
       (.I0(bk1_0_reg_340[1]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[6]),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[16]_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_10 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__2_n_1 ),
        .I2(vo_0_reg_260[5]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[2]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[17]_i_10__0 
       (.I0(available_spaces_vo[0]),
        .I1(available_spaces_vo[2]),
        .I2(available_spaces_vo[1]),
        .O(\available_spaces_vo_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \ap_CS_fsm[17]_i_1__0 
       (.I0(\ap_CS_fsm[17]_i_2__0_n_1 ),
        .I1(p_57_in),
        .I2(grp_start_tx_fu_117_available_spaces_be_o_ap_vld),
        .I3(\ap_CS_fsm[17]_i_4__0_n_1 ),
        .I4(grp_start_tx_fu_117_available_spaces_bk_o_ap_vld),
        .I5(grp_start_tx_fu_117_available_spaces_vo_o_ap_vld),
        .O(ap_NS_fsm[17]));
  LUT6 #(
    .INIT(64'h0ACF0AC0FACFFAC0)) 
    \ap_CS_fsm[17]_i_2__0 
       (.I0(\available_spaces_vi_reg[0] ),
        .I1(\available_spaces_be_reg[0] ),
        .I2(add_ln368_reg_90[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(\available_spaces_bk_reg[0] ),
        .I5(\available_spaces_vo_reg[0] ),
        .O(\ap_CS_fsm[17]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_3__0 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .O(grp_start_tx_fu_117_available_spaces_be_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[17]_i_4__0 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .O(\ap_CS_fsm[17]_i_4__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_5__0 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .O(grp_start_tx_fu_117_available_spaces_bk_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_6__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .O(grp_start_tx_fu_117_available_spaces_vo_o_ap_vld));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_7 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2__0_n_1 ),
        .I2(be_0_reg_282[5]),
        .I3(be_0_reg_282[4]),
        .I4(be_0_reg_282[2]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[17]_i_7__1 
       (.I0(available_spaces_vi[0]),
        .I1(available_spaces_vi[2]),
        .I2(available_spaces_vi[1]),
        .O(\available_spaces_vi_reg[0] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[17]_i_8 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[4]_i_2__0_n_1 ),
        .I2(vi_0_reg_271[6]),
        .I3(vi_0_reg_271[5]),
        .I4(vi_0_reg_271[2]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[17]_i_8__1 
       (.I0(available_spaces_be[0]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[1]),
        .O(\available_spaces_be_reg[0] ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_9 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[8]_i_2__0_n_1 ),
        .I2(bk_0_reg_293[5]),
        .I3(bk_0_reg_293[4]),
        .I4(bk_0_reg_293[2]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[17]_i_9__1 
       (.I0(available_spaces_bk[0]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[1]),
        .O(\available_spaces_bk_reg[0] ));
  LUT6 #(
    .INIT(64'h8D888D8DDDDDDDDD)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(Q[0]),
        .I1(grp_start_tx_fu_117_ap_start_reg),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__2_n_1 ),
        .I2(vo_0_reg_260[5]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[2]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(vo_0_reg_260[1]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[6]),
        .I3(vo_0_reg_260[4]),
        .O(\ap_CS_fsm[2]_i_2__2_n_1 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_1 ),
        .I1(vi_0_reg_271[6]),
        .I2(vi_0_reg_271[5]),
        .I3(vi_0_reg_271[2]),
        .I4(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(vi_0_reg_271[1]),
        .I1(vi_0_reg_271[0]),
        .I2(vi_0_reg_271[4]),
        .I3(vi_0_reg_271[3]),
        .O(\ap_CS_fsm[4]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(\ap_CS_fsm[6]_i_2__0_n_1 ),
        .I1(be_0_reg_282[5]),
        .I2(be_0_reg_282[4]),
        .I3(be_0_reg_282[2]),
        .I4(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[6]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[6]_i_2__0 
       (.I0(be_0_reg_282[1]),
        .I1(be_0_reg_282[0]),
        .I2(be_0_reg_282[6]),
        .I3(be_0_reg_282[3]),
        .O(\ap_CS_fsm[6]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[8]_i_1__3 
       (.I0(\ap_CS_fsm[8]_i_2__0_n_1 ),
        .I1(bk_0_reg_293[5]),
        .I2(bk_0_reg_293[4]),
        .I3(bk_0_reg_293[2]),
        .I4(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[8]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[8]_i_2__0 
       (.I0(bk_0_reg_293[1]),
        .I1(bk_0_reg_293[0]),
        .I2(bk_0_reg_293[6]),
        .I3(bk_0_reg_293[3]),
        .O(\ap_CS_fsm[8]_i_2__0_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_NS_fsm145_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[12]_i_1__3_n_1 ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__4_n_1 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__3_n_1 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[8]_i_1__3_n_1 ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h80888088AAAA8088)) 
    ap_ready_INST_0
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I2(grp_start_tx_fu_117_ap_start_reg_reg),
        .I3(idle_waited_0_reg_107),
        .I4(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[0]),
        .I5(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    ap_ready_INST_0_i_1
       (.I0(grp_start_tx_fu_117_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(grp_start_tx_fu_117_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hB1FFFFFFB1000000)) 
    \available_spaces_be[0]_i_3 
       (.I0(\available_spaces_be[2]_i_7_n_1 ),
        .I1(available_spaces_be_s_reg_1114[0]),
        .I2(available_spaces_be[0]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_be_o[0]),
        .O(\available_spaces_be_s_reg_1114_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \available_spaces_be[1]_i_3 
       (.I0(grp_start_tx_fu_117_available_spaces_be_o),
        .I1(ram_reg_2[4]),
        .I2(grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld),
        .I3(grp_start_tx_fu_119_available_spaces_be_o),
        .I4(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .I5(available_spaces_be[1]),
        .O(\ap_CS_fsm_reg[13]_5 ));
  LUT6 #(
    .INIT(64'h50F8FA70FA7050F8)) 
    \available_spaces_be[1]_i_4 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(available_spaces_be[1]),
        .I3(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .I4(available_spaces_be_s_reg_1114[1]),
        .I5(available_spaces_be_s_reg_1114[0]),
        .O(grp_start_tx_fu_117_available_spaces_be_o));
  LUT6 #(
    .INIT(64'hE4FFFFFFE4000000)) 
    \available_spaces_be[2]_i_4 
       (.I0(\available_spaces_be[2]_i_7_n_1 ),
        .I1(\available_spaces_be[2]_i_8_n_1 ),
        .I2(available_spaces_be[2]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_be_o[1]),
        .O(\available_spaces_be_reg[2] ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \available_spaces_be[2]_i_5 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld),
        .I2(\available_spaces_be_reg[0]_0 ),
        .I3(ram_reg_2[3]),
        .I4(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .O(\ap_CS_fsm_reg[13]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \available_spaces_be[2]_i_7 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .O(\available_spaces_be[2]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h4EEAA004)) 
    \available_spaces_be[2]_i_8 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(available_spaces_be_s_reg_1114[1]),
        .I3(available_spaces_be_s_reg_1114[0]),
        .I4(available_spaces_be_s_reg_1114[2]),
        .O(\available_spaces_be[2]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_be[2]_i_9 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_107),
        .O(grp_phy_txend_confirm_fu_292_available_spaces_be_o_ap_vld));
  FDRE \available_spaces_be_s_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[0]),
        .Q(available_spaces_be_s_reg_1114[0]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[1]),
        .Q(available_spaces_be_s_reg_1114[1]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[2]),
        .Q(available_spaces_be_s_reg_1114[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB1FFFFFFB1000000)) 
    \available_spaces_bk[0]_i_2 
       (.I0(\available_spaces_bk[2]_i_6_n_1 ),
        .I1(available_spaces_bk_s_reg_1103[0]),
        .I2(available_spaces_bk[0]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_bk_o[0]),
        .O(\available_spaces_bk_s_reg_1103_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_bk[1]_i_1 
       (.I0(\available_spaces_bk[1]_i_2_n_1 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\available_spaces_bk_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(available_spaces_bk[1]),
        .O(\available_spaces_bk_reg[1] ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \available_spaces_bk[1]_i_2 
       (.I0(grp_start_tx_fu_117_available_spaces_bk_o),
        .I1(ram_reg_2[4]),
        .I2(grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld),
        .I3(grp_start_tx_fu_119_available_spaces_bk_o),
        .I4(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .I5(available_spaces_bk[1]),
        .O(\available_spaces_bk[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h50F8FA70FA7050F8)) 
    \available_spaces_bk[1]_i_4 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(available_spaces_bk[1]),
        .I3(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .I4(available_spaces_bk_s_reg_1103[0]),
        .I5(available_spaces_bk_s_reg_1103[1]),
        .O(grp_start_tx_fu_117_available_spaces_bk_o));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_bk[2]_i_1 
       (.I0(\available_spaces_bk[2]_i_2_n_1 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\available_spaces_bk_reg[2]_1 ),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(available_spaces_bk[2]),
        .O(\available_spaces_bk_reg[2] ));
  LUT6 #(
    .INIT(64'hE4FFFFFFE4000000)) 
    \available_spaces_bk[2]_i_2 
       (.I0(\available_spaces_bk[2]_i_6_n_1 ),
        .I1(\available_spaces_bk[2]_i_7_n_1 ),
        .I2(available_spaces_bk[2]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_bk_o[1]),
        .O(\available_spaces_bk[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFF8F8F8F)) 
    \available_spaces_bk[2]_i_5 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld),
        .I2(\available_spaces_bk_reg[2]_0 ),
        .I3(ram_reg_2[3]),
        .I4(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \available_spaces_bk[2]_i_6 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .O(\available_spaces_bk[2]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h7E812A80)) 
    \available_spaces_bk[2]_i_7 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .I1(available_spaces_bk_s_reg_1103[1]),
        .I2(available_spaces_bk_s_reg_1103[0]),
        .I3(available_spaces_bk_s_reg_1103[2]),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .O(\available_spaces_bk[2]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_bk[2]_i_8 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_107),
        .O(grp_phy_txend_confirm_fu_292_available_spaces_bk_o_ap_vld));
  LUT2 #(
    .INIT(4'h8)) 
    \available_spaces_bk_s_reg_1103[2]_i_1__0 
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(p_57_in));
  FDRE \available_spaces_bk_s_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[0]),
        .Q(available_spaces_bk_s_reg_1103[0]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[1]),
        .Q(available_spaces_bk_s_reg_1103[1]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[2]),
        .Q(available_spaces_bk_s_reg_1103[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB1FFFFFFB1000000)) 
    \available_spaces_vi[0]_i_3 
       (.I0(\available_spaces_vi[2]_i_6_n_1 ),
        .I1(available_spaces_vi_s_reg_1125[0]),
        .I2(available_spaces_vi[0]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_vi_o[0]),
        .O(\available_spaces_vi_s_reg_1125_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \available_spaces_vi[1]_i_3 
       (.I0(grp_start_tx_fu_117_available_spaces_vi_o),
        .I1(ram_reg_2[4]),
        .I2(grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld),
        .I3(grp_start_tx_fu_119_available_spaces_vi_o),
        .I4(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .I5(available_spaces_vi[1]),
        .O(\ap_CS_fsm_reg[13]_3 ));
  LUT6 #(
    .INIT(64'hCA8A3ABA3ABACA8A)) 
    \available_spaces_vi[1]_i_4 
       (.I0(available_spaces_vi[1]),
        .I1(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(available_spaces_vi_s_reg_1125[1]),
        .I5(available_spaces_vi_s_reg_1125[0]),
        .O(grp_start_tx_fu_117_available_spaces_vi_o));
  LUT6 #(
    .INIT(64'h31FFFFFF31000000)) 
    \available_spaces_vi[2]_i_4 
       (.I0(\available_spaces_vi[2]_i_6_n_1 ),
        .I1(\available_spaces_vi[2]_i_7_n_1 ),
        .I2(available_spaces_vi[2]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_vi_o[1]),
        .O(\available_spaces_vi_reg[2] ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \available_spaces_vi[2]_i_5 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld),
        .I2(\available_spaces_vi_reg[2]_0 ),
        .I3(ram_reg_2[3]),
        .I4(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .O(\ap_CS_fsm_reg[13]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h73)) 
    \available_spaces_vi[2]_i_6 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .O(\available_spaces_vi[2]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h1E87000000870000)) 
    \available_spaces_vi[2]_i_7 
       (.I0(available_spaces_vi_s_reg_1125[1]),
        .I1(available_spaces_vi_s_reg_1125[0]),
        .I2(available_spaces_vi_s_reg_1125[2]),
        .I3(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(\available_spaces_vi[2]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \available_spaces_vi[2]_i_8 
       (.I0(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_107),
        .O(grp_phy_txend_confirm_fu_292_available_spaces_vi_o_ap_vld));
  FDRE \available_spaces_vi_s_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[0]),
        .Q(available_spaces_vi_s_reg_1125[0]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[1]),
        .Q(available_spaces_vi_s_reg_1125[1]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[2]),
        .Q(available_spaces_vi_s_reg_1125[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB1FFFFFFB1000000)) 
    \available_spaces_vo[0]_i_3 
       (.I0(\available_spaces_vo[2]_i_6_n_1 ),
        .I1(available_spaces_vo_s_reg_1136[0]),
        .I2(available_spaces_vo[0]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_vo_o[0]),
        .O(\available_spaces_vo_s_reg_1136_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \available_spaces_vo[1]_i_3 
       (.I0(grp_start_tx_fu_117_available_spaces_vo_o),
        .I1(ram_reg_2[4]),
        .I2(grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld),
        .I3(grp_start_tx_fu_119_available_spaces_vo_o),
        .I4(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .I5(available_spaces_vo[1]),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h30F8FC70FC7030F8)) 
    \available_spaces_vo[1]_i_4 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[1]),
        .I2(available_spaces_vo[1]),
        .I3(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .I4(available_spaces_vo_s_reg_1136[0]),
        .I5(available_spaces_vo_s_reg_1136[1]),
        .O(grp_start_tx_fu_117_available_spaces_vo_o));
  LUT6 #(
    .INIT(64'hE4FFFFFFE4000000)) 
    \available_spaces_vo[2]_i_4 
       (.I0(\available_spaces_vo[2]_i_6_n_1 ),
        .I1(\available_spaces_vo[2]_i_7_n_1 ),
        .I2(available_spaces_vo[2]),
        .I3(ram_reg_2[4]),
        .I4(grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld),
        .I5(grp_initial_edca_process_fu_240_available_spaces_vo_o[1]),
        .O(\available_spaces_vo_reg[2] ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \available_spaces_vo[2]_i_5 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld),
        .I2(\available_spaces_vo_reg[2]_0 ),
        .I3(ram_reg_2[3]),
        .I4(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .O(\ap_CS_fsm_reg[13]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h37)) 
    \available_spaces_vo[2]_i_6 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[1]),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .O(\available_spaces_vo[2]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h7E812A80)) 
    \available_spaces_vo[2]_i_7 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .I1(available_spaces_vo_s_reg_1136[1]),
        .I2(available_spaces_vo_s_reg_1136[0]),
        .I3(available_spaces_vo_s_reg_1136[2]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\available_spaces_vo[2]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_vo[2]_i_8 
       (.I0(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_107),
        .O(grp_phy_txend_confirm_fu_292_available_spaces_vo_o_ap_vld));
  FDRE \available_spaces_vo_s_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[0]),
        .Q(available_spaces_vo_s_reg_1136[0]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[1]),
        .Q(available_spaces_vo_s_reg_1136[1]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[2]),
        .Q(available_spaces_vo_s_reg_1136[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \be2_0_reg_328[6]_i_1__0 
       (.I0(available_spaces_be[1]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[0]),
        .I3(p_57_in),
        .I4(add_ln368_reg_90[1]),
        .I5(add_ln368_reg_90[0]),
        .O(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[0]),
        .Q(be2_0_reg_328[0]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[1]),
        .Q(be2_0_reg_328[1]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[2]),
        .Q(be2_0_reg_328[2]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[3]),
        .Q(be2_0_reg_328[3]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[4]),
        .Q(be2_0_reg_328[4]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[5]),
        .Q(be2_0_reg_328[5]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[6]),
        .Q(be2_0_reg_328[6]),
        .R(ap_NS_fsm155_out));
  FDRE \be_0_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[0]),
        .Q(be_0_reg_282[0]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[1]),
        .Q(be_0_reg_282[1]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[2]),
        .Q(be_0_reg_282[2]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[3]),
        .Q(be_0_reg_282[3]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[4]),
        .Q(be_0_reg_282[4]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[5]),
        .Q(be_0_reg_282[5]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[6]),
        .Q(be_0_reg_282[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \be_1_reg_1294[0]_i_1__0 
       (.I0(be_0_reg_282[0]),
        .O(be_1_fu_754_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_1_reg_1294[1]_i_1__0 
       (.I0(be_0_reg_282[0]),
        .I1(be_0_reg_282[1]),
        .O(be_1_fu_754_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[2]_i_1__1 
       (.I0(be_0_reg_282[2]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .O(\be_1_reg_1294[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_1_reg_1294[3]_i_1__0 
       (.I0(be_0_reg_282[3]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[2]),
        .O(be_1_fu_754_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \be_1_reg_1294[4]_i_1__0 
       (.I0(be_0_reg_282[2]),
        .I1(be_0_reg_282[0]),
        .I2(be_0_reg_282[1]),
        .I3(be_0_reg_282[3]),
        .I4(be_0_reg_282[4]),
        .O(be_1_fu_754_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_1_reg_1294[5]_i_1__0 
       (.I0(be_0_reg_282[5]),
        .I1(be_0_reg_282[2]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[1]),
        .I4(be_0_reg_282[3]),
        .I5(be_0_reg_282[4]),
        .O(be_1_fu_754_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[6]_i_1__0 
       (.I0(be_0_reg_282[6]),
        .I1(\be_1_reg_1294[6]_i_2__0_n_1 ),
        .I2(be_0_reg_282[5]),
        .O(be_1_fu_754_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \be_1_reg_1294[6]_i_2__0 
       (.I0(be_0_reg_282[4]),
        .I1(be_0_reg_282[3]),
        .I2(be_0_reg_282[1]),
        .I3(be_0_reg_282[0]),
        .I4(be_0_reg_282[2]),
        .O(\be_1_reg_1294[6]_i_2__0_n_1 ));
  FDRE \be_1_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[0]),
        .Q(be_1_reg_1294[0]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[1]),
        .Q(be_1_reg_1294[1]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\be_1_reg_1294[2]_i_1__1_n_1 ),
        .Q(be_1_reg_1294[2]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[3]),
        .Q(be_1_reg_1294[3]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[4]),
        .Q(be_1_reg_1294[4]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[5]),
        .Q(be_1_reg_1294[5]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[6]),
        .Q(be_1_reg_1294[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \be_reg_1356[0]_i_1__0 
       (.I0(be2_0_reg_328[0]),
        .O(be_fu_994_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_reg_1356[1]_i_1__0 
       (.I0(be2_0_reg_328[0]),
        .I1(be2_0_reg_328[1]),
        .O(be_fu_994_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_reg_1356[2]_i_1__0 
       (.I0(be2_0_reg_328[2]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .O(be_fu_994_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_reg_1356[3]_i_1__0 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[1]),
        .I2(be2_0_reg_328[0]),
        .I3(be2_0_reg_328[2]),
        .O(be_fu_994_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \be_reg_1356[4]_i_1__0 
       (.I0(be2_0_reg_328[2]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[3]),
        .I4(be2_0_reg_328[4]),
        .O(be_fu_994_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_reg_1356[5]_i_1__0 
       (.I0(be2_0_reg_328[5]),
        .I1(be2_0_reg_328[2]),
        .I2(be2_0_reg_328[0]),
        .I3(be2_0_reg_328[1]),
        .I4(be2_0_reg_328[3]),
        .I5(be2_0_reg_328[4]),
        .O(be_fu_994_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \be_reg_1356[6]_i_1__0 
       (.I0(be2_0_reg_328[6]),
        .I1(\be_reg_1356[6]_i_2__0_n_1 ),
        .I2(be2_0_reg_328[5]),
        .O(be_fu_994_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \be_reg_1356[6]_i_2__0 
       (.I0(be2_0_reg_328[4]),
        .I1(be2_0_reg_328[3]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[0]),
        .I4(be2_0_reg_328[2]),
        .O(\be_reg_1356[6]_i_2__0_n_1 ));
  FDRE \be_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[0]),
        .Q(be_reg_1356[0]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[1]),
        .Q(be_reg_1356[1]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[2]),
        .Q(be_reg_1356[2]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[3]),
        .Q(be_reg_1356[3]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[4]),
        .Q(be_reg_1356[4]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[5]),
        .Q(be_reg_1356[5]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[6]),
        .Q(be_reg_1356[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \bk1_0_reg_340[6]_i_1__0 
       (.I0(available_spaces_bk[1]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(add_ln368_reg_90[0]),
        .I5(p_57_in),
        .O(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[0]),
        .Q(bk1_0_reg_340[0]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[1]),
        .Q(bk1_0_reg_340[1]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[2]),
        .Q(bk1_0_reg_340[2]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[3]),
        .Q(bk1_0_reg_340[3]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[4]),
        .Q(bk1_0_reg_340[4]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[5]),
        .Q(bk1_0_reg_340[5]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[6]),
        .Q(bk1_0_reg_340[6]),
        .R(ap_NS_fsm161_out));
  FDRE \bk_0_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[0]),
        .Q(bk_0_reg_293[0]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[1]),
        .Q(bk_0_reg_293[1]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[2]),
        .Q(bk_0_reg_293[2]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[3]),
        .Q(bk_0_reg_293[3]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[4]),
        .Q(bk_0_reg_293[4]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[5]),
        .Q(bk_0_reg_293[5]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[6]),
        .Q(bk_0_reg_293[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \bk_1_reg_1312[0]_i_1__0 
       (.I0(bk_0_reg_293[0]),
        .O(bk_1_fu_816_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_1_reg_1312[1]_i_1__0 
       (.I0(bk_0_reg_293[0]),
        .I1(bk_0_reg_293[1]),
        .O(bk_1_fu_816_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[2]_i_1__1 
       (.I0(bk_0_reg_293[2]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .O(\bk_1_reg_1312[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_1_reg_1312[3]_i_1__0 
       (.I0(bk_0_reg_293[3]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[2]),
        .O(bk_1_fu_816_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bk_1_reg_1312[4]_i_1__0 
       (.I0(bk_0_reg_293[2]),
        .I1(bk_0_reg_293[0]),
        .I2(bk_0_reg_293[1]),
        .I3(bk_0_reg_293[3]),
        .I4(bk_0_reg_293[4]),
        .O(bk_1_fu_816_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_1_reg_1312[5]_i_1__0 
       (.I0(bk_0_reg_293[5]),
        .I1(bk_0_reg_293[2]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[1]),
        .I4(bk_0_reg_293[3]),
        .I5(bk_0_reg_293[4]),
        .O(bk_1_fu_816_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[6]_i_1__0 
       (.I0(bk_0_reg_293[6]),
        .I1(\bk_1_reg_1312[6]_i_2__0_n_1 ),
        .I2(bk_0_reg_293[5]),
        .O(bk_1_fu_816_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_1_reg_1312[6]_i_2__0 
       (.I0(bk_0_reg_293[4]),
        .I1(bk_0_reg_293[3]),
        .I2(bk_0_reg_293[1]),
        .I3(bk_0_reg_293[0]),
        .I4(bk_0_reg_293[2]),
        .O(\bk_1_reg_1312[6]_i_2__0_n_1 ));
  FDRE \bk_1_reg_1312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[0]),
        .Q(bk_1_reg_1312[0]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[1]),
        .Q(bk_1_reg_1312[1]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\bk_1_reg_1312[2]_i_1__1_n_1 ),
        .Q(bk_1_reg_1312[2]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[3]),
        .Q(bk_1_reg_1312[3]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[4]),
        .Q(bk_1_reg_1312[4]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[5]),
        .Q(bk_1_reg_1312[5]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[6]),
        .Q(bk_1_reg_1312[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bk_reg_1369[0]_i_1__0 
       (.I0(bk1_0_reg_340[0]),
        .O(bk_fu_1057_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_reg_1369[1]_i_1__0 
       (.I0(bk1_0_reg_340[0]),
        .I1(bk1_0_reg_340[1]),
        .O(bk_fu_1057_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[2]_i_1__0 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[1]),
        .O(bk_fu_1057_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_reg_1369[3]_i_1__0 
       (.I0(bk1_0_reg_340[3]),
        .I1(bk1_0_reg_340[1]),
        .I2(bk1_0_reg_340[0]),
        .I3(bk1_0_reg_340[2]),
        .O(bk_fu_1057_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bk_reg_1369[4]_i_1__0 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[3]),
        .I4(bk1_0_reg_340[4]),
        .O(bk_fu_1057_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_reg_1369[5]_i_1__0 
       (.I0(bk1_0_reg_340[5]),
        .I1(bk1_0_reg_340[2]),
        .I2(bk1_0_reg_340[0]),
        .I3(bk1_0_reg_340[1]),
        .I4(bk1_0_reg_340[3]),
        .I5(bk1_0_reg_340[4]),
        .O(bk_fu_1057_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[6]_i_1__0 
       (.I0(bk1_0_reg_340[6]),
        .I1(\bk_reg_1369[6]_i_2__0_n_1 ),
        .I2(bk1_0_reg_340[5]),
        .O(bk_fu_1057_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_reg_1369[6]_i_2__0 
       (.I0(bk1_0_reg_340[4]),
        .I1(bk1_0_reg_340[3]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[0]),
        .I4(bk1_0_reg_340[2]),
        .O(\bk_reg_1369[6]_i_2__0_n_1 ));
  FDRE \bk_reg_1369_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[0]),
        .Q(bk_reg_1369[0]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[1]),
        .Q(bk_reg_1369[1]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[2]),
        .Q(bk_reg_1369[2]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[3]),
        .Q(bk_reg_1369[3]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[4]),
        .Q(bk_reg_1369[4]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[5]),
        .Q(bk_reg_1369[5]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[6]),
        .Q(bk_reg_1369[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \current_txop_holder_o[0]_INST_0_i_6 
       (.I0(grp_start_tx_fu_117_ap_start_reg_reg),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I2(idle_waited_0_reg_107),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hEF0FFF0FE000E000)) 
    \current_txop_holder_o[1]_INST_0 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[1]),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[2]),
        .I2(ram_reg_2[4]),
        .I3(\current_txop_holder_o[1]_INST_0_i_1_n_1 ),
        .I4(current_txop_holder_o_1_sn_1),
        .I5(\current_txop_holder_o[1]_0 ),
        .O(current_txop_holder_o[0]));
  LUT4 #(
    .INIT(16'h1555)) 
    \current_txop_holder_o[1]_INST_0_i_1 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[3]),
        .I1(idle_waited_0_reg_107),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(grp_start_tx_fu_117_ap_start_reg_reg),
        .O(\current_txop_holder_o[1]_INST_0_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hDD80)) 
    \current_txop_holder_o[2]_INST_0 
       (.I0(ram_reg_2[4]),
        .I1(\current_txop_holder_o[2]_INST_0_i_1_n_1 ),
        .I2(current_txop_holder_o_1_sn_1),
        .I3(\current_txop_holder_o[2] ),
        .O(current_txop_holder_o[1]));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \current_txop_holder_o[2]_INST_0_i_1 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[2]),
        .I1(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[1]),
        .I2(grp_start_tx_fu_117_ap_start_reg_reg),
        .I3(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I4(idle_waited_0_reg_107),
        .I5(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[3]),
        .O(\current_txop_holder_o[2]_INST_0_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1__0
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I1(grp_start_tx_fu_117_ap_start_reg),
        .I2(Q[0]),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .O(\ap_CS_fsm_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hFF2FFF00)) 
    grp_phy_txend_confirm_fu_292_ap_start_reg_i_1
       (.I0(idle_waited_0_reg_107),
        .I1(grp_start_tx_fu_117_ap_start_reg_reg),
        .I2(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I3(grp_phy_txend_confirm_fu_292_ap_start_reg0),
        .I4(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .O(\idle_waited_0_reg_107_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_start_tx_fu_117_ap_start_reg_i_1
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I1(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(Q[1]),
        .I4(ap_NS_fsm118_out),
        .I5(grp_start_tx_fu_117_ap_start_reg),
        .O(\ap_CS_fsm_reg[17]_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[0]_INST_0_i_2 
       (.I0(\mac_frame_address0[0]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[0]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[0]),
        .I5(be2_0_reg_328[0]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[0]_INST_0_i_5 
       (.I0(vo_0_reg_260[0]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[0]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[0]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[0]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[0]_INST_0_i_6 
       (.I0(vo4_0_reg_304[0]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[0]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[0]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[0]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[1]_INST_0_i_2 
       (.I0(\mac_frame_address0[1]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[1]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[1]),
        .I5(be2_0_reg_328[1]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[1]_INST_0_i_5 
       (.I0(vo_0_reg_260[1]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[1]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[1]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[1]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[1]_INST_0_i_6 
       (.I0(vo4_0_reg_304[1]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[1]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[1]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[1]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[2]_INST_0_i_2 
       (.I0(\mac_frame_address0[2]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[2]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[2]),
        .I5(be2_0_reg_328[2]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[2]_INST_0_i_5 
       (.I0(vo_0_reg_260[2]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[2]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[2]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[2]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[2]_INST_0_i_6 
       (.I0(vo4_0_reg_304[2]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[2]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[2]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[2]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[3]_INST_0_i_2 
       (.I0(\mac_frame_address0[3]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[3]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[3]),
        .I5(be2_0_reg_328[3]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[3]_INST_0_i_5 
       (.I0(vo_0_reg_260[3]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[3]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[3]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[3]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[3]_INST_0_i_6 
       (.I0(vo4_0_reg_304[3]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[3]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[3]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[3]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[4]_INST_0_i_2 
       (.I0(\mac_frame_address0[4]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[4]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[4]),
        .I5(be2_0_reg_328[4]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[4]_INST_0_i_5 
       (.I0(vo_0_reg_260[4]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[4]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[4]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[4]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[4]_INST_0_i_6 
       (.I0(vo4_0_reg_304[4]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[4]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[4]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[4]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[5]_INST_0_i_2 
       (.I0(\mac_frame_address0[5]_INST_0_i_5_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[5]_INST_0_i_6_n_1 ),
        .I4(bk1_0_reg_340[5]),
        .I5(be2_0_reg_328[5]),
        .O(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[5]_INST_0_i_5 
       (.I0(vo_0_reg_260[5]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[5]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[5]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\mac_frame_address0[5]_INST_0_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[5]_INST_0_i_6 
       (.I0(vo4_0_reg_304[5]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[5]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[5]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[5]_INST_0_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAACCAA00AACCAA0F)) 
    \mac_frame_address0[6]_INST_0_i_4 
       (.I0(bk1_0_reg_340[6]),
        .I1(be2_0_reg_328[6]),
        .I2(\mac_frame_address0[6]_INST_0_i_8_n_1 ),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state15),
        .I5(\mac_frame_address0[6]_INST_0_i_9_n_1 ),
        .O(\bk1_0_reg_340_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[6]_INST_0_i_5 
       (.I0(vo_0_reg_260[6]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[6]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[6]),
        .I5(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\vo_0_reg_260_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \mac_frame_address0[6]_INST_0_i_8 
       (.I0(bk_0_reg_293[6]),
        .I1(vo4_0_reg_304[6]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state13),
        .I4(vi3_0_reg_316[6]),
        .O(\mac_frame_address0[6]_INST_0_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mac_frame_address0[6]_INST_0_i_9 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state8),
        .O(\mac_frame_address0[6]_INST_0_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    mac_frame_ce0_INST_0_i_2
       (.I0(ram_reg_2[4]),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state2),
        .I4(mac_frame_ce0_INST_0_i_4_n_1),
        .O(\ap_CS_fsm_reg[13]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mac_frame_ce0_INST_0_i_4
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .O(mac_frame_ce0_INST_0_i_4_n_1));
  LUT6 #(
    .INIT(64'h70707F707F707F70)) 
    mac_frame_we0_INST_0
       (.I0(mac_frame_we0_INST_0_i_1_n_1),
        .I1(mac_frame_we0_INST_0_i_2_n_1),
        .I2(ram_reg_2[4]),
        .I3(ram_reg_2[3]),
        .I4(mac_frame_we0_0),
        .I5(mac_frame_we0_1),
        .O(mac_frame_we0));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mac_frame_we0_INST_0_i_1
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .O(mac_frame_we0_INST_0_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mac_frame_we0_INST_0_i_2
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(mac_frame_we0_INST_0_i_2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln114_reg_1250[-1111111103]_i_1 
       (.I0(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .I1(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .O(\read_pointer_bk_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln114_reg_1250[-1111111104]_i_1 
       (.I0(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .I1(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .O(\read_pointer_bk_reg[0] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln114_reg_1250[-1111111105]_i_1 
       (.I0(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .I1(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .O(\read_pointer_bk_reg[0] [0]));
  FDRE \mul_ln114_reg_1250_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\read_pointer_bk_reg[0] [2]),
        .Q(mul_ln114_reg_1250[8]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\read_pointer_bk_reg[0] [1]),
        .Q(mul_ln114_reg_1250[7]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\read_pointer_bk_reg[0] [0]),
        .Q(mul_ln114_reg_1250[6]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .Q(mul_ln114_reg_1250[5]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .Q(mul_ln114_reg_1250[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln127_reg_1242[-1111111103]_i_1 
       (.I0(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .I1(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .O(\read_pointer_be_reg[0] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln127_reg_1242[-1111111104]_i_1 
       (.I0(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .I1(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .O(\read_pointer_be_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln127_reg_1242[-1111111105]_i_1 
       (.I0(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .I1(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .O(\read_pointer_be_reg[0] [0]));
  FDRE \mul_ln127_reg_1242_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\read_pointer_be_reg[0] [2]),
        .Q(mul_ln127_reg_1242_reg[8]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\read_pointer_be_reg[0] [1]),
        .Q(mul_ln127_reg_1242_reg[7]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\read_pointer_be_reg[0] [0]),
        .Q(mul_ln127_reg_1242_reg[6]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .Q(mul_ln127_reg_1242_reg[5]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .Q(mul_ln127_reg_1242_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln140_reg_1234[-1111111103]_i_1 
       (.I0(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .I1(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .O(\read_pointer_vi_reg[0] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln140_reg_1234[-1111111104]_i_1 
       (.I0(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .I1(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .O(\read_pointer_vi_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln140_reg_1234[-1111111105]_i_1 
       (.I0(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .I1(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .O(\read_pointer_vi_reg[0] [0]));
  FDRE \mul_ln140_reg_1234_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\read_pointer_vi_reg[0] [2]),
        .Q(mul_ln140_reg_1234_reg[8]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\read_pointer_vi_reg[0] [1]),
        .Q(mul_ln140_reg_1234_reg[7]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\read_pointer_vi_reg[0] [0]),
        .Q(mul_ln140_reg_1234_reg[6]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .Q(mul_ln140_reg_1234_reg[5]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .Q(mul_ln140_reg_1234_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln153_reg_1226[-1111111103]_i_1 
       (.I0(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .I1(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .O(\read_pointer_vo_reg[0] [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln153_reg_1226[-1111111104]_i_1 
       (.I0(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .I1(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .O(\read_pointer_vo_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln153_reg_1226[-1111111105]_i_1 
       (.I0(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .I1(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .O(\read_pointer_vo_reg[0] [0]));
  FDRE \mul_ln153_reg_1226_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\read_pointer_vo_reg[0] [2]),
        .Q(mul_ln153_reg_1226_reg[8]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\read_pointer_vo_reg[0] [1]),
        .Q(mul_ln153_reg_1226_reg[7]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\read_pointer_vo_reg[0] [0]),
        .Q(mul_ln153_reg_1226_reg[6]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .Q(mul_ln153_reg_1226_reg[5]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .Q(mul_ln153_reg_1226_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    ram_reg_i_10
       (.I0(ram_reg_i_55_n_1),
        .I1(ram_reg_i_56_n_1),
        .I2(ram_reg_2[4]),
        .I3(ram_reg_3[2]),
        .I4(ram_reg_4),
        .I5(ram_reg_5),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h00000000AAAA0082)) 
    ram_reg_i_102
       (.I0(ram_reg_i_187_n_1),
        .I1(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I2(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I3(ram_reg_i_189_n_1),
        .I4(ram_reg_i_190_n_1),
        .I5(ram_reg_i_141_n_1),
        .O(ram_reg_i_102_n_1));
  CARRY4 ram_reg_i_103
       (.CI(1'b0),
        .CO({ram_reg_i_103_n_1,ram_reg_i_103_n_2,ram_reg_i_103_n_3,ram_reg_i_103_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln127_reg_1242_reg[5],1'b0,mul_ln127_reg_1242_reg[3],mul_ln127_reg_1242_reg[5]}),
        .O({O,zext_ln127_1_fu_1005_p1[3],NLW_ram_reg_i_103_O_UNCONNECTED[0]}),
        .S({ram_reg_i_191_n_1,be2_0_reg_328[4],ram_reg_i_192_n_1,zext_ln127_1_fu_1005_p1[2]}));
  CARRY4 ram_reg_i_104
       (.CI(1'b0),
        .CO({ram_reg_i_104_n_1,ram_reg_i_104_n_2,ram_reg_i_104_n_3,ram_reg_i_104_n_4}),
        .CYINIT(1'b0),
        .DI(bk1_0_reg_340[5:2]),
        .O({ram_reg_i_104_n_5,ram_reg_i_104_n_6,ram_reg_i_104_n_7,NLW_ram_reg_i_104_O_UNCONNECTED[0]}),
        .S({ram_reg_i_194_n_1,bk1_0_reg_340[4],ram_reg_i_195_n_1,ram_reg_i_196_n_1}));
  LUT6 #(
    .INIT(64'hFFFFFFFF20202320)) 
    ram_reg_i_109
       (.I0(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(add_ln58_reg_1322[4]),
        .I5(ram_reg_i_209_n_1),
        .O(ram_reg_i_109_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_11
       (.I0(grp_phy_txend_confirm_fu_292_edca_queues_address0[1]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_3[1]),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_6),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h00FFA3A3FFFFFFFF)) 
    ram_reg_i_110
       (.I0(add_ln84_reg_1286[4]),
        .I1(add_ln97_reg_1268[4]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln71_reg_1304[4]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_150_n_1),
        .O(ram_reg_i_110_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02F2)) 
    ram_reg_i_115
       (.I0(ap_CS_fsm_state10),
        .I1(p_0_in[3]),
        .I2(ap_CS_fsm_state12),
        .I3(zext_ln140_1_fu_942_p1[3]),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_115_n_1));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hFFFEEEFE)) 
    ram_reg_i_116
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ram_reg_i_212_n_1),
        .I3(ap_CS_fsm_state9),
        .I4(add_ln58_reg_1322[3]),
        .O(ram_reg_i_116_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_12
       (.I0(grp_phy_txend_confirm_fu_292_edca_queues_address0[0]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_3[0]),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_8),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    ram_reg_i_121
       (.I0(add_ln58_reg_1322[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_215_n_1),
        .I3(ap_CS_fsm_state10),
        .I4(p_0_in[2]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_121_n_1));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    ram_reg_i_127
       (.I0(ram_reg_i_219_n_1),
        .I1(add_ln58_reg_1322[1]),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_127_n_1));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_128
       (.I0(add_ln84_reg_1286[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[1]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[1]),
        .I5(ram_reg_i_150_n_1),
        .O(ram_reg_i_128_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    ram_reg_i_133
       (.I0(add_ln58_reg_1322[0]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_221_n_1),
        .I3(ap_CS_fsm_state10),
        .I4(vo4_0_reg_304[0]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_133_n_1));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_134
       (.I0(bk1_0_reg_340[0]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(be2_0_reg_328[0]),
        .O(ram_reg_i_134_n_1));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_139
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_139_n_1));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_141
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_141_n_1));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_142
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_142_n_1));
  LUT5 #(
    .INIT(32'h04444444)) 
    ram_reg_i_145
       (.I0(zext_ln140_1_fu_942_p1[8]),
        .I1(ap_CS_fsm_state12),
        .I2(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I3(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I4(\mul_ln140_reg_1234_reg[-1111111105]_0 [1]),
        .O(ram_reg_i_145_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_149
       (.I0(mul_ln127_reg_1242_reg[6]),
        .I1(be2_0_reg_328[6]),
        .O(ram_reg_i_149_n_1));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_150
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_150_n_1));
  CARRY4 ram_reg_i_151
       (.CI(ram_reg_i_188_n_1),
        .CO({NLW_ram_reg_i_151_CO_UNCONNECTED[3:2],ram_reg_i_151_n_3,ram_reg_i_151_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln153_reg_1226_reg[6]}),
        .O({NLW_ram_reg_i_151_O_UNCONNECTED[3],p_0_in[8],\mul_ln153_reg_1226_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln153_reg_1226_reg[8:7],ram_reg_i_223_n_1}));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    ram_reg_i_160
       (.I0(add_ln71_reg_1304[5]),
        .I1(add_ln71_reg_1304[4]),
        .I2(add_ln71_reg_1304[6]),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_150_n_1),
        .O(ram_reg_i_160_n_1));
  LUT6 #(
    .INIT(64'hFEAA0155FFFFFFFF)) 
    ram_reg_i_161
       (.I0(\mul_ln153_reg_1226_reg[-1111111105]_0 [1]),
        .I1(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I2(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I3(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I4(p_0_in[8]),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_161_n_1));
  CARRY4 ram_reg_i_163
       (.CI(ram_reg_i_211_n_1),
        .CO({NLW_ram_reg_i_163_CO_UNCONNECTED[3:2],ram_reg_i_163_n_3,ram_reg_i_163_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln140_reg_1234_reg[6]}),
        .O({NLW_ram_reg_i_163_O_UNCONNECTED[3],zext_ln140_1_fu_942_p1[8],\mul_ln140_reg_1234_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln140_reg_1234_reg[8:7],ram_reg_i_225_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_164
       (.I0(bk1_0_reg_340[6]),
        .I1(mul_ln114_reg_1250[6]),
        .O(ram_reg_i_164_n_1));
  LUT6 #(
    .INIT(64'h7F707F707F707070)) 
    ram_reg_i_172
       (.I0(add_ln84_reg_1286[5]),
        .I1(add_ln84_reg_1286[6]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln97_reg_1268[6]),
        .I4(add_ln97_reg_1268[4]),
        .I5(add_ln97_reg_1268[5]),
        .O(ram_reg_i_172_n_1));
  LUT6 #(
    .INIT(64'hDFDFDFFFFDFDFDDD)) 
    ram_reg_i_173
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .I2(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I3(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I4(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I5(\mul_ln153_reg_1226_reg[-1111111105]_0 [1]),
        .O(ram_reg_i_173_n_1));
  LUT6 #(
    .INIT(64'h0FF0F0F011111111)) 
    ram_reg_i_174
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(\mul_ln140_reg_1234_reg[-1111111105]_0 [1]),
        .I3(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I4(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_174_n_1));
  LUT6 #(
    .INIT(64'h660066F0660066FF)) 
    ram_reg_i_182
       (.I0(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I1(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I2(add_ln58_reg_1322[6]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_182_n_1));
  LUT5 #(
    .INIT(32'hFBFBFBBF)) 
    ram_reg_i_183
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I3(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I4(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .O(ram_reg_i_183_n_1));
  LUT6 #(
    .INIT(64'h37F7F7F7F7373737)) 
    ram_reg_i_184
       (.I0(ram_reg_i_228_n_1),
        .I1(ram_reg_i_150_n_1),
        .I2(ap_CS_fsm_state7),
        .I3(add_ln71_reg_1304[4]),
        .I4(add_ln71_reg_1304[5]),
        .I5(add_ln71_reg_1304[6]),
        .O(ram_reg_i_184_n_1));
  LUT6 #(
    .INIT(64'h88B8B8B8B8888888)) 
    ram_reg_i_185
       (.I0(ram_reg_i_86_n_8),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(O[0]),
        .I4(O[1]),
        .I5(\mul_ln127_reg_1242_reg[-1111111105]_0 [0]),
        .O(ram_reg_i_185_n_1));
  LUT6 #(
    .INIT(64'h1001FFFFFFFFFFFF)) 
    ram_reg_i_187
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[5]),
        .I4(ram_reg_i_150_n_1),
        .I5(ram_reg_i_229_n_1),
        .O(ram_reg_i_187_n_1));
  CARRY4 ram_reg_i_188
       (.CI(1'b0),
        .CO({ram_reg_i_188_n_1,ram_reg_i_188_n_2,ram_reg_i_188_n_3,ram_reg_i_188_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln153_reg_1226_reg[5],1'b0,mul_ln153_reg_1226_reg[3],mul_ln153_reg_1226_reg[5]}),
        .O({\mul_ln153_reg_1226_reg[-1111111106]_0 ,p_0_in[3],NLW_ram_reg_i_188_O_UNCONNECTED[0]}),
        .S({ram_reg_i_230_n_1,vo4_0_reg_304[4],ram_reg_i_231_n_1,ram_reg_i_232_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_189
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_189_n_1));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h555500F3)) 
    ram_reg_i_190
       (.I0(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I1(ap_CS_fsm_state9),
        .I2(add_ln58_reg_1322[5]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_190_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_191
       (.I0(mul_ln127_reg_1242_reg[5]),
        .I1(be2_0_reg_328[5]),
        .O(ram_reg_i_191_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_192
       (.I0(mul_ln127_reg_1242_reg[3]),
        .I1(be2_0_reg_328[3]),
        .O(ram_reg_i_192_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_193
       (.I0(mul_ln127_reg_1242_reg[5]),
        .I1(be2_0_reg_328[2]),
        .O(zext_ln127_1_fu_1005_p1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_194
       (.I0(bk1_0_reg_340[5]),
        .I1(mul_ln114_reg_1250[5]),
        .O(ram_reg_i_194_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_195
       (.I0(bk1_0_reg_340[3]),
        .I1(mul_ln114_reg_1250[3]),
        .O(ram_reg_i_195_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_196
       (.I0(bk1_0_reg_340[2]),
        .I1(mul_ln114_reg_1250[5]),
        .O(ram_reg_i_196_n_1));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_209
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(zext_ln140_1_fu_942_p1[4]),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_i_209_n_1));
  CARRY4 ram_reg_i_211
       (.CI(1'b0),
        .CO({ram_reg_i_211_n_1,ram_reg_i_211_n_2,ram_reg_i_211_n_3,ram_reg_i_211_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln140_reg_1234_reg[5],1'b0,mul_ln140_reg_1234_reg[3],mul_ln140_reg_1234_reg[5]}),
        .O({\mul_ln140_reg_1234_reg[-1111111106]_0 ,zext_ln140_1_fu_942_p1[4:3],NLW_ram_reg_i_211_O_UNCONNECTED[0]}),
        .S({ram_reg_i_238_n_1,vi3_0_reg_316[4],ram_reg_i_239_n_1,zext_ln140_1_fu_942_p1[2]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_212
       (.I0(add_ln71_reg_1304[3]),
        .I1(ap_CS_fsm_state7),
        .I2(add_ln84_reg_1286[3]),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[3]),
        .O(ram_reg_i_212_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_215
       (.I0(add_ln84_reg_1286[2]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[2]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[2]),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_215_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_216
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFF0FFF4FFFFFFF4)) 
    ram_reg_i_219
       (.I0(vo4_0_reg_304[1]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[1]),
        .O(ram_reg_i_219_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_221
       (.I0(add_ln84_reg_1286[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[0]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[0]),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_221_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_223
       (.I0(mul_ln153_reg_1226_reg[6]),
        .I1(vo4_0_reg_304[6]),
        .O(ram_reg_i_223_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_225
       (.I0(mul_ln140_reg_1234_reg[6]),
        .I1(vi3_0_reg_316[6]),
        .O(ram_reg_i_225_n_1));
  LUT6 #(
    .INIT(64'h99999999F0F0F00F)) 
    ram_reg_i_228
       (.I0(add_ln84_reg_1286[5]),
        .I1(add_ln84_reg_1286[6]),
        .I2(add_ln97_reg_1268[6]),
        .I3(add_ln97_reg_1268[4]),
        .I4(add_ln97_reg_1268[5]),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_228_n_1));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'h9999F0FF)) 
    ram_reg_i_229
       (.I0(add_ln71_reg_1304[4]),
        .I1(add_ln71_reg_1304[5]),
        .I2(add_ln84_reg_1286[5]),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_229_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_230
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[5]),
        .O(ram_reg_i_230_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_231
       (.I0(mul_ln153_reg_1226_reg[3]),
        .I1(vo4_0_reg_304[3]),
        .O(ram_reg_i_231_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_232
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[2]),
        .O(ram_reg_i_232_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_238
       (.I0(mul_ln140_reg_1234_reg[5]),
        .I1(vi3_0_reg_316[5]),
        .O(ram_reg_i_238_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_239
       (.I0(mul_ln140_reg_1234_reg[3]),
        .I1(vi3_0_reg_316[3]),
        .O(ram_reg_i_239_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_240
       (.I0(mul_ln140_reg_1234_reg[5]),
        .I1(vi3_0_reg_316[2]),
        .O(zext_ln140_1_fu_942_p1[2]));
  LUT6 #(
    .INIT(64'h0D000D0F0D000D00)) 
    ram_reg_i_33
       (.I0(ram_reg),
        .I1(\mul_ln127_reg_1242_reg[-1111111105]_0 [2]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_75_n_1),
        .I5(ram_reg_i_76_n_1),
        .O(\ap_CS_fsm_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'hFFF4F0F40F040004)) 
    ram_reg_i_37
       (.I0(ram_reg_i_83_n_1),
        .I1(ram_reg_i_84_n_1),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_1),
        .I5(ram_reg_i_86_n_6),
        .O(\ap_CS_fsm_reg[4]_0 [2]));
  LUT6 #(
    .INIT(64'hFEEEEEFEBAAAAABA)) 
    ram_reg_i_40
       (.I0(ram_reg_i_94_n_1),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ram_reg_0),
        .I4(\mul_ln127_reg_1242_reg[-1111111105]_0 [1]),
        .I5(ram_reg_i_86_n_7),
        .O(\ap_CS_fsm_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFBEAAAAAABEAA)) 
    ram_reg_i_46
       (.I0(ram_reg_i_102_n_1),
        .I1(O[0]),
        .I2(O[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_104_n_5),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_address0[5]));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    ram_reg_i_49
       (.I0(ram_reg_i_109_n_1),
        .I1(ram_reg_i_110_n_1),
        .I2(O[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_104_n_6),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_52
       (.I0(ram_reg_i_115_n_1),
        .I1(ram_reg_i_116_n_1),
        .I2(zext_ln127_1_fu_1005_p1[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_104_n_7),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_address0[3]));
  LUT6 #(
    .INIT(64'h0000000000002AA2)) 
    ram_reg_i_55
       (.I0(ram_reg_i_121_n_1),
        .I1(ap_CS_fsm_state12),
        .I2(vi3_0_reg_316[2]),
        .I3(mul_ln140_reg_1234_reg[5]),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_55_n_1));
  LUT6 #(
    .INIT(64'h60606F606F606060)) 
    ram_reg_i_56
       (.I0(bk1_0_reg_340[2]),
        .I1(mul_ln114_reg_1250[5]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(be2_0_reg_328[2]),
        .I5(mul_ln127_reg_1242_reg[5]),
        .O(ram_reg_i_56_n_1));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_59
       (.I0(ram_reg_i_127_n_1),
        .I1(ram_reg_i_128_n_1),
        .I2(be2_0_reg_328[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[1]),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    ram_reg_i_62
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(vi3_0_reg_316[0]),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_133_n_1),
        .I5(ram_reg_i_134_n_1),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_address0[0]));
  LUT6 #(
    .INIT(64'hFEFFFE00FE00FE00)) 
    ram_reg_i_66
       (.I0(ap_CS_fsm_state3),
        .I1(ram_reg_i_139_n_1),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_2[4]),
        .I4(ram_reg_2[3]),
        .I5(grp_initial_edca_process_fu_240_edca_queues_we0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_68
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state3),
        .I4(ram_reg_i_141_n_1),
        .I5(ram_reg_i_142_n_1),
        .O(grp_phy_txend_confirm_fu_292_edca_queues_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_7
       (.I0(grp_phy_txend_confirm_fu_292_edca_queues_address0[5]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_3[5]),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_7),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h000000000000FF01)) 
    ram_reg_i_70
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_142_n_1),
        .I4(ram_reg_i_141_n_1),
        .I5(ram_reg_i_145_n_1),
        .O(\ap_CS_fsm_reg[4]_0 [4]));
  CARRY4 ram_reg_i_74
       (.CI(ram_reg_i_103_n_1),
        .CO({NLW_ram_reg_i_74_CO_UNCONNECTED[3:2],ram_reg_i_74_n_3,ram_reg_i_74_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln127_reg_1242_reg[6]}),
        .O({NLW_ram_reg_i_74_O_UNCONNECTED[3],\mul_ln127_reg_1242_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln127_reg_1242_reg[8:7],ram_reg_i_149_n_1}));
  LUT6 #(
    .INIT(64'h088888882AAAAAAA)) 
    ram_reg_i_75
       (.I0(ram_reg_i_150_n_1),
        .I1(ap_CS_fsm_state7),
        .I2(add_ln71_reg_1304[6]),
        .I3(add_ln71_reg_1304[4]),
        .I4(add_ln71_reg_1304[5]),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_75_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0200020F)) 
    ram_reg_i_76
       (.I0(p_0_in[8]),
        .I1(ram_reg_i_33_0),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_145_n_1),
        .O(ram_reg_i_76_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_8
       (.I0(grp_phy_txend_confirm_fu_292_edca_queues_address0[4]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_10),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h00000000FFFF0155)) 
    ram_reg_i_83
       (.I0(ap_CS_fsm_state5),
        .I1(add_ln97_reg_1268[5]),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[6]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_160_n_1),
        .O(ram_reg_i_83_n_1));
  LUT6 #(
    .INIT(64'hC355C355C355C3FF)) 
    ram_reg_i_84
       (.I0(ram_reg_i_161_n_1),
        .I1(ram_reg_i_37_0),
        .I2(zext_ln140_1_fu_942_p1[8]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_84_n_1));
  CARRY4 ram_reg_i_86
       (.CI(ram_reg_i_104_n_1),
        .CO({NLW_ram_reg_i_86_CO_UNCONNECTED[3:2],ram_reg_i_86_n_3,ram_reg_i_86_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,bk1_0_reg_340[6]}),
        .O({NLW_ram_reg_i_86_O_UNCONNECTED[3],ram_reg_i_86_n_6,ram_reg_i_86_n_7,ram_reg_i_86_n_8}),
        .S({1'b0,mul_ln114_reg_1250[8:7],ram_reg_i_164_n_1}));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    ram_reg_i_9
       (.I0(grp_phy_txend_confirm_fu_292_edca_queues_address0[3]),
        .I1(ram_reg_2[4]),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_2[1]),
        .I4(ram_reg_2[2]),
        .I5(ram_reg_9),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h00000000F1F100F1)) 
    ram_reg_i_94
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_i_172_n_1),
        .I2(ram_reg_i_160_n_1),
        .I3(ram_reg_i_173_n_1),
        .I4(ram_reg_i_174_n_1),
        .I5(ram_reg_i_141_n_1),
        .O(ram_reg_i_94_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    ram_reg_i_99
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(ram_reg_i_182_n_1),
        .I3(ram_reg_i_183_n_1),
        .I4(ram_reg_i_184_n_1),
        .I5(ram_reg_i_185_n_1),
        .O(\ap_CS_fsm_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFAABFFFFFAA80)) 
    \read_pointer_be[0]_i_1 
       (.I0(\read_pointer_be_reg[0]_i_2_n_1 ),
        .I1(ram_reg_2[3]),
        .I2(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .I3(\read_pointer_be[1]_i_3_n_1 ),
        .I4(\read_pointer_be_reg[1] ),
        .I5(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_be[0]_i_4 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .I3(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_be_load_reg_1196[0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_be_o[0]));
  LUT6 #(
    .INIT(64'h0000AABF0000AA80)) 
    \read_pointer_be[1]_i_1 
       (.I0(\read_pointer_be_reg[1]_i_2_n_1 ),
        .I1(ram_reg_2[3]),
        .I2(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .I3(\read_pointer_be[1]_i_3_n_1 ),
        .I4(\read_pointer_be_reg[1] ),
        .I5(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \read_pointer_be[1]_i_3 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .O(\read_pointer_be[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBFFBFFFF04400000)) 
    \read_pointer_be[1]_i_6 
       (.I0(\write_pointer_bk_reg[1]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o_ap_vld),
        .I2(read_pointer_be_load_reg_1196[0]),
        .I3(read_pointer_be_load_reg_1196[1]),
        .I4(Q[1]),
        .I5(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_be_o[1]));
  FDRE \read_pointer_be_load_reg_1196_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_be_load_reg_1196_reg[0]_0 [1]),
        .Q(read_pointer_be_load_reg_1196[0]),
        .R(1'b0));
  FDRE \read_pointer_be_load_reg_1196_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_be_load_reg_1196_reg[0]_0 [0]),
        .Q(read_pointer_be_load_reg_1196[1]),
        .R(1'b0));
  MUXF7 \read_pointer_be_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_be_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o[0]),
        .O(\read_pointer_be_reg[0]_i_2_n_1 ),
        .S(\read_pointer_be[1]_i_3_n_1 ));
  MUXF7 \read_pointer_be_reg[1]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_be_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_be_o[1]),
        .O(\read_pointer_be_reg[1]_i_2_n_1 ),
        .S(\read_pointer_be[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFEEEEECCC)) 
    \read_pointer_bk[0]_i_1 
       (.I0(\read_pointer_bk_reg[0]_i_2_n_1 ),
        .I1(\read_pointer_bk_reg[1] ),
        .I2(ram_reg_2[3]),
        .I3(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .I4(\read_pointer_bk[1]_i_4_n_1 ),
        .I5(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_bk[0]_i_4 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .I3(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_bk_load_reg_1191[0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_bk_o[0]));
  LUT6 #(
    .INIT(64'h2222233322222000)) 
    \read_pointer_bk[1]_i_1 
       (.I0(\read_pointer_bk_reg[1]_i_2_n_1 ),
        .I1(\read_pointer_bk_reg[1] ),
        .I2(ram_reg_2[3]),
        .I3(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .I4(\read_pointer_bk[1]_i_4_n_1 ),
        .I5(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \read_pointer_bk[1]_i_4 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .O(\read_pointer_bk[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hBFFBFFFF04400000)) 
    \read_pointer_bk[1]_i_6 
       (.I0(\write_pointer_bk_reg[1]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o_ap_vld),
        .I2(read_pointer_bk_load_reg_1191[0]),
        .I3(read_pointer_bk_load_reg_1191[1]),
        .I4(Q[1]),
        .I5(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_bk_o[1]));
  FDRE \read_pointer_bk_load_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_bk_load_reg_1191_reg[0]_0 [1]),
        .Q(read_pointer_bk_load_reg_1191[0]),
        .R(1'b0));
  FDRE \read_pointer_bk_load_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_bk_load_reg_1191_reg[0]_0 [0]),
        .Q(read_pointer_bk_load_reg_1191[1]),
        .R(1'b0));
  MUXF7 \read_pointer_bk_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_bk_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o[0]),
        .O(\read_pointer_bk_reg[0]_i_2_n_1 ),
        .S(\read_pointer_bk[1]_i_4_n_1 ));
  MUXF7 \read_pointer_bk_reg[1]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_bk_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_bk_o[1]),
        .O(\read_pointer_bk_reg[1]_i_2_n_1 ),
        .S(\read_pointer_bk[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEFFEFEEEECCEC)) 
    \read_pointer_vi[0]_i_1 
       (.I0(\read_pointer_vi_reg[0]_i_2_n_1 ),
        .I1(\read_pointer_vi_reg[1] ),
        .I2(ram_reg_2[3]),
        .I3(\read_pointer_vi_reg[1]_0 ),
        .I4(\read_pointer_vi[1]_i_4_n_1 ),
        .I5(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .O(\ap_CS_fsm_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hF700FF00FF08FF00)) 
    \read_pointer_vi[0]_i_4 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I3(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_vi_load_reg_1201[0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_vi_o[0]));
  LUT6 #(
    .INIT(64'h2222332322220020)) 
    \read_pointer_vi[1]_i_1 
       (.I0(\read_pointer_vi_reg[1]_i_2_n_1 ),
        .I1(\read_pointer_vi_reg[1] ),
        .I2(ram_reg_2[3]),
        .I3(\read_pointer_vi_reg[1]_0 ),
        .I4(\read_pointer_vi[1]_i_4_n_1 ),
        .I5(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \read_pointer_vi[1]_i_4 
       (.I0(ram_reg_2[4]),
        .I1(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .O(\read_pointer_vi[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hE0F0F1F0F1F0E0F0)) 
    \read_pointer_vi[1]_i_6 
       (.I0(\write_pointer_bk_reg[1]_0 ),
        .I1(\ap_CS_fsm[12]_i_2__0_n_1 ),
        .I2(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .I3(Q[1]),
        .I4(read_pointer_vi_load_reg_1201[0]),
        .I5(read_pointer_vi_load_reg_1201[1]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_vi_o[1]));
  FDRE \read_pointer_vi_load_reg_1201_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_vi_load_reg_1201_reg[0]_0 [1]),
        .Q(read_pointer_vi_load_reg_1201[0]),
        .R(1'b0));
  FDRE \read_pointer_vi_load_reg_1201_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_vi_load_reg_1201_reg[0]_0 [0]),
        .Q(read_pointer_vi_load_reg_1201[1]),
        .R(1'b0));
  MUXF7 \read_pointer_vi_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_vi_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vi_o[0]),
        .O(\read_pointer_vi_reg[0]_i_2_n_1 ),
        .S(\read_pointer_vi[1]_i_4_n_1 ));
  MUXF7 \read_pointer_vi_reg[1]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_vi_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vi_o[1]),
        .O(\read_pointer_vi_reg[1]_i_2_n_1 ),
        .S(\read_pointer_vi[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hEEEEEFFFEEEEECCC)) 
    \read_pointer_vo[0]_i_1 
       (.I0(\read_pointer_vo_reg[0]_i_2_n_1 ),
        .I1(\read_pointer_vo_reg[0]_0 ),
        .I2(ram_reg_2[3]),
        .I3(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .I4(\read_pointer_vo[1]_i_4_n_1 ),
        .I5(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_vo[0]_i_4 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .I3(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_vo_load_reg_1206[0]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_vo_o[0]));
  LUT6 #(
    .INIT(64'h2222233322222000)) 
    \read_pointer_vo[1]_i_1 
       (.I0(\read_pointer_vo_reg[1]_i_2_n_1 ),
        .I1(\read_pointer_vo_reg[0]_0 ),
        .I2(ram_reg_2[3]),
        .I3(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .I4(\read_pointer_vo[1]_i_4_n_1 ),
        .I5(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT2 #(
    .INIT(4'h8)) 
    \read_pointer_vo[1]_i_4 
       (.I0(ram_reg_2[4]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .O(\read_pointer_vo[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hB0F0F4F0F4F0B0F0)) 
    \read_pointer_vo[1]_i_6 
       (.I0(\write_pointer_bk_reg[1]_0 ),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o_ap_vld),
        .I2(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .I3(Q[1]),
        .I4(read_pointer_vo_load_reg_1206[0]),
        .I5(read_pointer_vo_load_reg_1206[1]),
        .O(grp_phy_txend_confirm_fu_292_read_pointer_vo_o[1]));
  FDRE \read_pointer_vo_load_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_vo_load_reg_1206_reg[0]_0 [1]),
        .Q(read_pointer_vo_load_reg_1206[0]),
        .R(1'b0));
  FDRE \read_pointer_vo_load_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\read_pointer_vo_load_reg_1206_reg[0]_0 [0]),
        .Q(read_pointer_vo_load_reg_1206[1]),
        .R(1'b0));
  MUXF7 \read_pointer_vo_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_vo_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o[0]),
        .O(\read_pointer_vo_reg[0]_i_2_n_1 ),
        .S(\read_pointer_vo[1]_i_4_n_1 ));
  MUXF7 \read_pointer_vo_reg[1]_i_2 
       (.I0(grp_initial_edca_process_fu_240_read_pointer_vo_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_read_pointer_vo_o[1]),
        .O(\read_pointer_vo_reg[1]_i_2_n_1 ),
        .S(\read_pointer_vo[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \vi3_0_reg_316[6]_i_1__0 
       (.I0(available_spaces_vi[1]),
        .I1(available_spaces_vi[2]),
        .I2(available_spaces_vi[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(add_ln368_reg_90[0]),
        .I5(p_57_in),
        .O(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[0]),
        .Q(vi3_0_reg_316[0]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[1]),
        .Q(vi3_0_reg_316[1]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[2]),
        .Q(vi3_0_reg_316[2]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[3]),
        .Q(vi3_0_reg_316[3]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[4]),
        .Q(vi3_0_reg_316[4]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[5]),
        .Q(vi3_0_reg_316[5]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[6]),
        .Q(vi3_0_reg_316[6]),
        .R(ap_NS_fsm150_out));
  FDRE \vi_0_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[0]),
        .Q(vi_0_reg_271[0]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[1]),
        .Q(vi_0_reg_271[1]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[2]),
        .Q(vi_0_reg_271[2]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[3]),
        .Q(vi_0_reg_271[3]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[4]),
        .Q(vi_0_reg_271[4]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[5]),
        .Q(vi_0_reg_271[5]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[6]),
        .Q(vi_0_reg_271[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_1_reg_1276[0]_i_1__0 
       (.I0(vi_0_reg_271[0]),
        .O(vi_1_fu_692_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_1_reg_1276[1]_i_1__0 
       (.I0(vi_0_reg_271[0]),
        .I1(vi_0_reg_271[1]),
        .O(vi_1_fu_692_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[2]_i_1__1 
       (.I0(vi_0_reg_271[2]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .O(\vi_1_reg_1276[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_1_reg_1276[3]_i_1__0 
       (.I0(vi_0_reg_271[3]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[2]),
        .O(vi_1_fu_692_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vi_1_reg_1276[4]_i_1__0 
       (.I0(vi_0_reg_271[2]),
        .I1(vi_0_reg_271[0]),
        .I2(vi_0_reg_271[1]),
        .I3(vi_0_reg_271[3]),
        .I4(vi_0_reg_271[4]),
        .O(vi_1_fu_692_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_1_reg_1276[5]_i_1__0 
       (.I0(vi_0_reg_271[5]),
        .I1(vi_0_reg_271[2]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[1]),
        .I4(vi_0_reg_271[3]),
        .I5(vi_0_reg_271[4]),
        .O(vi_1_fu_692_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[6]_i_1__0 
       (.I0(vi_0_reg_271[6]),
        .I1(\vi_1_reg_1276[6]_i_2__0_n_1 ),
        .I2(vi_0_reg_271[5]),
        .O(vi_1_fu_692_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_1_reg_1276[6]_i_2__0 
       (.I0(vi_0_reg_271[4]),
        .I1(vi_0_reg_271[3]),
        .I2(vi_0_reg_271[1]),
        .I3(vi_0_reg_271[0]),
        .I4(vi_0_reg_271[2]),
        .O(\vi_1_reg_1276[6]_i_2__0_n_1 ));
  FDRE \vi_1_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[0]),
        .Q(vi_1_reg_1276[0]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[1]),
        .Q(vi_1_reg_1276[1]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\vi_1_reg_1276[2]_i_1__1_n_1 ),
        .Q(vi_1_reg_1276[2]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[3]),
        .Q(vi_1_reg_1276[3]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[4]),
        .Q(vi_1_reg_1276[4]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[5]),
        .Q(vi_1_reg_1276[5]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[6]),
        .Q(vi_1_reg_1276[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_reg_1343[0]_i_1__0 
       (.I0(vi3_0_reg_316[0]),
        .O(vi_fu_931_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_reg_1343[1]_i_1__0 
       (.I0(vi3_0_reg_316[0]),
        .I1(vi3_0_reg_316[1]),
        .O(vi_fu_931_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[2]_i_1__0 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[0]),
        .I2(vi3_0_reg_316[1]),
        .O(vi_fu_931_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_reg_1343[3]_i_1__0 
       (.I0(vi3_0_reg_316[3]),
        .I1(vi3_0_reg_316[1]),
        .I2(vi3_0_reg_316[0]),
        .I3(vi3_0_reg_316[2]),
        .O(vi_fu_931_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vi_reg_1343[4]_i_1__0 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[0]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[3]),
        .I4(vi3_0_reg_316[4]),
        .O(vi_fu_931_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_reg_1343[5]_i_1__0 
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[2]),
        .I2(vi3_0_reg_316[0]),
        .I3(vi3_0_reg_316[1]),
        .I4(vi3_0_reg_316[3]),
        .I5(vi3_0_reg_316[4]),
        .O(vi_fu_931_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[6]_i_1__0 
       (.I0(vi3_0_reg_316[6]),
        .I1(\vi_reg_1343[6]_i_2__0_n_1 ),
        .I2(vi3_0_reg_316[5]),
        .O(vi_fu_931_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_reg_1343[6]_i_2__0 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[3]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[0]),
        .I4(vi3_0_reg_316[2]),
        .O(\vi_reg_1343[6]_i_2__0_n_1 ));
  FDRE \vi_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[0]),
        .Q(vi_reg_1343[0]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[1]),
        .Q(vi_reg_1343[1]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[2]),
        .Q(vi_reg_1343[2]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[3]),
        .Q(vi_reg_1343[3]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[4]),
        .Q(vi_reg_1343[4]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[5]),
        .Q(vi_reg_1343[5]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[6]),
        .Q(vi_reg_1343[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \vo4_0_reg_304[6]_i_1__0 
       (.I0(add_ln368_reg_90[1]),
        .I1(add_ln368_reg_90[0]),
        .I2(p_57_in),
        .I3(available_spaces_vo[1]),
        .I4(available_spaces_vo[2]),
        .I5(available_spaces_vo[0]),
        .O(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[0]),
        .Q(vo4_0_reg_304[0]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[1]),
        .Q(vo4_0_reg_304[1]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[2]),
        .Q(vo4_0_reg_304[2]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[3]),
        .Q(vo4_0_reg_304[3]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[4]),
        .Q(vo4_0_reg_304[4]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[5]),
        .Q(vo4_0_reg_304[5]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[6]),
        .Q(vo4_0_reg_304[6]),
        .R(ap_NS_fsm145_out));
  FDRE \vo_0_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[0]),
        .Q(vo_0_reg_260[0]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[1]),
        .Q(vo_0_reg_260[1]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[2]),
        .Q(vo_0_reg_260[2]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[3]),
        .Q(vo_0_reg_260[3]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[4]),
        .Q(vo_0_reg_260[4]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[5]),
        .Q(vo_0_reg_260[5]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[6]),
        .Q(vo_0_reg_260[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vo_1_reg_1258[0]_i_1__0 
       (.I0(vo_0_reg_260[0]),
        .O(vo_1_fu_630_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vo_1_reg_1258[1]_i_1__0 
       (.I0(vo_0_reg_260[0]),
        .I1(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[2]_i_1__0 
       (.I0(vo_0_reg_260[2]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_1_reg_1258[3]_i_1__0 
       (.I0(vo_0_reg_260[3]),
        .I1(vo_0_reg_260[1]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[2]),
        .O(vo_1_fu_630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vo_1_reg_1258[4]_i_1__0 
       (.I0(vo_0_reg_260[2]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[1]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[4]),
        .O(vo_1_fu_630_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_1_reg_1258[5]_i_1__0 
       (.I0(vo_0_reg_260[5]),
        .I1(vo_0_reg_260[2]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[1]),
        .I4(vo_0_reg_260[3]),
        .I5(vo_0_reg_260[4]),
        .O(vo_1_fu_630_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[6]_i_1__0 
       (.I0(vo_0_reg_260[6]),
        .I1(\vo_1_reg_1258[6]_i_2__0_n_1 ),
        .I2(vo_0_reg_260[5]),
        .O(vo_1_fu_630_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_1_reg_1258[6]_i_2__0 
       (.I0(vo_0_reg_260[4]),
        .I1(vo_0_reg_260[3]),
        .I2(vo_0_reg_260[1]),
        .I3(vo_0_reg_260[0]),
        .I4(vo_0_reg_260[2]),
        .O(\vo_1_reg_1258[6]_i_2__0_n_1 ));
  FDRE \vo_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[0]),
        .Q(vo_1_reg_1258[0]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[1]),
        .Q(vo_1_reg_1258[1]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[2]),
        .Q(vo_1_reg_1258[2]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[3]),
        .Q(vo_1_reg_1258[3]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[4]),
        .Q(vo_1_reg_1258[4]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[5]),
        .Q(vo_1_reg_1258[5]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[6]),
        .Q(vo_1_reg_1258[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vo_reg_1330[0]_i_1__0 
       (.I0(vo4_0_reg_304[0]),
        .O(vo_fu_868_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \vo_reg_1330[1]_i_1__0 
       (.I0(vo4_0_reg_304[0]),
        .I1(vo4_0_reg_304[1]),
        .O(vo_fu_868_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[2]_i_1__1 
       (.I0(vo4_0_reg_304[2]),
        .I1(vo4_0_reg_304[1]),
        .I2(vo4_0_reg_304[0]),
        .O(\vo_reg_1330[2]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_reg_1330[3]_i_1__1 
       (.I0(vo4_0_reg_304[3]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[0]),
        .I3(vo4_0_reg_304[1]),
        .O(\vo_reg_1330[3]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vo_reg_1330[4]_i_1__1 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[0]),
        .I4(vo4_0_reg_304[2]),
        .O(\vo_reg_1330[4]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_reg_1330[5]_i_1__0 
       (.I0(vo4_0_reg_304[5]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[0]),
        .I3(vo4_0_reg_304[1]),
        .I4(vo4_0_reg_304[3]),
        .I5(vo4_0_reg_304[4]),
        .O(vo_fu_868_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[6]_i_1__0 
       (.I0(vo4_0_reg_304[6]),
        .I1(vo4_0_reg_304[5]),
        .I2(\vo_reg_1330[6]_i_2__0_n_1 ),
        .O(vo_fu_868_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_reg_1330[6]_i_2__0 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[0]),
        .I4(vo4_0_reg_304[2]),
        .O(\vo_reg_1330[6]_i_2__0_n_1 ));
  FDRE \vo_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[0]),
        .Q(vo_reg_1330[0]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[1]),
        .Q(vo_reg_1330[1]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[2]_i_1__1_n_1 ),
        .Q(vo_reg_1330[2]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[3]_i_1__1_n_1 ),
        .Q(vo_reg_1330[3]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[4]_i_1__1_n_1 ),
        .Q(vo_reg_1330[4]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[5]),
        .Q(vo_reg_1330[5]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[6]),
        .Q(vo_reg_1330[6]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \write_pointer_be[0]_i_3 
       (.I0(ram_reg_2[4]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .O(\write_pointer_be[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_be[0]_i_5 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(write_pointer_be[0]),
        .I4(Q[1]),
        .I5(write_pointer_be_loa_reg_1120[0]),
        .O(grp_phy_txend_confirm_fu_292_write_pointer_be_o));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \write_pointer_be[1]_i_3 
       (.I0(write_pointer_be[1]),
        .I1(\write_pointer_bk_reg[1]_0 ),
        .I2(grp_start_tx_fu_117_write_pointer_be_o),
        .I3(ram_reg_2[4]),
        .I4(\ap_CS_fsm_reg[5]_0 ),
        .I5(grp_initial_edca_process_fu_240_write_pointer_be_o[1]),
        .O(\write_pointer_be_reg[1] ));
  LUT5 #(
    .INIT(32'h70F8F870)) 
    \write_pointer_be[1]_i_5 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(write_pointer_be[1]),
        .I3(write_pointer_be_loa_reg_1120[0]),
        .I4(write_pointer_be_loa_reg_1120[1]),
        .O(grp_start_tx_fu_117_write_pointer_be_o));
  FDRE \write_pointer_be_loa_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[0]),
        .Q(write_pointer_be_loa_reg_1120[0]),
        .R(1'b0));
  FDRE \write_pointer_be_loa_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[1]),
        .Q(write_pointer_be_loa_reg_1120[1]),
        .R(1'b0));
  MUXF7 \write_pointer_be_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_write_pointer_be_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_write_pointer_be_o),
        .O(\ap_CS_fsm_reg[13]_6 ),
        .S(\write_pointer_be[0]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \write_pointer_bk[0]_i_3 
       (.I0(ram_reg_2[4]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .O(\write_pointer_bk[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_bk[0]_i_5 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(write_pointer_bk[0]),
        .I4(Q[1]),
        .I5(write_pointer_bk_loa_reg_1109[0]),
        .O(grp_phy_txend_confirm_fu_292_write_pointer_bk_o));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \write_pointer_bk[1]_i_3 
       (.I0(write_pointer_bk[1]),
        .I1(\write_pointer_bk_reg[1]_0 ),
        .I2(grp_start_tx_fu_117_write_pointer_bk_o),
        .I3(ram_reg_2[4]),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .I5(grp_initial_edca_process_fu_240_write_pointer_bk_o[1]),
        .O(\write_pointer_bk_reg[1] ));
  LUT5 #(
    .INIT(32'h70F8F870)) 
    \write_pointer_bk[1]_i_5 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(write_pointer_bk[1]),
        .I3(write_pointer_bk_loa_reg_1109[0]),
        .I4(write_pointer_bk_loa_reg_1109[1]),
        .O(grp_start_tx_fu_117_write_pointer_bk_o));
  FDRE \write_pointer_bk_loa_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[0]),
        .Q(write_pointer_bk_loa_reg_1109[0]),
        .R(1'b0));
  FDRE \write_pointer_bk_loa_reg_1109_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[1]),
        .Q(write_pointer_bk_loa_reg_1109[1]),
        .R(1'b0));
  MUXF7 \write_pointer_bk_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_write_pointer_bk_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_write_pointer_bk_o),
        .O(\ap_CS_fsm_reg[13]_7 ),
        .S(\write_pointer_bk[0]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \write_pointer_vi[0]_i_3 
       (.I0(ram_reg_2[4]),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .O(\write_pointer_vi[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_vi[0]_i_5 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(write_pointer_vi[0]),
        .I4(Q[1]),
        .I5(write_pointer_vi_loa_reg_1131[0]),
        .O(grp_phy_txend_confirm_fu_292_write_pointer_vi_o));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \write_pointer_vi[1]_i_3 
       (.I0(write_pointer_vi[1]),
        .I1(\write_pointer_bk_reg[1]_0 ),
        .I2(grp_start_tx_fu_117_write_pointer_vi_o),
        .I3(ram_reg_2[4]),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(grp_initial_edca_process_fu_240_write_pointer_vi_o[1]),
        .O(\write_pointer_vi_reg[1] ));
  LUT5 #(
    .INIT(32'h70F8F870)) 
    \write_pointer_vi[1]_i_6 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(Q[1]),
        .I2(write_pointer_vi[1]),
        .I3(write_pointer_vi_loa_reg_1131[0]),
        .I4(write_pointer_vi_loa_reg_1131[1]),
        .O(grp_start_tx_fu_117_write_pointer_vi_o));
  FDRE \write_pointer_vi_loa_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[0]),
        .Q(write_pointer_vi_loa_reg_1131[0]),
        .R(1'b0));
  FDRE \write_pointer_vi_loa_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[1]),
        .Q(write_pointer_vi_loa_reg_1131[1]),
        .R(1'b0));
  MUXF7 \write_pointer_vi_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_write_pointer_vi_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_write_pointer_vi_o),
        .O(\ap_CS_fsm_reg[13]_4 ),
        .S(\write_pointer_vi[0]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \write_pointer_vo[0]_i_3 
       (.I0(ram_reg_2[4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(\write_pointer_vo[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7F00FF80FF00FF00)) 
    \write_pointer_vo[0]_i_5 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(write_pointer_vo[0]),
        .I4(write_pointer_vo_loa_reg_1142[0]),
        .I5(Q[1]),
        .O(grp_phy_txend_confirm_fu_292_write_pointer_vo_o));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \write_pointer_vo[1]_i_3 
       (.I0(write_pointer_vo[1]),
        .I1(\write_pointer_bk_reg[1]_0 ),
        .I2(grp_start_tx_fu_117_write_pointer_vo_o),
        .I3(ram_reg_2[4]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(grp_initial_edca_process_fu_240_write_pointer_vo_o[1]),
        .O(\write_pointer_vo_reg[1] ));
  LUT5 #(
    .INIT(32'h7FF70880)) 
    \write_pointer_vo[1]_i_6 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[1]),
        .I2(write_pointer_vo_loa_reg_1142[0]),
        .I3(write_pointer_vo_loa_reg_1142[1]),
        .I4(write_pointer_vo[1]),
        .O(grp_start_tx_fu_117_write_pointer_vo_o));
  FDRE \write_pointer_vo_loa_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[0]),
        .Q(write_pointer_vo_loa_reg_1142[0]),
        .R(1'b0));
  FDRE \write_pointer_vo_loa_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[1]),
        .Q(write_pointer_vo_loa_reg_1142[1]),
        .R(1'b0));
  MUXF7 \write_pointer_vo_reg[0]_i_2 
       (.I0(grp_initial_edca_process_fu_240_write_pointer_vo_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_write_pointer_vo_o),
        .O(\ap_CS_fsm_reg[13]_2 ),
        .S(\write_pointer_vo[0]_i_3_n_1 ));
endmodule

(* ORIG_REF_NAME = "enqueue_dequeue_fram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18
   (\available_spaces_bk_s_reg_1103_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_0 ,
    \write_pointer_bk_loa_reg_1109_reg[0]_0 ,
    \write_pointer_bk_loa_reg_1109_reg[0]_1 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[10]_1 ,
    \available_spaces_be_reg[1] ,
    \available_spaces_be_s_reg_1114_reg[0]_0 ,
    \write_pointer_be_loa_reg_1120_reg[0]_0 ,
    \write_pointer_be_loa_reg_1120_reg[0]_1 ,
    \available_spaces_vi_s_reg_1125_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_2 ,
    \available_spaces_vi_reg[1] ,
    \available_spaces_vi_reg[2] ,
    \write_pointer_vi_loa_reg_1131_reg[0]_0 ,
    \write_pointer_vi_loa_reg_1131_reg[0]_1 ,
    \available_spaces_vo_s_reg_1136_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_3 ,
    \available_spaces_vo_reg[1] ,
    \available_spaces_vo_reg[2] ,
    \write_pointer_vo_loa_reg_1142_reg[0]_0 ,
    \write_pointer_vo_loa_reg_1142_reg[0]_1 ,
    ADDRARDADDR,
    edca_queues_ce0,
    WEA,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[10]_4 ,
    \ap_CS_fsm_reg[10]_5 ,
    \available_spaces_bk_reg[1] ,
    \available_spaces_bk_s_reg_1103_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[17]_0 ,
    D,
    \be2_0_reg_328_reg[0]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \be2_0_reg_328_reg[2]_0 ,
    \ap_CS_fsm_reg[15]_0 ,
    \be2_0_reg_328_reg[4]_0 ,
    \be2_0_reg_328_reg[3]_0 ,
    \be2_0_reg_328_reg[1]_0 ,
    \be2_0_reg_328_reg[0]_1 ,
    medium_state_0_sp_1,
    \ap_CS_fsm_reg[12]_1 ,
    \medium_state_read_2_reg_709_reg[0] ,
    \icmp_ln69_reg_705_reg[0] ,
    \medium_state[0]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    \icmp_ln43_reg_731_reg[0] ,
    \medium_state[0]_1 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[10]_6 ,
    \ap_CS_fsm_reg[10]_7 ,
    \medium_state[0]_2 ,
    \available_spaces_bk_reg[0] ,
    \available_spaces_bk_reg[0]_0 ,
    available_spaces_bk,
    \write_pointer_bk_reg[0] ,
    write_pointer_bk,
    \write_pointer_bk_reg[1] ,
    \available_spaces_be_reg[2]_0 ,
    \available_spaces_be_reg[0] ,
    available_spaces_be,
    \available_spaces_be_reg[1]_0 ,
    \available_spaces_be_reg[0]_0 ,
    \write_pointer_be_reg[0] ,
    write_pointer_be,
    \write_pointer_be_reg[1] ,
    \available_spaces_vi_reg[0] ,
    \available_spaces_vi_reg[2]_0 ,
    available_spaces_vi,
    \available_spaces_vi_reg[2]_1 ,
    \write_pointer_vi_reg[1] ,
    write_pointer_vi,
    \write_pointer_vi_reg[0] ,
    \available_spaces_vo_reg[0] ,
    \available_spaces_vo_reg[2]_0 ,
    available_spaces_vo,
    \available_spaces_vo_reg[1]_0 ,
    \available_spaces_vo_reg[2]_1 ,
    \write_pointer_vo_reg[1] ,
    write_pointer_vo,
    \write_pointer_vo_reg[0] ,
    ram_reg,
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
    \available_spaces_vi_reg[1]_0 ,
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
    grp_phy_txend_confirm_fu_292_edca_queues_address0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_enqueue_dequeue_fram_fu_257_ap_start_reg,
    Q,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    medium_state,
    \medium_state_read_1_reg_722_reg[0] ,
    icmp_ln56_reg_718,
    \medium_state_read_2_reg_709_reg[0]_0 ,
    icmp_ln69_reg_705,
    \medium_state_read_3_reg_701_reg[0] ,
    icmp_ln82_reg_697,
    icmp_ln43_reg_731,
    \medium_state_read_reg_735_reg[0] ,
    grp_random_int_gen_fu_295_ap_start_reg_reg,
    grp_random_int_gen_fu_295_ap_start_reg,
    ap_rst,
    ap_clk);
  output \available_spaces_bk_s_reg_1103_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output \write_pointer_bk_loa_reg_1109_reg[0]_0 ;
  output \write_pointer_bk_loa_reg_1109_reg[0]_1 ;
  output \available_spaces_be_reg[2] ;
  output \ap_CS_fsm_reg[10]_1 ;
  output \available_spaces_be_reg[1] ;
  output \available_spaces_be_s_reg_1114_reg[0]_0 ;
  output \write_pointer_be_loa_reg_1120_reg[0]_0 ;
  output \write_pointer_be_loa_reg_1120_reg[0]_1 ;
  output \available_spaces_vi_s_reg_1125_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_2 ;
  output \available_spaces_vi_reg[1] ;
  output \available_spaces_vi_reg[2] ;
  output \write_pointer_vi_loa_reg_1131_reg[0]_0 ;
  output \write_pointer_vi_loa_reg_1131_reg[0]_1 ;
  output \available_spaces_vo_s_reg_1136_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_3 ;
  output \available_spaces_vo_reg[1] ;
  output \available_spaces_vo_reg[2] ;
  output \write_pointer_vo_loa_reg_1142_reg[0]_0 ;
  output \write_pointer_vo_loa_reg_1142_reg[0]_1 ;
  output [4:0]ADDRARDADDR;
  output edca_queues_ce0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[12]_0 ;
  output \ap_CS_fsm_reg[10]_4 ;
  output \ap_CS_fsm_reg[10]_5 ;
  output \available_spaces_bk_reg[1] ;
  output \available_spaces_bk_s_reg_1103_reg[2]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [5:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[17]_0 ;
  output [3:0]D;
  output \be2_0_reg_328_reg[0]_0 ;
  output \ap_CS_fsm_reg[16]_0 ;
  output \be2_0_reg_328_reg[2]_0 ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \be2_0_reg_328_reg[4]_0 ;
  output \be2_0_reg_328_reg[3]_0 ;
  output \be2_0_reg_328_reg[1]_0 ;
  output \be2_0_reg_328_reg[0]_1 ;
  output medium_state_0_sp_1;
  output \ap_CS_fsm_reg[12]_1 ;
  output \medium_state_read_2_reg_709_reg[0] ;
  output \icmp_ln69_reg_705_reg[0] ;
  output \medium_state[0]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \icmp_ln43_reg_731_reg[0] ;
  output \medium_state[0]_1 ;
  output \ap_CS_fsm_reg[17]_1 ;
  output \ap_CS_fsm_reg[10]_6 ;
  output \ap_CS_fsm_reg[10]_7 ;
  output \medium_state[0]_2 ;
  input \available_spaces_bk_reg[0] ;
  input \available_spaces_bk_reg[0]_0 ;
  input [2:0]available_spaces_bk;
  input \write_pointer_bk_reg[0] ;
  input [1:0]write_pointer_bk;
  input \write_pointer_bk_reg[1] ;
  input \available_spaces_be_reg[2]_0 ;
  input \available_spaces_be_reg[0] ;
  input [2:0]available_spaces_be;
  input \available_spaces_be_reg[1]_0 ;
  input \available_spaces_be_reg[0]_0 ;
  input \write_pointer_be_reg[0] ;
  input [1:0]write_pointer_be;
  input \write_pointer_be_reg[1] ;
  input \available_spaces_vi_reg[0] ;
  input \available_spaces_vi_reg[2]_0 ;
  input [2:0]available_spaces_vi;
  input \available_spaces_vi_reg[2]_1 ;
  input \write_pointer_vi_reg[1] ;
  input [1:0]write_pointer_vi;
  input \write_pointer_vi_reg[0] ;
  input \available_spaces_vo_reg[0] ;
  input \available_spaces_vo_reg[2]_0 ;
  input [2:0]available_spaces_vo;
  input \available_spaces_vo_reg[1]_0 ;
  input \available_spaces_vo_reg[2]_1 ;
  input \write_pointer_vo_reg[1] ;
  input [1:0]write_pointer_vo;
  input \write_pointer_vo_reg[0] ;
  input [3:0]ram_reg;
  input grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  input \available_spaces_vi_reg[1]_0 ;
  input grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  input grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  input grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  input [2:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  input [2:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input grp_enqueue_dequeue_fram_fu_257_ap_start_reg;
  input [8:0]Q;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [0:0]medium_state;
  input \medium_state_read_1_reg_722_reg[0] ;
  input icmp_ln56_reg_718;
  input \medium_state_read_2_reg_709_reg[0]_0 ;
  input icmp_ln69_reg_705;
  input \medium_state_read_3_reg_701_reg[0] ;
  input icmp_ln82_reg_697;
  input icmp_ln43_reg_731;
  input \medium_state_read_reg_735_reg[0] ;
  input [0:0]grp_random_int_gen_fu_295_ap_start_reg_reg;
  input grp_random_int_gen_fu_295_ap_start_reg;
  input ap_rst;
  input ap_clk;

  wire [4:0]ADDRARDADDR;
  wire [5:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [8:0]Q;
  wire [0:0]WEA;
  wire [8:2]add_ln58_fu_827_p2;
  wire [8:0]add_ln58_reg_1322;
  wire \add_ln58_reg_1322[5]_i_2_n_1 ;
  wire \add_ln58_reg_1322[5]_i_3_n_1 ;
  wire \add_ln58_reg_1322[5]_i_4_n_1 ;
  wire \add_ln58_reg_1322[8]_i_2_n_1 ;
  wire \add_ln58_reg_1322_reg[5]_i_1_n_1 ;
  wire \add_ln58_reg_1322_reg[5]_i_1_n_2 ;
  wire \add_ln58_reg_1322_reg[5]_i_1_n_3 ;
  wire \add_ln58_reg_1322_reg[5]_i_1_n_4 ;
  wire \add_ln58_reg_1322_reg[8]_i_1_n_3 ;
  wire \add_ln58_reg_1322_reg[8]_i_1_n_4 ;
  wire [8:2]add_ln71_fu_765_p2;
  wire [8:0]add_ln71_reg_1304;
  wire \add_ln71_reg_1304[5]_i_2_n_1 ;
  wire \add_ln71_reg_1304[5]_i_3_n_1 ;
  wire \add_ln71_reg_1304[5]_i_4_n_1 ;
  wire \add_ln71_reg_1304[8]_i_2_n_1 ;
  wire \add_ln71_reg_1304_reg[5]_i_1_n_1 ;
  wire \add_ln71_reg_1304_reg[5]_i_1_n_2 ;
  wire \add_ln71_reg_1304_reg[5]_i_1_n_3 ;
  wire \add_ln71_reg_1304_reg[5]_i_1_n_4 ;
  wire \add_ln71_reg_1304_reg[8]_i_1_n_3 ;
  wire \add_ln71_reg_1304_reg[8]_i_1_n_4 ;
  wire [8:2]add_ln84_fu_703_p2;
  wire [8:0]add_ln84_reg_1286;
  wire \add_ln84_reg_1286[5]_i_2_n_1 ;
  wire \add_ln84_reg_1286[5]_i_3_n_1 ;
  wire \add_ln84_reg_1286[5]_i_4_n_1 ;
  wire \add_ln84_reg_1286[8]_i_2_n_1 ;
  wire \add_ln84_reg_1286_reg[5]_i_1_n_1 ;
  wire \add_ln84_reg_1286_reg[5]_i_1_n_2 ;
  wire \add_ln84_reg_1286_reg[5]_i_1_n_3 ;
  wire \add_ln84_reg_1286_reg[5]_i_1_n_4 ;
  wire \add_ln84_reg_1286_reg[8]_i_1_n_3 ;
  wire \add_ln84_reg_1286_reg[8]_i_1_n_4 ;
  wire [8:2]add_ln97_fu_641_p2;
  wire [8:0]add_ln97_reg_1268;
  wire \add_ln97_reg_1268[5]_i_2_n_1 ;
  wire \add_ln97_reg_1268[5]_i_3_n_1 ;
  wire \add_ln97_reg_1268[5]_i_4_n_1 ;
  wire \add_ln97_reg_1268[8]_i_2_n_1 ;
  wire \add_ln97_reg_1268_reg[5]_i_1_n_1 ;
  wire \add_ln97_reg_1268_reg[5]_i_1_n_2 ;
  wire \add_ln97_reg_1268_reg[5]_i_1_n_3 ;
  wire \add_ln97_reg_1268_reg[5]_i_1_n_4 ;
  wire \add_ln97_reg_1268_reg[8]_i_1_n_3 ;
  wire \add_ln97_reg_1268_reg[8]_i_1_n_4 ;
  wire \ap_CS_fsm[10]_i_2__3_n_1 ;
  wire \ap_CS_fsm[10]_i_3__3_n_1 ;
  wire \ap_CS_fsm[12]_i_2__1_n_1 ;
  wire \ap_CS_fsm[12]_i_3__1_n_1 ;
  wire \ap_CS_fsm[14]_i_2__2_n_1 ;
  wire \ap_CS_fsm[14]_i_3__2_n_1 ;
  wire \ap_CS_fsm[16]_i_2__3_n_1 ;
  wire \ap_CS_fsm[16]_i_3__3_n_1 ;
  wire \ap_CS_fsm[17]_i_2__1_n_1 ;
  wire \ap_CS_fsm[17]_i_3__1_n_1 ;
  wire \ap_CS_fsm[17]_i_4__1_n_1 ;
  wire \ap_CS_fsm[17]_i_5__1_n_1 ;
  wire \ap_CS_fsm[17]_i_6__1_n_1 ;
  wire \ap_CS_fsm[17]_i_7__0_n_1 ;
  wire \ap_CS_fsm[17]_i_8__0_n_1 ;
  wire \ap_CS_fsm[17]_i_9__0_n_1 ;
  wire \ap_CS_fsm[2]_i_1__8_n_1 ;
  wire \ap_CS_fsm[2]_i_2__3_n_1 ;
  wire \ap_CS_fsm[4]_i_1__5_n_1 ;
  wire \ap_CS_fsm[4]_i_2__1_n_1 ;
  wire \ap_CS_fsm[5]_i_2__1_n_1 ;
  wire \ap_CS_fsm[6]_i_1__4_n_1 ;
  wire \ap_CS_fsm[6]_i_2__1_n_1 ;
  wire \ap_CS_fsm[8]_i_1__4_n_1 ;
  wire \ap_CS_fsm[8]_i_2__2_n_1 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[10]_3 ;
  wire \ap_CS_fsm_reg[10]_4 ;
  wire \ap_CS_fsm_reg[10]_5 ;
  wire \ap_CS_fsm_reg[10]_6 ;
  wire \ap_CS_fsm_reg[10]_7 ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[12]_1 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm131_out;
  wire ap_NS_fsm134_out;
  wire ap_NS_fsm137_out;
  wire ap_NS_fsm140_out;
  wire ap_clk;
  wire [3:0]ap_return_preg;
  wire \ap_return_preg[0]_i_1__3_n_1 ;
  wire \ap_return_preg[1]_i_1_n_1 ;
  wire \ap_return_preg[2]_i_1_n_1 ;
  wire \ap_return_preg[3]_i_1_n_1 ;
  wire ap_rst;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be[0]_i_2_n_1 ;
  wire \available_spaces_be[1]_i_2_n_1 ;
  wire \available_spaces_be[2]_i_2_n_1 ;
  wire \available_spaces_be[2]_i_6_n_1 ;
  wire \available_spaces_be_reg[0] ;
  wire \available_spaces_be_reg[0]_0 ;
  wire \available_spaces_be_reg[1] ;
  wire \available_spaces_be_reg[1]_0 ;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire [2:0]available_spaces_be_s_reg_1114;
  wire \available_spaces_be_s_reg_1114_reg[0]_0 ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk[0]_i_3_n_1 ;
  wire \available_spaces_bk_reg[0] ;
  wire \available_spaces_bk_reg[0]_0 ;
  wire \available_spaces_bk_reg[1] ;
  wire [2:0]available_spaces_bk_s_reg_1103;
  wire \available_spaces_bk_s_reg_1103_reg[0]_0 ;
  wire \available_spaces_bk_s_reg_1103_reg[2]_0 ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi[0]_i_2_n_1 ;
  wire \available_spaces_vi[1]_i_2_n_1 ;
  wire \available_spaces_vi[2]_i_2_n_1 ;
  wire \available_spaces_vi_reg[0] ;
  wire \available_spaces_vi_reg[1] ;
  wire \available_spaces_vi_reg[1]_0 ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire [2:0]available_spaces_vi_s_reg_1125;
  wire \available_spaces_vi_s_reg_1125_reg[0]_0 ;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo[0]_i_2_n_1 ;
  wire \available_spaces_vo[1]_i_2_n_1 ;
  wire \available_spaces_vo[2]_i_2_n_1 ;
  wire \available_spaces_vo_reg[0] ;
  wire \available_spaces_vo_reg[1] ;
  wire \available_spaces_vo_reg[1]_0 ;
  wire \available_spaces_vo_reg[2] ;
  wire \available_spaces_vo_reg[2]_0 ;
  wire \available_spaces_vo_reg[2]_1 ;
  wire [2:0]available_spaces_vo_s_reg_1136;
  wire \available_spaces_vo_s_reg_1136_reg[0]_0 ;
  wire [6:0]be2_0_reg_328;
  wire \be2_0_reg_328_reg[0]_0 ;
  wire \be2_0_reg_328_reg[0]_1 ;
  wire \be2_0_reg_328_reg[1]_0 ;
  wire \be2_0_reg_328_reg[2]_0 ;
  wire \be2_0_reg_328_reg[3]_0 ;
  wire \be2_0_reg_328_reg[4]_0 ;
  wire [6:0]be_0_reg_282;
  wire [6:0]be_1_fu_754_p2;
  wire [6:0]be_1_reg_1294;
  wire \be_1_reg_1294[6]_i_2__1_n_1 ;
  wire [6:0]be_fu_994_p2;
  wire [6:0]be_reg_1356;
  wire \be_reg_1356[6]_i_2__1_n_1 ;
  wire [6:0]bk1_0_reg_340;
  wire [6:0]bk_0_reg_293;
  wire [6:0]bk_1_fu_816_p2;
  wire [6:0]bk_1_reg_1312;
  wire \bk_1_reg_1312[6]_i_2__1_n_1 ;
  wire [6:0]bk_fu_1057_p2;
  wire [6:0]bk_reg_1369;
  wire \bk_reg_1369[6]_i_2__1_n_1 ;
  wire edca_queues_ce0;
  wire grp_enqueue_dequeue_fram_fu_257_ap_ready;
  wire grp_enqueue_dequeue_fram_fu_257_ap_start_reg;
  wire grp_fu_336_p2;
  wire grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  wire [2:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  wire grp_random_int_gen_fu_295_ap_start_reg;
  wire grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1;
  wire [0:0]grp_random_int_gen_fu_295_ap_start_reg_reg;
  wire icmp_ln43_reg_731;
  wire \icmp_ln43_reg_731_reg[0] ;
  wire icmp_ln56_reg_718;
  wire icmp_ln69_reg_705;
  wire \icmp_ln69_reg_705_reg[0] ;
  wire icmp_ln82_reg_697;
  wire [0:0]medium_state;
  wire \medium_state[0]_0 ;
  wire \medium_state[0]_1 ;
  wire \medium_state[0]_2 ;
  wire medium_state_0_sn_1;
  wire \medium_state_read_1_reg_722[0]_i_4_n_1 ;
  wire \medium_state_read_1_reg_722_reg[0] ;
  wire \medium_state_read_2_reg_709_reg[0] ;
  wire \medium_state_read_2_reg_709_reg[0]_0 ;
  wire \medium_state_read_3_reg_701_reg[0] ;
  wire \medium_state_read_reg_735_reg[0] ;
  wire \mul_ln58_reg_1186[-1111111103]_i_1_n_1 ;
  wire \mul_ln58_reg_1186[-1111111104]_i_1_n_1 ;
  wire \mul_ln58_reg_1186[-1111111105]_i_1_n_1 ;
  wire \mul_ln58_reg_1186_reg[-_n_1_1111111103] ;
  wire \mul_ln58_reg_1186_reg[-_n_1_1111111104] ;
  wire \mul_ln58_reg_1186_reg[-_n_1_1111111105] ;
  wire \mul_ln58_reg_1186_reg[-_n_1_1111111106] ;
  wire \mul_ln58_reg_1186_reg[-_n_1_1111111108] ;
  wire \mul_ln71_reg_1178[-1111111103]_i_1_n_1 ;
  wire \mul_ln71_reg_1178[-1111111104]_i_1_n_1 ;
  wire \mul_ln71_reg_1178[-1111111105]_i_1_n_1 ;
  wire \mul_ln71_reg_1178_reg[-_n_1_1111111103] ;
  wire \mul_ln71_reg_1178_reg[-_n_1_1111111104] ;
  wire \mul_ln71_reg_1178_reg[-_n_1_1111111105] ;
  wire \mul_ln71_reg_1178_reg[-_n_1_1111111106] ;
  wire \mul_ln71_reg_1178_reg[-_n_1_1111111108] ;
  wire \mul_ln84_reg_1170[-1111111103]_i_1_n_1 ;
  wire \mul_ln84_reg_1170[-1111111104]_i_1_n_1 ;
  wire \mul_ln84_reg_1170[-1111111105]_i_1_n_1 ;
  wire \mul_ln84_reg_1170_reg[-_n_1_1111111103] ;
  wire \mul_ln84_reg_1170_reg[-_n_1_1111111104] ;
  wire \mul_ln84_reg_1170_reg[-_n_1_1111111105] ;
  wire \mul_ln84_reg_1170_reg[-_n_1_1111111106] ;
  wire \mul_ln84_reg_1170_reg[-_n_1_1111111108] ;
  wire \mul_ln97_reg_1162[-1111111103]_i_1_n_1 ;
  wire \mul_ln97_reg_1162[-1111111104]_i_1_n_1 ;
  wire \mul_ln97_reg_1162[-1111111105]_i_1_n_1 ;
  wire \mul_ln97_reg_1162_reg[-_n_1_1111111103] ;
  wire \mul_ln97_reg_1162_reg[-_n_1_1111111104] ;
  wire \mul_ln97_reg_1162_reg[-_n_1_1111111105] ;
  wire \mul_ln97_reg_1162_reg[-_n_1_1111111106] ;
  wire \mul_ln97_reg_1162_reg[-_n_1_1111111108] ;
  wire \p_0_reg_352[0]_i_1_n_1 ;
  wire \p_0_reg_352[0]_i_2_n_1 ;
  wire \p_0_reg_352[1]_i_1_n_1 ;
  wire \p_0_reg_352[1]_i_2_n_1 ;
  wire \p_0_reg_352[1]_i_3_n_1 ;
  wire \p_0_reg_352[1]_i_4_n_1 ;
  wire \p_0_reg_352[3]_i_1_n_1 ;
  wire \p_0_reg_352[3]_i_2_n_1 ;
  wire \p_0_reg_352_reg_n_1_[0] ;
  wire \p_0_reg_352_reg_n_1_[1] ;
  wire \p_0_reg_352_reg_n_1_[3] ;
  wire p_57_in;
  wire [3:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_100__0_n_1;
  wire ram_reg_i_101__0_n_1;
  wire ram_reg_i_106__0_n_1;
  wire ram_reg_i_107__0_n_1;
  wire ram_reg_i_108__0_n_1;
  wire ram_reg_i_108_n_1;
  wire ram_reg_i_109__0_n_1;
  wire ram_reg_i_110__0_n_1;
  wire ram_reg_i_113__0_n_1;
  wire ram_reg_i_113_n_1;
  wire ram_reg_i_114_n_1;
  wire ram_reg_i_119_n_1;
  wire ram_reg_i_120_n_1;
  wire ram_reg_i_125_n_1;
  wire ram_reg_i_126_n_1;
  wire ram_reg_i_131_n_1;
  wire ram_reg_i_132_n_1;
  wire ram_reg_i_137_n_1;
  wire ram_reg_i_138_n_1;
  wire ram_reg_i_146_n_1;
  wire ram_reg_i_147_n_1;
  wire ram_reg_i_148_n_1;
  wire ram_reg_i_157_n_1;
  wire ram_reg_i_158_n_1;
  wire ram_reg_i_159_n_1;
  wire ram_reg_i_170_n_1;
  wire ram_reg_i_171_n_1;
  wire ram_reg_i_186_n_1;
  wire ram_reg_i_207_n_1;
  wire ram_reg_i_208_n_1;
  wire ram_reg_i_22__0_n_1;
  wire ram_reg_i_237_n_1;
  wire ram_reg_i_23__0_n_1;
  wire ram_reg_i_24__0_n_1;
  wire ram_reg_i_29__0_n_1;
  wire ram_reg_i_30__0_n_1;
  wire ram_reg_i_31__0_n_1;
  wire ram_reg_i_32__0_n_1;
  wire ram_reg_i_35__0_n_1;
  wire ram_reg_i_36__0_n_1;
  wire ram_reg_i_39__0_n_1;
  wire ram_reg_i_40__0_n_1;
  wire ram_reg_i_42__0_n_1;
  wire ram_reg_i_43__0_n_1;
  wire ram_reg_i_44__0_n_1;
  wire ram_reg_i_44_n_1;
  wire ram_reg_i_45__0_n_1;
  wire ram_reg_i_46__0_n_1;
  wire ram_reg_i_48_n_1;
  wire ram_reg_i_50__0_n_1;
  wire ram_reg_i_65_n_1;
  wire ram_reg_i_71__0_n_1;
  wire ram_reg_i_72__0_n_1;
  wire ram_reg_i_73__0_n_1;
  wire ram_reg_i_76__0_n_1;
  wire ram_reg_i_77__0_n_1;
  wire ram_reg_i_79__0_n_1;
  wire ram_reg_i_80__0_n_1;
  wire ram_reg_i_81__0_n_1;
  wire ram_reg_i_81_n_1;
  wire ram_reg_i_82__0_n_1;
  wire ram_reg_i_83__0_n_1;
  wire ram_reg_i_84__0_n_1;
  wire ram_reg_i_87__0_n_1;
  wire ram_reg_i_89__0_n_1;
  wire ram_reg_i_90__0_n_1;
  wire ram_reg_i_91__0_n_1;
  wire ram_reg_i_92__0_n_1;
  wire ram_reg_i_93__0_n_1;
  wire ram_reg_i_93_n_1;
  wire ram_reg_i_94__0_n_1;
  wire [6:0]vi3_0_reg_316;
  wire [6:0]vi_0_reg_271;
  wire [6:0]vi_1_fu_692_p2;
  wire [6:0]vi_1_reg_1276;
  wire \vi_1_reg_1276[6]_i_2__1_n_1 ;
  wire [6:0]vi_fu_931_p2;
  wire [6:0]vi_reg_1343;
  wire \vi_reg_1343[6]_i_2__1_n_1 ;
  wire [6:0]vo4_0_reg_304;
  wire [6:0]vo_0_reg_260;
  wire \vo_0_reg_260[6]_i_2_n_1 ;
  wire [6:0]vo_1_fu_630_p2;
  wire [6:0]vo_1_reg_1258;
  wire \vo_1_reg_1258[6]_i_2__1_n_1 ;
  wire [6:0]vo_fu_868_p2;
  wire [6:0]vo_reg_1330;
  wire \vo_reg_1330[6]_i_2__1_n_1 ;
  wire [1:0]write_pointer_be;
  wire \write_pointer_be[1]_i_2_n_1 ;
  wire \write_pointer_be[1]_i_4_n_1 ;
  wire [1:0]write_pointer_be_loa_reg_1120;
  wire \write_pointer_be_loa_reg_1120_reg[0]_0 ;
  wire \write_pointer_be_loa_reg_1120_reg[0]_1 ;
  wire \write_pointer_be_reg[0] ;
  wire \write_pointer_be_reg[1] ;
  wire [1:0]write_pointer_bk;
  wire \write_pointer_bk[1]_i_2_n_1 ;
  wire \write_pointer_bk[1]_i_4_n_1 ;
  wire [1:0]write_pointer_bk_loa_reg_1109;
  wire \write_pointer_bk_loa_reg_1109_reg[0]_0 ;
  wire \write_pointer_bk_loa_reg_1109_reg[0]_1 ;
  wire \write_pointer_bk_reg[0] ;
  wire \write_pointer_bk_reg[1] ;
  wire [1:0]write_pointer_vi;
  wire \write_pointer_vi[1]_i_2_n_1 ;
  wire \write_pointer_vi[1]_i_4_n_1 ;
  wire \write_pointer_vi[1]_i_5_n_1 ;
  wire [1:0]write_pointer_vi_loa_reg_1131;
  wire \write_pointer_vi_loa_reg_1131_reg[0]_0 ;
  wire \write_pointer_vi_loa_reg_1131_reg[0]_1 ;
  wire \write_pointer_vi_reg[0] ;
  wire \write_pointer_vi_reg[1] ;
  wire [1:0]write_pointer_vo;
  wire \write_pointer_vo[1]_i_2_n_1 ;
  wire \write_pointer_vo[1]_i_4_n_1 ;
  wire \write_pointer_vo[1]_i_5_n_1 ;
  wire [1:0]write_pointer_vo_loa_reg_1142;
  wire \write_pointer_vo_loa_reg_1142_reg[0]_0 ;
  wire \write_pointer_vo_loa_reg_1142_reg[0]_1 ;
  wire \write_pointer_vo_reg[0] ;
  wire \write_pointer_vo_reg[1] ;
  wire [0:0]\NLW_add_ln58_reg_1322_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln58_reg_1322_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln58_reg_1322_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln71_reg_1304_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln71_reg_1304_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln71_reg_1304_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln84_reg_1286_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln84_reg_1286_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln84_reg_1286_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln97_reg_1268_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln97_reg_1268_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln97_reg_1268_reg[8]_i_1_O_UNCONNECTED ;

  assign medium_state_0_sp_1 = medium_state_0_sn_1;
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_reg_1322[2]_i_1 
       (.I0(bk_0_reg_293[2]),
        .I1(\mul_ln58_reg_1186_reg[-_n_1_1111111106] ),
        .O(add_ln58_fu_827_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_reg_1322[5]_i_2 
       (.I0(bk_0_reg_293[5]),
        .I1(\mul_ln58_reg_1186_reg[-_n_1_1111111106] ),
        .O(\add_ln58_reg_1322[5]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_reg_1322[5]_i_3 
       (.I0(bk_0_reg_293[3]),
        .I1(\mul_ln58_reg_1186_reg[-_n_1_1111111108] ),
        .O(\add_ln58_reg_1322[5]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_reg_1322[5]_i_4 
       (.I0(bk_0_reg_293[2]),
        .I1(\mul_ln58_reg_1186_reg[-_n_1_1111111106] ),
        .O(\add_ln58_reg_1322[5]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln58_reg_1322[8]_i_2 
       (.I0(bk_0_reg_293[6]),
        .I1(\mul_ln58_reg_1186_reg[-_n_1_1111111105] ),
        .O(\add_ln58_reg_1322[8]_i_2_n_1 ));
  FDRE \add_ln58_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(bk_0_reg_293[0]),
        .Q(add_ln58_reg_1322[0]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(bk_0_reg_293[1]),
        .Q(add_ln58_reg_1322[1]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[2]),
        .Q(add_ln58_reg_1322[2]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[3]),
        .Q(add_ln58_reg_1322[3]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[4]),
        .Q(add_ln58_reg_1322[4]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[5]),
        .Q(add_ln58_reg_1322[5]),
        .R(1'b0));
  CARRY4 \add_ln58_reg_1322_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln58_reg_1322_reg[5]_i_1_n_1 ,\add_ln58_reg_1322_reg[5]_i_1_n_2 ,\add_ln58_reg_1322_reg[5]_i_1_n_3 ,\add_ln58_reg_1322_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(bk_0_reg_293[5:2]),
        .O({add_ln58_fu_827_p2[5:3],\NLW_add_ln58_reg_1322_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln58_reg_1322[5]_i_2_n_1 ,bk_0_reg_293[4],\add_ln58_reg_1322[5]_i_3_n_1 ,\add_ln58_reg_1322[5]_i_4_n_1 }));
  FDRE \add_ln58_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[6]),
        .Q(add_ln58_reg_1322[6]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[7]),
        .Q(add_ln58_reg_1322[7]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .D(add_ln58_fu_827_p2[8]),
        .Q(add_ln58_reg_1322[8]),
        .R(1'b0));
  CARRY4 \add_ln58_reg_1322_reg[8]_i_1 
       (.CI(\add_ln58_reg_1322_reg[5]_i_1_n_1 ),
        .CO({\NLW_add_ln58_reg_1322_reg[8]_i_1_CO_UNCONNECTED [3:2],\add_ln58_reg_1322_reg[8]_i_1_n_3 ,\add_ln58_reg_1322_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,bk_0_reg_293[6]}),
        .O({\NLW_add_ln58_reg_1322_reg[8]_i_1_O_UNCONNECTED [3],add_ln58_fu_827_p2[8:6]}),
        .S({1'b0,\mul_ln58_reg_1186_reg[-_n_1_1111111103] ,\mul_ln58_reg_1186_reg[-_n_1_1111111104] ,\add_ln58_reg_1322[8]_i_2_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln71_reg_1304[2]_i_1 
       (.I0(\mul_ln71_reg_1178_reg[-_n_1_1111111106] ),
        .I1(be_0_reg_282[2]),
        .O(add_ln71_fu_765_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln71_reg_1304[5]_i_2 
       (.I0(\mul_ln71_reg_1178_reg[-_n_1_1111111106] ),
        .I1(be_0_reg_282[5]),
        .O(\add_ln71_reg_1304[5]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln71_reg_1304[5]_i_3 
       (.I0(\mul_ln71_reg_1178_reg[-_n_1_1111111108] ),
        .I1(be_0_reg_282[3]),
        .O(\add_ln71_reg_1304[5]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln71_reg_1304[5]_i_4 
       (.I0(\mul_ln71_reg_1178_reg[-_n_1_1111111106] ),
        .I1(be_0_reg_282[2]),
        .O(\add_ln71_reg_1304[5]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln71_reg_1304[8]_i_2 
       (.I0(\mul_ln71_reg_1178_reg[-_n_1_1111111105] ),
        .I1(be_0_reg_282[6]),
        .O(\add_ln71_reg_1304[8]_i_2_n_1 ));
  FDRE \add_ln71_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(be_0_reg_282[0]),
        .Q(add_ln71_reg_1304[0]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(be_0_reg_282[1]),
        .Q(add_ln71_reg_1304[1]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[2]),
        .Q(add_ln71_reg_1304[2]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[3]),
        .Q(add_ln71_reg_1304[3]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[4]),
        .Q(add_ln71_reg_1304[4]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[5]),
        .Q(add_ln71_reg_1304[5]),
        .R(1'b0));
  CARRY4 \add_ln71_reg_1304_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln71_reg_1304_reg[5]_i_1_n_1 ,\add_ln71_reg_1304_reg[5]_i_1_n_2 ,\add_ln71_reg_1304_reg[5]_i_1_n_3 ,\add_ln71_reg_1304_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln71_reg_1178_reg[-_n_1_1111111106] ,1'b0,\mul_ln71_reg_1178_reg[-_n_1_1111111108] ,\mul_ln71_reg_1178_reg[-_n_1_1111111106] }),
        .O({add_ln71_fu_765_p2[5:3],\NLW_add_ln71_reg_1304_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln71_reg_1304[5]_i_2_n_1 ,be_0_reg_282[4],\add_ln71_reg_1304[5]_i_3_n_1 ,\add_ln71_reg_1304[5]_i_4_n_1 }));
  FDRE \add_ln71_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[6]),
        .Q(add_ln71_reg_1304[6]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[7]),
        .Q(add_ln71_reg_1304[7]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .D(add_ln71_fu_765_p2[8]),
        .Q(add_ln71_reg_1304[8]),
        .R(1'b0));
  CARRY4 \add_ln71_reg_1304_reg[8]_i_1 
       (.CI(\add_ln71_reg_1304_reg[5]_i_1_n_1 ),
        .CO({\NLW_add_ln71_reg_1304_reg[8]_i_1_CO_UNCONNECTED [3:2],\add_ln71_reg_1304_reg[8]_i_1_n_3 ,\add_ln71_reg_1304_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln71_reg_1178_reg[-_n_1_1111111105] }),
        .O({\NLW_add_ln71_reg_1304_reg[8]_i_1_O_UNCONNECTED [3],add_ln71_fu_765_p2[8:6]}),
        .S({1'b0,\mul_ln71_reg_1178_reg[-_n_1_1111111103] ,\mul_ln71_reg_1178_reg[-_n_1_1111111104] ,\add_ln71_reg_1304[8]_i_2_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln84_reg_1286[2]_i_1 
       (.I0(\mul_ln84_reg_1170_reg[-_n_1_1111111106] ),
        .I1(vi_0_reg_271[2]),
        .O(add_ln84_fu_703_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln84_reg_1286[5]_i_2 
       (.I0(\mul_ln84_reg_1170_reg[-_n_1_1111111106] ),
        .I1(vi_0_reg_271[5]),
        .O(\add_ln84_reg_1286[5]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln84_reg_1286[5]_i_3 
       (.I0(\mul_ln84_reg_1170_reg[-_n_1_1111111108] ),
        .I1(vi_0_reg_271[3]),
        .O(\add_ln84_reg_1286[5]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln84_reg_1286[5]_i_4 
       (.I0(\mul_ln84_reg_1170_reg[-_n_1_1111111106] ),
        .I1(vi_0_reg_271[2]),
        .O(\add_ln84_reg_1286[5]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln84_reg_1286[8]_i_2 
       (.I0(\mul_ln84_reg_1170_reg[-_n_1_1111111105] ),
        .I1(vi_0_reg_271[6]),
        .O(\add_ln84_reg_1286[8]_i_2_n_1 ));
  FDRE \add_ln84_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(vi_0_reg_271[0]),
        .Q(add_ln84_reg_1286[0]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(vi_0_reg_271[1]),
        .Q(add_ln84_reg_1286[1]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[2]),
        .Q(add_ln84_reg_1286[2]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[3]),
        .Q(add_ln84_reg_1286[3]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[4]),
        .Q(add_ln84_reg_1286[4]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[5]),
        .Q(add_ln84_reg_1286[5]),
        .R(1'b0));
  CARRY4 \add_ln84_reg_1286_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln84_reg_1286_reg[5]_i_1_n_1 ,\add_ln84_reg_1286_reg[5]_i_1_n_2 ,\add_ln84_reg_1286_reg[5]_i_1_n_3 ,\add_ln84_reg_1286_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln84_reg_1170_reg[-_n_1_1111111106] ,1'b0,\mul_ln84_reg_1170_reg[-_n_1_1111111108] ,\mul_ln84_reg_1170_reg[-_n_1_1111111106] }),
        .O({add_ln84_fu_703_p2[5:3],\NLW_add_ln84_reg_1286_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln84_reg_1286[5]_i_2_n_1 ,vi_0_reg_271[4],\add_ln84_reg_1286[5]_i_3_n_1 ,\add_ln84_reg_1286[5]_i_4_n_1 }));
  FDRE \add_ln84_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[6]),
        .Q(add_ln84_reg_1286[6]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[7]),
        .Q(add_ln84_reg_1286[7]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .D(add_ln84_fu_703_p2[8]),
        .Q(add_ln84_reg_1286[8]),
        .R(1'b0));
  CARRY4 \add_ln84_reg_1286_reg[8]_i_1 
       (.CI(\add_ln84_reg_1286_reg[5]_i_1_n_1 ),
        .CO({\NLW_add_ln84_reg_1286_reg[8]_i_1_CO_UNCONNECTED [3:2],\add_ln84_reg_1286_reg[8]_i_1_n_3 ,\add_ln84_reg_1286_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln84_reg_1170_reg[-_n_1_1111111105] }),
        .O({\NLW_add_ln84_reg_1286_reg[8]_i_1_O_UNCONNECTED [3],add_ln84_fu_703_p2[8:6]}),
        .S({1'b0,\mul_ln84_reg_1170_reg[-_n_1_1111111103] ,\mul_ln84_reg_1170_reg[-_n_1_1111111104] ,\add_ln84_reg_1286[8]_i_2_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln97_reg_1268[2]_i_1 
       (.I0(\mul_ln97_reg_1162_reg[-_n_1_1111111106] ),
        .I1(vo_0_reg_260[2]),
        .O(add_ln97_fu_641_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln97_reg_1268[5]_i_2 
       (.I0(\mul_ln97_reg_1162_reg[-_n_1_1111111106] ),
        .I1(vo_0_reg_260[5]),
        .O(\add_ln97_reg_1268[5]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln97_reg_1268[5]_i_3 
       (.I0(\mul_ln97_reg_1162_reg[-_n_1_1111111108] ),
        .I1(vo_0_reg_260[3]),
        .O(\add_ln97_reg_1268[5]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln97_reg_1268[5]_i_4 
       (.I0(\mul_ln97_reg_1162_reg[-_n_1_1111111106] ),
        .I1(vo_0_reg_260[2]),
        .O(\add_ln97_reg_1268[5]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln97_reg_1268[8]_i_2 
       (.I0(\mul_ln97_reg_1162_reg[-_n_1_1111111105] ),
        .I1(vo_0_reg_260[6]),
        .O(\add_ln97_reg_1268[8]_i_2_n_1 ));
  FDRE \add_ln97_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(vo_0_reg_260[0]),
        .Q(add_ln97_reg_1268[0]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(vo_0_reg_260[1]),
        .Q(add_ln97_reg_1268[1]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[2]),
        .Q(add_ln97_reg_1268[2]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[3]),
        .Q(add_ln97_reg_1268[3]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[4]),
        .Q(add_ln97_reg_1268[4]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[5]),
        .Q(add_ln97_reg_1268[5]),
        .R(1'b0));
  CARRY4 \add_ln97_reg_1268_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln97_reg_1268_reg[5]_i_1_n_1 ,\add_ln97_reg_1268_reg[5]_i_1_n_2 ,\add_ln97_reg_1268_reg[5]_i_1_n_3 ,\add_ln97_reg_1268_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\mul_ln97_reg_1162_reg[-_n_1_1111111106] ,1'b0,\mul_ln97_reg_1162_reg[-_n_1_1111111108] ,\mul_ln97_reg_1162_reg[-_n_1_1111111106] }),
        .O({add_ln97_fu_641_p2[5:3],\NLW_add_ln97_reg_1268_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln97_reg_1268[5]_i_2_n_1 ,vo_0_reg_260[4],\add_ln97_reg_1268[5]_i_3_n_1 ,\add_ln97_reg_1268[5]_i_4_n_1 }));
  FDRE \add_ln97_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[6]),
        .Q(add_ln97_reg_1268[6]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[7]),
        .Q(add_ln97_reg_1268[7]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .D(add_ln97_fu_641_p2[8]),
        .Q(add_ln97_reg_1268[8]),
        .R(1'b0));
  CARRY4 \add_ln97_reg_1268_reg[8]_i_1 
       (.CI(\add_ln97_reg_1268_reg[5]_i_1_n_1 ),
        .CO({\NLW_add_ln97_reg_1268_reg[8]_i_1_CO_UNCONNECTED [3:2],\add_ln97_reg_1268_reg[8]_i_1_n_3 ,\add_ln97_reg_1268_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln97_reg_1162_reg[-_n_1_1111111105] }),
        .O({\NLW_add_ln97_reg_1268_reg[8]_i_1_O_UNCONNECTED [3],add_ln97_fu_641_p2[8:6]}),
        .S({1'b0,\mul_ln97_reg_1162_reg[-_n_1_1111111103] ,\mul_ln97_reg_1162_reg[-_n_1_1111111104] ,\add_ln97_reg_1268[8]_i_2_n_1 }));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__28 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[10]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_1__4 
       (.I0(ap_CS_fsm_state10),
        .I1(\ap_CS_fsm[10]_i_2__3_n_1 ),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[10]_i_2__3 
       (.I0(ap_CS_fsm_state10),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[6]),
        .I3(vo4_0_reg_304[3]),
        .I4(\ap_CS_fsm[10]_i_3__3_n_1 ),
        .O(\ap_CS_fsm[10]_i_2__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[10]_i_3__3 
       (.I0(vo4_0_reg_304[1]),
        .I1(vo4_0_reg_304[0]),
        .I2(vo4_0_reg_304[5]),
        .I3(vo4_0_reg_304[4]),
        .O(\ap_CS_fsm[10]_i_3__3_n_1 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[5]),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(Q[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[12]_i_1__1 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm[12]_i_2__1_n_1 ),
        .O(ap_NS_fsm[12]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[12]_i_2__1 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[6]),
        .I2(vi3_0_reg_316[5]),
        .I3(vi3_0_reg_316[3]),
        .I4(\ap_CS_fsm[12]_i_3__1_n_1 ),
        .O(\ap_CS_fsm[12]_i_2__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[12]_i_3__1 
       (.I0(vi3_0_reg_316[1]),
        .I1(vi3_0_reg_316[0]),
        .I2(ap_CS_fsm_state12),
        .I3(vi3_0_reg_316[4]),
        .O(\ap_CS_fsm[12]_i_3__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[14]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1__3 
       (.I0(ap_CS_fsm_state14),
        .I1(\ap_CS_fsm[14]_i_2__2_n_1 ),
        .O(ap_NS_fsm[14]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[14]_i_2__2 
       (.I0(ap_CS_fsm_state14),
        .I1(be2_0_reg_328[2]),
        .I2(be2_0_reg_328[6]),
        .I3(be2_0_reg_328[3]),
        .I4(\ap_CS_fsm[14]_i_3__2_n_1 ),
        .O(\ap_CS_fsm[14]_i_2__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[14]_i_3__2 
       (.I0(be2_0_reg_328[1]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[5]),
        .I3(be2_0_reg_328[4]),
        .O(\ap_CS_fsm[14]_i_3__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_1__5 
       (.I0(ap_CS_fsm_state16),
        .I1(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .O(ap_NS_fsm[16]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[16]_i_2__3 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[5]),
        .I2(bk1_0_reg_340[3]),
        .I3(bk1_0_reg_340[4]),
        .I4(\ap_CS_fsm[16]_i_3__3_n_1 ),
        .O(\ap_CS_fsm[16]_i_2__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[16]_i_3__3 
       (.I0(bk1_0_reg_340[6]),
        .I1(ap_CS_fsm_state16),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[0]),
        .O(\ap_CS_fsm[16]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \ap_CS_fsm[17]_i_1__1 
       (.I0(\ap_CS_fsm[17]_i_2__1_n_1 ),
        .I1(available_spaces_bk[0]),
        .I2(available_spaces_bk[2]),
        .I3(available_spaces_bk[1]),
        .I4(\ap_CS_fsm[17]_i_3__1_n_1 ),
        .I5(\ap_CS_fsm[17]_i_4__1_n_1 ),
        .O(ap_NS_fsm[17]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_2__1 
       (.I0(\p_0_reg_352[1]_i_2_n_1 ),
        .I1(\p_0_reg_352[1]_i_3_n_1 ),
        .O(\ap_CS_fsm[17]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h5554FFFFFFFFFFFF)) 
    \ap_CS_fsm[17]_i_3__1 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .O(\ap_CS_fsm[17]_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \ap_CS_fsm[17]_i_4__1 
       (.I0(\ap_CS_fsm[17]_i_5__1_n_1 ),
        .I1(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .I2(\ap_CS_fsm[17]_i_6__1_n_1 ),
        .I3(\ap_CS_fsm[17]_i_7__0_n_1 ),
        .I4(\ap_CS_fsm[17]_i_8__0_n_1 ),
        .O(\ap_CS_fsm[17]_i_4__1_n_1 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \ap_CS_fsm[17]_i_5__1 
       (.I0(\ap_CS_fsm[8]_i_2__2_n_1 ),
        .I1(bk_0_reg_293[5]),
        .I2(bk_0_reg_293[4]),
        .I3(bk_0_reg_293[2]),
        .I4(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[17]_i_5__1_n_1 ));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    \ap_CS_fsm[17]_i_6__1 
       (.I0(\available_spaces_be[2]_i_6_n_1 ),
        .I1(\ap_CS_fsm[17]_i_9__0_n_1 ),
        .I2(be2_0_reg_328[6]),
        .I3(be2_0_reg_328[0]),
        .I4(be2_0_reg_328[1]),
        .I5(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[17]_i_6__1_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[17]_i_7__0 
       (.I0(\write_pointer_vo[1]_i_5_n_1 ),
        .I1(\ap_CS_fsm[10]_i_2__3_n_1 ),
        .O(\ap_CS_fsm[17]_i_7__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[17]_i_8__0 
       (.I0(\write_pointer_vi[1]_i_5_n_1 ),
        .I1(\ap_CS_fsm[12]_i_2__1_n_1 ),
        .O(\ap_CS_fsm[17]_i_8__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[17]_i_9__0 
       (.I0(be2_0_reg_328[5]),
        .I1(be2_0_reg_328[2]),
        .I2(be2_0_reg_328[4]),
        .I3(be2_0_reg_328[3]),
        .O(\ap_CS_fsm[17]_i_9__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__22 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_NS_fsm131_out),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_1 ),
        .I1(vo_0_reg_260[5]),
        .I2(vo_0_reg_260[3]),
        .I3(vo_0_reg_260[2]),
        .I4(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(vo_0_reg_260[1]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[6]),
        .I3(vo_0_reg_260[4]),
        .O(\ap_CS_fsm[2]_i_2__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_NS_fsm134_out),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_1 ),
        .I1(vi_0_reg_271[5]),
        .I2(vi_0_reg_271[4]),
        .I3(vi_0_reg_271[2]),
        .I4(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(vi_0_reg_271[1]),
        .I1(vi_0_reg_271[0]),
        .I2(vi_0_reg_271[6]),
        .I3(vi_0_reg_271[3]),
        .O(\ap_CS_fsm[4]_i_2__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFFFF00FE)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(available_spaces_be[0]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[1]),
        .I3(\ap_CS_fsm[5]_i_2__1_n_1 ),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(Q[8]),
        .I3(Q[6]),
        .O(\ap_CS_fsm[5]_i_2__1_n_1 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(\ap_CS_fsm[6]_i_2__1_n_1 ),
        .I1(be_0_reg_282[5]),
        .I2(be_0_reg_282[4]),
        .I3(be_0_reg_282[2]),
        .I4(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[6]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[6]_i_2__1 
       (.I0(be_0_reg_282[1]),
        .I1(be_0_reg_282[0]),
        .I2(be_0_reg_282[6]),
        .I3(be_0_reg_282[3]),
        .O(\ap_CS_fsm[6]_i_2__1_n_1 ));
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(Q[1]),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF00FE)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(available_spaces_bk[0]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[1]),
        .I3(\ap_CS_fsm[17]_i_3__1_n_1 ),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[8]_i_1__4 
       (.I0(\ap_CS_fsm[8]_i_2__2_n_1 ),
        .I1(bk_0_reg_293[5]),
        .I2(bk_0_reg_293[4]),
        .I3(bk_0_reg_293[2]),
        .I4(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[8]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[8]_i_2__2 
       (.I0(bk_0_reg_293[1]),
        .I1(bk_0_reg_293[0]),
        .I2(bk_0_reg_293[6]),
        .I3(bk_0_reg_293[3]),
        .O(\ap_CS_fsm[8]_i_2__2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__8_n_1 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__5_n_1 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__4_n_1 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[8]_i_1__4_n_1 ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[0]_i_1__3 
       (.I0(\p_0_reg_352_reg_n_1_[0] ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(ap_return_preg[0]),
        .O(\ap_return_preg[0]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[1]_i_1 
       (.I0(\p_0_reg_352_reg_n_1_[1] ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(ap_return_preg[1]),
        .O(\ap_return_preg[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[2]_i_1 
       (.I0(\p_0_reg_352_reg_n_1_[3] ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(ap_return_preg[2]),
        .O(\ap_return_preg[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[3]_i_1 
       (.I0(\p_0_reg_352_reg_n_1_[3] ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I2(ap_return_preg[3]),
        .O(\ap_return_preg[3]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_preg[0]_i_1__3_n_1 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_preg[1]_i_1_n_1 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_preg[2]_i_1_n_1 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_preg[3]_i_1_n_1 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \available_spaces_be[0]_i_1 
       (.I0(available_spaces_be_s_reg_1114[0]),
        .I1(\available_spaces_be[0]_i_2_n_1 ),
        .I2(\ap_CS_fsm_reg[10]_1 ),
        .I3(\available_spaces_be_reg[0]_0 ),
        .I4(\available_spaces_be_reg[0] ),
        .I5(available_spaces_be[0]),
        .O(\available_spaces_be_s_reg_1114_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \available_spaces_be[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm[17]_i_6__1_n_1 ),
        .O(\available_spaces_be[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_be[1]_i_1 
       (.I0(\available_spaces_be[1]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_1 ),
        .I2(\available_spaces_be_reg[1]_0 ),
        .I3(\available_spaces_be_reg[0] ),
        .I4(available_spaces_be[1]),
        .O(\available_spaces_be_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    \available_spaces_be[1]_i_2 
       (.I0(\available_spaces_be[0]_i_2_n_1 ),
        .I1(available_spaces_be_s_reg_1114[1]),
        .I2(available_spaces_be_s_reg_1114[0]),
        .I3(\ap_CS_fsm[14]_i_2__2_n_1 ),
        .O(\available_spaces_be[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_be[2]_i_1 
       (.I0(\available_spaces_be[2]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_1 ),
        .I2(\available_spaces_be_reg[2]_0 ),
        .I3(\available_spaces_be_reg[0] ),
        .I4(available_spaces_be[2]),
        .O(\available_spaces_be_reg[2] ));
  LUT6 #(
    .INIT(64'hBFFEEAABAEEEEAAA)) 
    \available_spaces_be[2]_i_2 
       (.I0(\available_spaces_be[0]_i_2_n_1 ),
        .I1(\ap_CS_fsm[14]_i_2__2_n_1 ),
        .I2(available_spaces_be_s_reg_1114[1]),
        .I3(available_spaces_be_s_reg_1114[0]),
        .I4(available_spaces_be_s_reg_1114[2]),
        .I5(\available_spaces_be[2]_i_6_n_1 ),
        .O(\available_spaces_be[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \available_spaces_be[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(ram_reg_2),
        .I5(\ap_CS_fsm[17]_i_6__1_n_1 ),
        .O(\ap_CS_fsm_reg[10]_1 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \available_spaces_be[2]_i_6 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2__1_n_1 ),
        .I2(be_0_reg_282[5]),
        .I3(be_0_reg_282[4]),
        .I4(be_0_reg_282[2]),
        .O(\available_spaces_be[2]_i_6_n_1 ));
  FDRE \available_spaces_be_s_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[0]),
        .Q(available_spaces_be_s_reg_1114[0]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[1]),
        .Q(available_spaces_be_s_reg_1114[1]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[2]),
        .Q(available_spaces_be_s_reg_1114[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888BFFFF888B0000)) 
    \available_spaces_bk[0]_i_1 
       (.I0(\available_spaces_bk_reg[0] ),
        .I1(\ap_CS_fsm_reg[10]_0 ),
        .I2(available_spaces_bk_s_reg_1103[0]),
        .I3(\available_spaces_bk[0]_i_3_n_1 ),
        .I4(\available_spaces_bk_reg[0]_0 ),
        .I5(available_spaces_bk[0]),
        .O(\available_spaces_bk_s_reg_1103_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h222222222222222F)) 
    \available_spaces_bk[0]_i_3 
       (.I0(\ap_CS_fsm[17]_i_5__1_n_1 ),
        .I1(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\available_spaces_bk[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h8BB8B88B)) 
    \available_spaces_bk[1]_i_3 
       (.I0(available_spaces_bk[1]),
        .I1(\available_spaces_bk[0]_i_3_n_1 ),
        .I2(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .I3(available_spaces_bk_s_reg_1103[0]),
        .I4(available_spaces_bk_s_reg_1103[1]),
        .O(\available_spaces_bk_reg[1] ));
  LUT2 #(
    .INIT(4'h1)) 
    \available_spaces_bk[2]_i_3 
       (.I0(\write_pointer_bk[1]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_5 ),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h1444144400004441)) 
    \available_spaces_bk[2]_i_4 
       (.I0(ram_reg_3),
        .I1(available_spaces_bk_s_reg_1103[2]),
        .I2(available_spaces_bk_s_reg_1103[0]),
        .I3(available_spaces_bk_s_reg_1103[1]),
        .I4(\ap_CS_fsm[17]_i_5__1_n_1 ),
        .I5(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .O(\available_spaces_bk_s_reg_1103_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \available_spaces_bk_s_reg_1103[2]_i_1__1 
       (.I0(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(p_57_in));
  FDRE \available_spaces_bk_s_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[0]),
        .Q(available_spaces_bk_s_reg_1103[0]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[1]),
        .Q(available_spaces_bk_s_reg_1103[1]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[2]),
        .Q(available_spaces_bk_s_reg_1103[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1F10FFFF1F100000)) 
    \available_spaces_vi[0]_i_1 
       (.I0(available_spaces_vi_s_reg_1125[0]),
        .I1(\available_spaces_vi[0]_i_2_n_1 ),
        .I2(\ap_CS_fsm_reg[10]_2 ),
        .I3(\available_spaces_vi_reg[0] ),
        .I4(\available_spaces_vi_reg[2]_0 ),
        .I5(available_spaces_vi[0]),
        .O(\available_spaces_vi_s_reg_1125_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \available_spaces_vi[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm[17]_i_8__0_n_1 ),
        .O(\available_spaces_vi[0]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \available_spaces_vi[1]_i_1 
       (.I0(\available_spaces_vi[1]_i_2_n_1 ),
        .I1(\available_spaces_vi_reg[2]_0 ),
        .I2(available_spaces_vi[1]),
        .O(\available_spaces_vi_reg[1] ));
  LUT6 #(
    .INIT(64'h0069FFFF00690000)) 
    \available_spaces_vi[1]_i_2 
       (.I0(available_spaces_vi_s_reg_1125[0]),
        .I1(available_spaces_vi_s_reg_1125[1]),
        .I2(\ap_CS_fsm[12]_i_2__1_n_1 ),
        .I3(\available_spaces_vi[0]_i_2_n_1 ),
        .I4(\ap_CS_fsm_reg[10]_2 ),
        .I5(\available_spaces_vi_reg[1]_0 ),
        .O(\available_spaces_vi[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_vi[2]_i_1 
       (.I0(\available_spaces_vi[2]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_2 ),
        .I2(\available_spaces_vi_reg[2]_1 ),
        .I3(\available_spaces_vi_reg[2]_0 ),
        .I4(available_spaces_vi[2]),
        .O(\available_spaces_vi_reg[2] ));
  LUT5 #(
    .INIT(32'h00007E81)) 
    \available_spaces_vi[2]_i_2 
       (.I0(\ap_CS_fsm[12]_i_2__1_n_1 ),
        .I1(available_spaces_vi_s_reg_1125[1]),
        .I2(available_spaces_vi_s_reg_1125[0]),
        .I3(available_spaces_vi_s_reg_1125[2]),
        .I4(\available_spaces_vi[0]_i_2_n_1 ),
        .O(\available_spaces_vi[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \available_spaces_vi[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(ram_reg_2),
        .I5(\ap_CS_fsm[17]_i_8__0_n_1 ),
        .O(\ap_CS_fsm_reg[10]_2 ));
  FDRE \available_spaces_vi_s_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[0]),
        .Q(available_spaces_vi_s_reg_1125[0]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[1]),
        .Q(available_spaces_vi_s_reg_1125[1]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[2]),
        .Q(available_spaces_vi_s_reg_1125[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F70FFFF7F700000)) 
    \available_spaces_vo[0]_i_1 
       (.I0(available_spaces_vo_s_reg_1136[0]),
        .I1(\available_spaces_vo[0]_i_2_n_1 ),
        .I2(\ap_CS_fsm_reg[10]_3 ),
        .I3(\available_spaces_vo_reg[0] ),
        .I4(\available_spaces_vo_reg[2]_0 ),
        .I5(available_spaces_vo[0]),
        .O(\available_spaces_vo_s_reg_1136_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \available_spaces_vo[0]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm[17]_i_7__0_n_1 ),
        .O(\available_spaces_vo[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_vo[1]_i_1 
       (.I0(\available_spaces_vo[1]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_3 ),
        .I2(\available_spaces_vo_reg[1]_0 ),
        .I3(\available_spaces_vo_reg[2]_0 ),
        .I4(available_spaces_vo[1]),
        .O(\available_spaces_vo_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h2882)) 
    \available_spaces_vo[1]_i_2 
       (.I0(\available_spaces_vo[0]_i_2_n_1 ),
        .I1(available_spaces_vo_s_reg_1136[1]),
        .I2(available_spaces_vo_s_reg_1136[0]),
        .I3(\ap_CS_fsm[10]_i_2__3_n_1 ),
        .O(\available_spaces_vo[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \available_spaces_vo[2]_i_1 
       (.I0(\available_spaces_vo[2]_i_2_n_1 ),
        .I1(\ap_CS_fsm_reg[10]_3 ),
        .I2(\available_spaces_vo_reg[2]_1 ),
        .I3(\available_spaces_vo_reg[2]_0 ),
        .I4(available_spaces_vo[2]),
        .O(\available_spaces_vo_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h2AA88002)) 
    \available_spaces_vo[2]_i_2 
       (.I0(\available_spaces_vo[0]_i_2_n_1 ),
        .I1(\ap_CS_fsm[10]_i_2__3_n_1 ),
        .I2(available_spaces_vo_s_reg_1136[1]),
        .I3(available_spaces_vo_s_reg_1136[0]),
        .I4(available_spaces_vo_s_reg_1136[2]),
        .O(\available_spaces_vo[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \available_spaces_vo[2]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[8]),
        .I3(Q[6]),
        .I4(ram_reg_2),
        .I5(\ap_CS_fsm[17]_i_7__0_n_1 ),
        .O(\ap_CS_fsm_reg[10]_3 ));
  FDRE \available_spaces_vo_s_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[0]),
        .Q(available_spaces_vo_s_reg_1136[0]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[1]),
        .Q(available_spaces_vo_s_reg_1136[1]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[2]),
        .Q(available_spaces_vo_s_reg_1136[2]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[0]),
        .Q(be2_0_reg_328[0]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[1]),
        .Q(be2_0_reg_328[1]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[2]),
        .Q(be2_0_reg_328[2]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[3]),
        .Q(be2_0_reg_328[3]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[4]),
        .Q(be2_0_reg_328[4]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[5]),
        .Q(be2_0_reg_328[5]),
        .R(1'b0));
  FDRE \be2_0_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[6]),
        .Q(be2_0_reg_328[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \be_0_reg_282[6]_i_1 
       (.I0(available_spaces_be[0]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[1]),
        .I3(\ap_CS_fsm[5]_i_2__1_n_1 ),
        .O(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[0]),
        .Q(be_0_reg_282[0]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[1]),
        .Q(be_0_reg_282[1]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[2]),
        .Q(be_0_reg_282[2]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[3]),
        .Q(be_0_reg_282[3]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[4]),
        .Q(be_0_reg_282[4]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[5]),
        .Q(be_0_reg_282[5]),
        .R(ap_NS_fsm137_out));
  FDRE \be_0_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[6]),
        .Q(be_0_reg_282[6]),
        .R(ap_NS_fsm137_out));
  LUT1 #(
    .INIT(2'h1)) 
    \be_1_reg_1294[0]_i_1__1 
       (.I0(be_0_reg_282[0]),
        .O(be_1_fu_754_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_1_reg_1294[1]_i_1__1 
       (.I0(be_0_reg_282[0]),
        .I1(be_0_reg_282[1]),
        .O(be_1_fu_754_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[2]_i_1 
       (.I0(be_0_reg_282[2]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .O(be_1_fu_754_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_1_reg_1294[3]_i_1__1 
       (.I0(be_0_reg_282[3]),
        .I1(be_0_reg_282[2]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[1]),
        .O(be_1_fu_754_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \be_1_reg_1294[4]_i_1__1 
       (.I0(be_0_reg_282[4]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[2]),
        .I4(be_0_reg_282[3]),
        .O(be_1_fu_754_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_1_reg_1294[5]_i_1__1 
       (.I0(be_0_reg_282[5]),
        .I1(be_0_reg_282[3]),
        .I2(be_0_reg_282[2]),
        .I3(be_0_reg_282[0]),
        .I4(be_0_reg_282[1]),
        .I5(be_0_reg_282[4]),
        .O(be_1_fu_754_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[6]_i_1__1 
       (.I0(be_0_reg_282[6]),
        .I1(\be_1_reg_1294[6]_i_2__1_n_1 ),
        .I2(be_0_reg_282[5]),
        .O(be_1_fu_754_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \be_1_reg_1294[6]_i_2__1 
       (.I0(be_0_reg_282[4]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[2]),
        .I4(be_0_reg_282[3]),
        .O(\be_1_reg_1294[6]_i_2__1_n_1 ));
  FDRE \be_1_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[0]),
        .Q(be_1_reg_1294[0]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[1]),
        .Q(be_1_reg_1294[1]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[2]),
        .Q(be_1_reg_1294[2]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[3]),
        .Q(be_1_reg_1294[3]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[4]),
        .Q(be_1_reg_1294[4]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[5]),
        .Q(be_1_reg_1294[5]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[6]),
        .Q(be_1_reg_1294[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \be_reg_1356[0]_i_1__1 
       (.I0(be2_0_reg_328[0]),
        .O(be_fu_994_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_reg_1356[1]_i_1__1 
       (.I0(be2_0_reg_328[0]),
        .I1(be2_0_reg_328[1]),
        .O(be_fu_994_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_reg_1356[2]_i_1__1 
       (.I0(be2_0_reg_328[2]),
        .I1(be2_0_reg_328[1]),
        .I2(be2_0_reg_328[0]),
        .O(be_fu_994_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_reg_1356[3]_i_1__1 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[2]),
        .O(be_fu_994_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \be_reg_1356[4]_i_1__1 
       (.I0(be2_0_reg_328[4]),
        .I1(be2_0_reg_328[2]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[0]),
        .I4(be2_0_reg_328[3]),
        .O(be_fu_994_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_reg_1356[5]_i_1__1 
       (.I0(be2_0_reg_328[5]),
        .I1(be2_0_reg_328[3]),
        .I2(be2_0_reg_328[0]),
        .I3(be2_0_reg_328[1]),
        .I4(be2_0_reg_328[2]),
        .I5(be2_0_reg_328[4]),
        .O(be_fu_994_p2[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_reg_1356[6]_i_1__1 
       (.I0(be2_0_reg_328[6]),
        .I1(be2_0_reg_328[4]),
        .I2(be2_0_reg_328[5]),
        .I3(\be_reg_1356[6]_i_2__1_n_1 ),
        .O(be_fu_994_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \be_reg_1356[6]_i_2__1 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[2]),
        .O(\be_reg_1356[6]_i_2__1_n_1 ));
  FDRE \be_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[0]),
        .Q(be_reg_1356[0]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[1]),
        .Q(be_reg_1356[1]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[2]),
        .Q(be_reg_1356[2]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[3]),
        .Q(be_reg_1356[3]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[4]),
        .Q(be_reg_1356[4]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[5]),
        .Q(be_reg_1356[5]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[6]),
        .Q(be_reg_1356[6]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[0]),
        .Q(bk1_0_reg_340[0]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[1]),
        .Q(bk1_0_reg_340[1]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[2]),
        .Q(bk1_0_reg_340[2]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[3]),
        .Q(bk1_0_reg_340[3]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[4]),
        .Q(bk1_0_reg_340[4]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[5]),
        .Q(bk1_0_reg_340[5]),
        .R(1'b0));
  FDRE \bk1_0_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[6]),
        .Q(bk1_0_reg_340[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \bk_0_reg_293[6]_i_1 
       (.I0(available_spaces_bk[0]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[1]),
        .I3(\ap_CS_fsm[17]_i_3__1_n_1 ),
        .O(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[0]),
        .Q(bk_0_reg_293[0]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[1]),
        .Q(bk_0_reg_293[1]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[2]),
        .Q(bk_0_reg_293[2]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[3]),
        .Q(bk_0_reg_293[3]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[4]),
        .Q(bk_0_reg_293[4]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[5]),
        .Q(bk_0_reg_293[5]),
        .R(ap_NS_fsm140_out));
  FDRE \bk_0_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[6]),
        .Q(bk_0_reg_293[6]),
        .R(ap_NS_fsm140_out));
  LUT1 #(
    .INIT(2'h1)) 
    \bk_1_reg_1312[0]_i_1__1 
       (.I0(bk_0_reg_293[0]),
        .O(bk_1_fu_816_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_1_reg_1312[1]_i_1__1 
       (.I0(bk_0_reg_293[0]),
        .I1(bk_0_reg_293[1]),
        .O(bk_1_fu_816_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[2]_i_1 
       (.I0(bk_0_reg_293[2]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .O(bk_1_fu_816_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_1_reg_1312[3]_i_1__1 
       (.I0(bk_0_reg_293[3]),
        .I1(bk_0_reg_293[2]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[1]),
        .O(bk_1_fu_816_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bk_1_reg_1312[4]_i_1__1 
       (.I0(bk_0_reg_293[4]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[2]),
        .I4(bk_0_reg_293[3]),
        .O(bk_1_fu_816_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_1_reg_1312[5]_i_1__1 
       (.I0(bk_0_reg_293[5]),
        .I1(bk_0_reg_293[3]),
        .I2(bk_0_reg_293[2]),
        .I3(bk_0_reg_293[0]),
        .I4(bk_0_reg_293[1]),
        .I5(bk_0_reg_293[4]),
        .O(bk_1_fu_816_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[6]_i_1__1 
       (.I0(bk_0_reg_293[6]),
        .I1(\bk_1_reg_1312[6]_i_2__1_n_1 ),
        .I2(bk_0_reg_293[5]),
        .O(bk_1_fu_816_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_1_reg_1312[6]_i_2__1 
       (.I0(bk_0_reg_293[4]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[2]),
        .I4(bk_0_reg_293[3]),
        .O(\bk_1_reg_1312[6]_i_2__1_n_1 ));
  FDRE \bk_1_reg_1312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[0]),
        .Q(bk_1_reg_1312[0]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[1]),
        .Q(bk_1_reg_1312[1]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[2]),
        .Q(bk_1_reg_1312[2]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[3]),
        .Q(bk_1_reg_1312[3]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[4]),
        .Q(bk_1_reg_1312[4]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[5]),
        .Q(bk_1_reg_1312[5]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[6]),
        .Q(bk_1_reg_1312[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \bk_reg_1369[0]_i_1__1 
       (.I0(bk1_0_reg_340[0]),
        .O(bk_fu_1057_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_reg_1369[1]_i_1__1 
       (.I0(bk1_0_reg_340[0]),
        .I1(bk1_0_reg_340[1]),
        .O(bk_fu_1057_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[2]_i_1__1 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[1]),
        .I2(bk1_0_reg_340[0]),
        .O(bk_fu_1057_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_reg_1369[3]_i_1__1 
       (.I0(bk1_0_reg_340[3]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[2]),
        .O(bk_fu_1057_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bk_reg_1369[4]_i_1__1 
       (.I0(bk1_0_reg_340[4]),
        .I1(bk1_0_reg_340[2]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[0]),
        .I4(bk1_0_reg_340[3]),
        .O(bk_fu_1057_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_reg_1369[5]_i_1__1 
       (.I0(bk1_0_reg_340[5]),
        .I1(bk1_0_reg_340[3]),
        .I2(bk1_0_reg_340[0]),
        .I3(bk1_0_reg_340[1]),
        .I4(bk1_0_reg_340[2]),
        .I5(bk1_0_reg_340[4]),
        .O(bk_fu_1057_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[6]_i_1__1 
       (.I0(bk1_0_reg_340[6]),
        .I1(\bk_reg_1369[6]_i_2__1_n_1 ),
        .I2(bk1_0_reg_340[5]),
        .O(bk_fu_1057_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_reg_1369[6]_i_2__1 
       (.I0(bk1_0_reg_340[4]),
        .I1(bk1_0_reg_340[2]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[0]),
        .I4(bk1_0_reg_340[3]),
        .O(\bk_reg_1369[6]_i_2__1_n_1 ));
  FDRE \bk_reg_1369_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[0]),
        .Q(bk_reg_1369[0]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[1]),
        .Q(bk_reg_1369[1]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[2]),
        .Q(bk_reg_1369[2]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[3]),
        .Q(bk_reg_1369[3]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[4]),
        .Q(bk_reg_1369[4]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[5]),
        .Q(bk_reg_1369[5]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[6]),
        .Q(bk_reg_1369[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_enqueue_dequeue_fram_fu_257_ap_start_reg_i_1
       (.I0(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[7]),
        .I5(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .O(\ap_CS_fsm_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h2F22)) 
    grp_random_int_gen_fu_295_ap_start_reg_i_1
       (.I0(grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1),
        .I1(medium_state),
        .I2(grp_random_int_gen_fu_295_ap_start_reg_reg),
        .I3(grp_random_int_gen_fu_295_ap_start_reg),
        .O(\medium_state[0]_2 ));
  LUT6 #(
    .INIT(64'h0F0F00000F0E0000)) 
    grp_random_int_gen_fu_295_ap_start_reg_i_2
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg[17]_0 ),
        .I3(Q[2]),
        .I4(grp_fu_336_p2),
        .I5(Q[4]),
        .O(grp_random_int_gen_fu_295_ap_start_reg_i_2_n_1));
  LUT6 #(
    .INIT(64'hFFAEAAAA00A2AAAA)) 
    \icmp_ln43_reg_731[0]_i_1 
       (.I0(icmp_ln43_reg_731),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I4(Q[8]),
        .I5(grp_fu_336_p2),
        .O(\icmp_ln43_reg_731_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \icmp_ln56_reg_718[0]_i_1 
       (.I0(grp_fu_336_p2),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I4(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I5(icmp_ln56_reg_718),
        .O(\ap_CS_fsm_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hFFAEAAAA00A2AAAA)) 
    \icmp_ln69_reg_705[0]_i_1 
       (.I0(icmp_ln69_reg_705),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I4(Q[4]),
        .I5(grp_fu_336_p2),
        .O(\icmp_ln69_reg_705_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBBFFBF88880080)) 
    \icmp_ln82_reg_697[0]_i_1 
       (.I0(grp_fu_336_p2),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I4(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I5(icmp_ln82_reg_697),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \medium_state_read_1_reg_722[0]_i_1 
       (.I0(medium_state),
        .I1(\ap_CS_fsm_reg[17]_0 ),
        .I2(Q[6]),
        .I3(grp_fu_336_p2),
        .I4(\medium_state_read_1_reg_722_reg[0] ),
        .O(medium_state_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \medium_state_read_1_reg_722[0]_i_2 
       (.I0(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\ap_CS_fsm_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h8A808080)) 
    \medium_state_read_1_reg_722[0]_i_3 
       (.I0(\medium_state_read_1_reg_722[0]_i_4_n_1 ),
        .I1(\p_0_reg_352_reg_n_1_[3] ),
        .I2(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I3(ap_return_preg[3]),
        .I4(ap_return_preg[2]),
        .O(grp_fu_336_p2));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    \medium_state_read_1_reg_722[0]_i_4 
       (.I0(ap_return_preg[1]),
        .I1(\p_0_reg_352_reg_n_1_[1] ),
        .I2(ap_return_preg[0]),
        .I3(grp_enqueue_dequeue_fram_fu_257_ap_ready),
        .I4(\p_0_reg_352_reg_n_1_[0] ),
        .O(\medium_state_read_1_reg_722[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \medium_state_read_2_reg_709[0]_i_1 
       (.I0(\medium_state_read_2_reg_709_reg[0]_0 ),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg[17]_0 ),
        .I3(grp_fu_336_p2),
        .I4(medium_state),
        .O(\medium_state_read_2_reg_709_reg[0] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \medium_state_read_3_reg_701[0]_i_1 
       (.I0(medium_state),
        .I1(\ap_CS_fsm_reg[17]_0 ),
        .I2(Q[2]),
        .I3(grp_fu_336_p2),
        .I4(\medium_state_read_3_reg_701_reg[0] ),
        .O(\medium_state[0]_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \medium_state_read_reg_735[0]_i_1 
       (.I0(medium_state),
        .I1(grp_fu_336_p2),
        .I2(Q[8]),
        .I3(\ap_CS_fsm_reg[17]_0 ),
        .I4(\medium_state_read_reg_735_reg[0] ),
        .O(\medium_state[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln58_reg_1186[-1111111103]_i_1 
       (.I0(write_pointer_bk[0]),
        .I1(write_pointer_bk[1]),
        .O(\mul_ln58_reg_1186[-1111111103]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln58_reg_1186[-1111111104]_i_1 
       (.I0(write_pointer_bk[1]),
        .I1(write_pointer_bk[0]),
        .O(\mul_ln58_reg_1186[-1111111104]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln58_reg_1186[-1111111105]_i_1 
       (.I0(write_pointer_bk[0]),
        .I1(write_pointer_bk[1]),
        .O(\mul_ln58_reg_1186[-1111111105]_i_1_n_1 ));
  FDRE \mul_ln58_reg_1186_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(\mul_ln58_reg_1186[-1111111103]_i_1_n_1 ),
        .Q(\mul_ln58_reg_1186_reg[-_n_1_1111111103] ),
        .R(1'b0));
  FDRE \mul_ln58_reg_1186_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(\mul_ln58_reg_1186[-1111111104]_i_1_n_1 ),
        .Q(\mul_ln58_reg_1186_reg[-_n_1_1111111104] ),
        .R(1'b0));
  FDRE \mul_ln58_reg_1186_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(\mul_ln58_reg_1186[-1111111105]_i_1_n_1 ),
        .Q(\mul_ln58_reg_1186_reg[-_n_1_1111111105] ),
        .R(1'b0));
  FDRE \mul_ln58_reg_1186_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(write_pointer_bk[0]),
        .Q(\mul_ln58_reg_1186_reg[-_n_1_1111111106] ),
        .R(1'b0));
  FDRE \mul_ln58_reg_1186_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm140_out),
        .D(write_pointer_bk[1]),
        .Q(\mul_ln58_reg_1186_reg[-_n_1_1111111108] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln71_reg_1178[-1111111103]_i_1 
       (.I0(write_pointer_be[0]),
        .I1(write_pointer_be[1]),
        .O(\mul_ln71_reg_1178[-1111111103]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln71_reg_1178[-1111111104]_i_1 
       (.I0(write_pointer_be[1]),
        .I1(write_pointer_be[0]),
        .O(\mul_ln71_reg_1178[-1111111104]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln71_reg_1178[-1111111105]_i_1 
       (.I0(write_pointer_be[0]),
        .I1(write_pointer_be[1]),
        .O(\mul_ln71_reg_1178[-1111111105]_i_1_n_1 ));
  FDRE \mul_ln71_reg_1178_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(\mul_ln71_reg_1178[-1111111103]_i_1_n_1 ),
        .Q(\mul_ln71_reg_1178_reg[-_n_1_1111111103] ),
        .R(1'b0));
  FDRE \mul_ln71_reg_1178_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(\mul_ln71_reg_1178[-1111111104]_i_1_n_1 ),
        .Q(\mul_ln71_reg_1178_reg[-_n_1_1111111104] ),
        .R(1'b0));
  FDRE \mul_ln71_reg_1178_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(\mul_ln71_reg_1178[-1111111105]_i_1_n_1 ),
        .Q(\mul_ln71_reg_1178_reg[-_n_1_1111111105] ),
        .R(1'b0));
  FDRE \mul_ln71_reg_1178_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(write_pointer_be[0]),
        .Q(\mul_ln71_reg_1178_reg[-_n_1_1111111106] ),
        .R(1'b0));
  FDRE \mul_ln71_reg_1178_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(write_pointer_be[1]),
        .Q(\mul_ln71_reg_1178_reg[-_n_1_1111111108] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln84_reg_1170[-1111111103]_i_1 
       (.I0(write_pointer_vi[0]),
        .I1(write_pointer_vi[1]),
        .O(\mul_ln84_reg_1170[-1111111103]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln84_reg_1170[-1111111104]_i_1 
       (.I0(write_pointer_vi[1]),
        .I1(write_pointer_vi[0]),
        .O(\mul_ln84_reg_1170[-1111111104]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln84_reg_1170[-1111111105]_i_1 
       (.I0(write_pointer_vi[0]),
        .I1(write_pointer_vi[1]),
        .O(\mul_ln84_reg_1170[-1111111105]_i_1_n_1 ));
  FDRE \mul_ln84_reg_1170_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(\mul_ln84_reg_1170[-1111111103]_i_1_n_1 ),
        .Q(\mul_ln84_reg_1170_reg[-_n_1_1111111103] ),
        .R(1'b0));
  FDRE \mul_ln84_reg_1170_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(\mul_ln84_reg_1170[-1111111104]_i_1_n_1 ),
        .Q(\mul_ln84_reg_1170_reg[-_n_1_1111111104] ),
        .R(1'b0));
  FDRE \mul_ln84_reg_1170_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(\mul_ln84_reg_1170[-1111111105]_i_1_n_1 ),
        .Q(\mul_ln84_reg_1170_reg[-_n_1_1111111105] ),
        .R(1'b0));
  FDRE \mul_ln84_reg_1170_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(write_pointer_vi[0]),
        .Q(\mul_ln84_reg_1170_reg[-_n_1_1111111106] ),
        .R(1'b0));
  FDRE \mul_ln84_reg_1170_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm134_out),
        .D(write_pointer_vi[1]),
        .Q(\mul_ln84_reg_1170_reg[-_n_1_1111111108] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln97_reg_1162[-1111111103]_i_1 
       (.I0(write_pointer_vo[0]),
        .I1(write_pointer_vo[1]),
        .O(\mul_ln97_reg_1162[-1111111103]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln97_reg_1162[-1111111104]_i_1 
       (.I0(write_pointer_vo[1]),
        .I1(write_pointer_vo[0]),
        .O(\mul_ln97_reg_1162[-1111111104]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln97_reg_1162[-1111111105]_i_1 
       (.I0(write_pointer_vo[0]),
        .I1(write_pointer_vo[1]),
        .O(\mul_ln97_reg_1162[-1111111105]_i_1_n_1 ));
  FDRE \mul_ln97_reg_1162_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm131_out),
        .D(\mul_ln97_reg_1162[-1111111103]_i_1_n_1 ),
        .Q(\mul_ln97_reg_1162_reg[-_n_1_1111111103] ),
        .R(1'b0));
  FDRE \mul_ln97_reg_1162_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm131_out),
        .D(\mul_ln97_reg_1162[-1111111104]_i_1_n_1 ),
        .Q(\mul_ln97_reg_1162_reg[-_n_1_1111111104] ),
        .R(1'b0));
  FDRE \mul_ln97_reg_1162_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm131_out),
        .D(\mul_ln97_reg_1162[-1111111105]_i_1_n_1 ),
        .Q(\mul_ln97_reg_1162_reg[-_n_1_1111111105] ),
        .R(1'b0));
  FDRE \mul_ln97_reg_1162_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm131_out),
        .D(write_pointer_vo[0]),
        .Q(\mul_ln97_reg_1162_reg[-_n_1_1111111106] ),
        .R(1'b0));
  FDRE \mul_ln97_reg_1162_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm131_out),
        .D(write_pointer_vo[1]),
        .Q(\mul_ln97_reg_1162_reg[-_n_1_1111111108] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \p_0_reg_352[0]_i_1 
       (.I0(\p_0_reg_352[0]_i_2_n_1 ),
        .I1(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(\p_0_reg_352[1]_i_3_n_1 ),
        .I4(ap_NS_fsm[17]),
        .I5(\p_0_reg_352_reg_n_1_[0] ),
        .O(\p_0_reg_352[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \p_0_reg_352[0]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .I3(available_spaces_vo[0]),
        .I4(available_spaces_vo[2]),
        .I5(available_spaces_vo[1]),
        .O(\p_0_reg_352[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBABBBBBAAAA)) 
    \p_0_reg_352[1]_i_1 
       (.I0(\p_0_reg_352[1]_i_2_n_1 ),
        .I1(\p_0_reg_352[1]_i_3_n_1 ),
        .I2(\p_0_reg_352[3]_i_2_n_1 ),
        .I3(\ap_CS_fsm[17]_i_3__1_n_1 ),
        .I4(\ap_CS_fsm[17]_i_4__1_n_1 ),
        .I5(\p_0_reg_352_reg_n_1_[1] ),
        .O(\p_0_reg_352[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000200AAAAAAAA)) 
    \p_0_reg_352[1]_i_2 
       (.I0(p_57_in),
        .I1(Q[6]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(\p_0_reg_352[1]_i_4_n_1 ),
        .I5(\p_0_reg_352[0]_i_2_n_1 ),
        .O(\p_0_reg_352[1]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \p_0_reg_352[1]_i_3 
       (.I0(available_spaces_be[0]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[1]),
        .I3(\ap_CS_fsm[5]_i_2__1_n_1 ),
        .O(\p_0_reg_352[1]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_0_reg_352[1]_i_4 
       (.I0(available_spaces_vi[1]),
        .I1(available_spaces_vi[2]),
        .I2(available_spaces_vi[0]),
        .O(\p_0_reg_352[1]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h55515500)) 
    \p_0_reg_352[3]_i_1 
       (.I0(\ap_CS_fsm[17]_i_2__1_n_1 ),
        .I1(\p_0_reg_352[3]_i_2_n_1 ),
        .I2(\ap_CS_fsm[17]_i_3__1_n_1 ),
        .I3(\ap_CS_fsm[17]_i_4__1_n_1 ),
        .I4(\p_0_reg_352_reg_n_1_[3] ),
        .O(\p_0_reg_352[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \p_0_reg_352[3]_i_2 
       (.I0(available_spaces_bk[1]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[0]),
        .O(\p_0_reg_352[3]_i_2_n_1 ));
  FDRE \p_0_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_0_reg_352[0]_i_1_n_1 ),
        .Q(\p_0_reg_352_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \p_0_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_0_reg_352[1]_i_1_n_1 ),
        .Q(\p_0_reg_352_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \p_0_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\p_0_reg_352[3]_i_1_n_1 ),
        .Q(\p_0_reg_352_reg_n_1_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF007F0000007F)) 
    ram_reg_i_1
       (.I0(ram_reg_i_22__0_n_1),
        .I1(ram_reg_i_23__0_n_1),
        .I2(ram_reg_i_24__0_n_1),
        .I3(ram_reg_3),
        .I4(ram_reg_2),
        .I5(ram_reg_4),
        .O(edca_queues_ce0));
  LUT6 #(
    .INIT(64'h660066F0660066FF)) 
    ram_reg_i_100__0
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[6]),
        .I2(add_ln58_reg_1322[6]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_100__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF6A00FFFF)) 
    ram_reg_i_101__0
       (.I0(add_ln71_reg_1304[6]),
        .I1(add_ln71_reg_1304[5]),
        .I2(add_ln71_reg_1304[4]),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_31__0_n_1),
        .I5(ram_reg_i_186_n_1),
        .O(ram_reg_i_101__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_106__0
       (.I0(vo_0_reg_260[6]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[6]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[6]),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_106__0_n_1));
  LUT5 #(
    .INIT(32'h00011101)) 
    ram_reg_i_107__0
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state11),
        .I2(ram_reg_i_113_n_1),
        .I3(ap_CS_fsm_state8),
        .I4(bk_0_reg_293[5]),
        .O(ram_reg_i_107__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_108
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .O(ram_reg_i_108_n_1));
  LUT6 #(
    .INIT(64'h0000000055D7FFFF)) 
    ram_reg_i_108__0
       (.I0(ram_reg_i_31__0_n_1),
        .I1(add_ln97_reg_1268[5]),
        .I2(add_ln97_reg_1268[4]),
        .I3(ram_reg_i_147_n_1),
        .I4(ram_reg_i_207_n_1),
        .I5(ram_reg_i_208_n_1),
        .O(ram_reg_i_108__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_109__0
       (.I0(be_0_reg_282[2]),
        .I1(ap_CS_fsm_state6),
        .I2(vi_0_reg_271[2]),
        .I3(ap_CS_fsm_state4),
        .I4(vo_0_reg_260[2]),
        .O(ram_reg_i_109__0_n_1));
  MUXF7 ram_reg_i_10__0
       (.I0(ram_reg_i_40__0_n_1),
        .I1(ram_reg_12),
        .O(ADDRBWRADDR[5]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02F2)) 
    ram_reg_i_110__0
       (.I0(ap_CS_fsm_state11),
        .I1(vo4_0_reg_304[2]),
        .I2(ap_CS_fsm_state13),
        .I3(vi3_0_reg_316[2]),
        .I4(ap_CS_fsm_state15),
        .I5(ap_CS_fsm_state17),
        .O(ram_reg_i_110__0_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_113
       (.I0(be_0_reg_282[5]),
        .I1(ap_CS_fsm_state6),
        .I2(vi_0_reg_271[5]),
        .I3(ap_CS_fsm_state4),
        .I4(vo_0_reg_260[5]),
        .O(ram_reg_i_113_n_1));
  LUT6 #(
    .INIT(64'hCC55CCF000000000)) 
    ram_reg_i_113__0
       (.I0(add_ln84_reg_1286[4]),
        .I1(add_ln71_reg_1304[4]),
        .I2(add_ln97_reg_1268[4]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state5),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_113__0_n_1));
  LUT6 #(
    .INIT(64'hFFFF0FDD00000FDD)) 
    ram_reg_i_114
       (.I0(ap_CS_fsm_state9),
        .I1(add_ln58_reg_1322[4]),
        .I2(vo4_0_reg_304[4]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[4]),
        .O(ram_reg_i_114_n_1));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    ram_reg_i_119
       (.I0(add_ln58_reg_1322[3]),
        .I1(ap_CS_fsm_state9),
        .I2(vo4_0_reg_304[3]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[3]),
        .O(ram_reg_i_119_n_1));
  MUXF7 ram_reg_i_11__0
       (.I0(ram_reg_i_42__0_n_1),
        .I1(ram_reg_11),
        .O(ADDRBWRADDR[4]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hCACFCAC0FFFFFFFF)) 
    ram_reg_i_120
       (.I0(add_ln84_reg_1286[3]),
        .I1(add_ln71_reg_1304[3]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[3]),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_120_n_1));
  LUT6 #(
    .INIT(64'h3530353F00000000)) 
    ram_reg_i_125
       (.I0(add_ln84_reg_1286[2]),
        .I1(add_ln71_reg_1304[2]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[2]),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_125_n_1));
  LUT6 #(
    .INIT(64'hEFECEFEF23202323)) 
    ram_reg_i_126
       (.I0(vo4_0_reg_304[2]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(add_ln58_reg_1322[2]),
        .I4(ap_CS_fsm_state9),
        .I5(vi3_0_reg_316[2]),
        .O(ram_reg_i_126_n_1));
  MUXF7 ram_reg_i_12__0
       (.I0(ram_reg_i_44_n_1),
        .I1(ram_reg_10),
        .O(ADDRBWRADDR[3]),
        .S(Q[0]));
  MUXF7 ram_reg_i_13
       (.I0(ram_reg_i_46__0_n_1),
        .I1(ram_reg_8),
        .O(ADDRBWRADDR[2]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h00000F44FFFF0F44)) 
    ram_reg_i_131
       (.I0(add_ln58_reg_1322[1]),
        .I1(ap_CS_fsm_state9),
        .I2(vo4_0_reg_304[1]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[1]),
        .O(ram_reg_i_131_n_1));
  LUT6 #(
    .INIT(64'hCACFCAC0FFFFFFFF)) 
    ram_reg_i_132
       (.I0(add_ln84_reg_1286[1]),
        .I1(add_ln71_reg_1304[1]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[1]),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_132_n_1));
  LUT6 #(
    .INIT(64'h3530353F00000000)) 
    ram_reg_i_137
       (.I0(add_ln84_reg_1286[0]),
        .I1(add_ln71_reg_1304[0]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[0]),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_137_n_1));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    ram_reg_i_138
       (.I0(ap_CS_fsm_state9),
        .I1(add_ln58_reg_1322[0]),
        .I2(vo4_0_reg_304[0]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[0]),
        .O(ram_reg_i_138_n_1));
  MUXF7 ram_reg_i_14
       (.I0(ram_reg_i_48_n_1),
        .I1(ram_reg_9),
        .O(ADDRBWRADDR[1]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'h00000000007F0000)) 
    ram_reg_i_146
       (.I0(add_ln71_reg_1304[5]),
        .I1(add_ln71_reg_1304[4]),
        .I2(add_ln71_reg_1304[6]),
        .I3(add_ln71_reg_1304[7]),
        .I4(ap_CS_fsm_state7),
        .I5(add_ln71_reg_1304[8]),
        .O(ram_reg_i_146_n_1));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_147
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .O(ram_reg_i_147_n_1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    ram_reg_i_148
       (.I0(add_ln97_reg_1268[7]),
        .I1(add_ln97_reg_1268[5]),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[6]),
        .O(ram_reg_i_148_n_1));
  MUXF7 ram_reg_i_15
       (.I0(ram_reg_i_50__0_n_1),
        .I1(ram_reg_7),
        .O(ADDRBWRADDR[0]),
        .S(Q[0]));
  LUT6 #(
    .INIT(64'hFFFEEEEEAAABBBBB)) 
    ram_reg_i_157
       (.I0(ap_CS_fsm_state5),
        .I1(add_ln97_reg_1268[7]),
        .I2(add_ln97_reg_1268[5]),
        .I3(add_ln97_reg_1268[4]),
        .I4(add_ln97_reg_1268[6]),
        .I5(add_ln97_reg_1268[8]),
        .O(ram_reg_i_157_n_1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h807F0000)) 
    ram_reg_i_158
       (.I0(add_ln84_reg_1286[6]),
        .I1(add_ln84_reg_1286[5]),
        .I2(add_ln84_reg_1286[7]),
        .I3(add_ln84_reg_1286[8]),
        .I4(ap_CS_fsm_state5),
        .O(ram_reg_i_158_n_1));
  LUT4 #(
    .INIT(16'h1555)) 
    ram_reg_i_159
       (.I0(add_ln71_reg_1304[7]),
        .I1(add_ln71_reg_1304[6]),
        .I2(add_ln71_reg_1304[4]),
        .I3(add_ln71_reg_1304[5]),
        .O(ram_reg_i_159_n_1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_i_170
       (.I0(add_ln97_reg_1268[6]),
        .I1(add_ln97_reg_1268[4]),
        .I2(add_ln97_reg_1268[5]),
        .O(ram_reg_i_170_n_1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_171
       (.I0(add_ln84_reg_1286[5]),
        .I1(add_ln84_reg_1286[6]),
        .O(ram_reg_i_171_n_1));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    ram_reg_i_186
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln84_reg_1286[5]),
        .I3(add_ln84_reg_1286[6]),
        .O(ram_reg_i_186_n_1));
  LUT6 #(
    .INIT(64'hB888B8B8B888B888)) 
    ram_reg_i_2
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(ram_reg_i_23__0_n_1),
        .I3(ram_reg_i_29__0_n_1),
        .I4(ram_reg_i_30__0_n_1),
        .I5(ram_reg_i_31__0_n_1),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h9F9F909F)) 
    ram_reg_i_207
       (.I0(add_ln71_reg_1304[4]),
        .I1(add_ln71_reg_1304[5]),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln84_reg_1286[5]),
        .O(ram_reg_i_207_n_1));
  LUT6 #(
    .INIT(64'h55145555FFFFFFFF)) 
    ram_reg_i_208
       (.I0(ram_reg_i_237_n_1),
        .I1(vo4_0_reg_304[5]),
        .I2(vo4_0_reg_304[4]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_23__0_n_1),
        .O(ram_reg_i_208_n_1));
  MUXF7 ram_reg_i_21
       (.I0(ram_reg_i_65_n_1),
        .I1(ram_reg_5),
        .O(WEA),
        .S(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_22__0
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .O(ram_reg_i_22__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h555500F3)) 
    ram_reg_i_237
       (.I0(vi3_0_reg_316[5]),
        .I1(ap_CS_fsm_state9),
        .I2(add_ln58_reg_1322[5]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_237_n_1));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_23__0
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_23__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_24__0
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_24__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_29__0
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_29__0_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_i_3
       (.I0(ram_reg_i_32__0_n_1),
        .I1(grp_phy_txend_confirm_fu_292_edca_queues_address0[2]),
        .I2(ram_reg[3]),
        .I3(ram_reg_0[2]),
        .I4(ram_reg[0]),
        .I5(ram_reg[1]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02222222)) 
    ram_reg_i_30__0
       (.I0(ap_CS_fsm_state5),
        .I1(add_ln84_reg_1286[8]),
        .I2(add_ln84_reg_1286[7]),
        .I3(add_ln84_reg_1286[5]),
        .I4(add_ln84_reg_1286[6]),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_30__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_31__0
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_31__0_n_1));
  LUT6 #(
    .INIT(64'h000F000E0000000E)) 
    ram_reg_i_32__0
       (.I0(ap_CS_fsm_state12),
        .I1(ram_reg_i_71__0_n_1),
        .I2(ap_CS_fsm_state16),
        .I3(ram_reg_2),
        .I4(ap_CS_fsm_state14),
        .I5(ram_reg_i_72__0_n_1),
        .O(ram_reg_i_32__0_n_1));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_i_35
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ram_reg_i_73__0_n_1),
        .I4(ram_reg_3),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00007F00)) 
    ram_reg_i_35__0
       (.I0(be2_0_reg_328[6]),
        .I1(be2_0_reg_328[4]),
        .I2(be2_0_reg_328[5]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .O(ram_reg_i_35__0_n_1));
  LUT6 #(
    .INIT(64'h8AAA00200A2A0020)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_23__0_n_1),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_24__0_n_1),
        .I3(ram_reg_i_81__0_n_1),
        .I4(ram_reg_i_82__0_n_1),
        .I5(add_ln58_reg_1322[8]),
        .O(ram_reg_i_36__0_n_1));
  LUT6 #(
    .INIT(64'h000E000E0000000E)) 
    ram_reg_i_39__0
       (.I0(ram_reg_i_91__0_n_1),
        .I1(ram_reg_i_92__0_n_1),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ram_reg_i_82__0_n_1),
        .I5(ram_reg_i_93__0_n_1),
        .O(ram_reg_i_39__0_n_1));
  LUT6 #(
    .INIT(64'hF0FFF000EEEEEEEE)) 
    ram_reg_i_4
       (.I0(ram_reg_i_35__0_n_1),
        .I1(ram_reg_i_36__0_n_1),
        .I2(grp_phy_txend_confirm_fu_292_edca_queues_address0[1]),
        .I3(ram_reg[3]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_2),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hE2C0FFFFE2C0E2C0)) 
    ram_reg_i_40__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .I2(bk1_0_reg_340[6]),
        .I3(be2_0_reg_328[6]),
        .I4(ram_reg_i_76__0_n_1),
        .I5(ram_reg_i_77__0_n_1),
        .O(ram_reg_i_40__0_n_1));
  LUT5 #(
    .INIT(32'hFFFFE2C0)) 
    ram_reg_i_42__0
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .I2(bk1_0_reg_340[5]),
        .I3(be2_0_reg_328[5]),
        .I4(ram_reg_i_79__0_n_1),
        .O(ram_reg_i_42__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FFA9FFFF)) 
    ram_reg_i_43__0
       (.I0(vo4_0_reg_304[6]),
        .I1(vo4_0_reg_304[5]),
        .I2(vo4_0_reg_304[4]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ram_reg_i_100__0_n_1),
        .O(ram_reg_i_43__0_n_1));
  LUT6 #(
    .INIT(64'hAFCFAF0FAFCFAFFF)) 
    ram_reg_i_44
       (.I0(bk1_0_reg_340[4]),
        .I1(be2_0_reg_328[4]),
        .I2(ram_reg_i_80__0_n_1),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_81_n_1),
        .O(ram_reg_i_44_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000154)) 
    ram_reg_i_44__0
       (.I0(ap_CS_fsm_state5),
        .I1(add_ln97_reg_1268[5]),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[6]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_101__0_n_1),
        .O(ram_reg_i_44__0_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA3CCC0000)) 
    ram_reg_i_45__0
       (.I0(bk1_0_reg_340[6]),
        .I1(be2_0_reg_328[6]),
        .I2(be2_0_reg_328[4]),
        .I3(be2_0_reg_328[5]),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_45__0_n_1));
  LUT6 #(
    .INIT(64'hFCFAFCF0FCFAFCFF)) 
    ram_reg_i_46__0
       (.I0(be2_0_reg_328[3]),
        .I1(bk1_0_reg_340[3]),
        .I2(ram_reg_i_83__0_n_1),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_84__0_n_1),
        .O(ram_reg_i_46__0_n_1));
  LUT5 #(
    .INIT(32'hFFFFE2C0)) 
    ram_reg_i_48
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .I2(bk1_0_reg_340[2]),
        .I3(be2_0_reg_328[2]),
        .I4(ram_reg_i_87__0_n_1),
        .O(ram_reg_i_48_n_1));
  LUT6 #(
    .INIT(64'hEAFBFBEAEAEAEAEA)) 
    ram_reg_i_48__0
       (.I0(ram_reg_i_108__0_n_1),
        .I1(ap_CS_fsm_state16),
        .I2(bk1_0_reg_340[5]),
        .I3(be2_0_reg_328[5]),
        .I4(be2_0_reg_328[4]),
        .I5(ap_CS_fsm_state14),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000EEEEEEEE)) 
    ram_reg_i_5
       (.I0(ram_reg_i_39__0_n_1),
        .I1(ram_reg_i_35__0_n_1),
        .I2(grp_phy_txend_confirm_fu_292_edca_queues_address0[0]),
        .I3(ram_reg[3]),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_2),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFACA0ACAF)) 
    ram_reg_i_50__0
       (.I0(bk1_0_reg_340[1]),
        .I1(be2_0_reg_328[1]),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state15),
        .I4(ram_reg_i_89__0_n_1),
        .I5(ram_reg_i_90__0_n_1),
        .O(ram_reg_i_50__0_n_1));
  LUT6 #(
    .INIT(64'hFFFF0F4400000F44)) 
    ram_reg_i_51__0
       (.I0(ram_reg_i_113__0_n_1),
        .I1(ram_reg_i_114_n_1),
        .I2(be2_0_reg_328[4]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[4]),
        .O(\be2_0_reg_328_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFAEEFAFFFAEEFAAA)) 
    ram_reg_i_52__0
       (.I0(ram_reg_i_93_n_1),
        .I1(be2_0_reg_328[0]),
        .I2(bk1_0_reg_340[0]),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state15),
        .I5(ram_reg_i_94__0_n_1),
        .O(\be2_0_reg_328_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_54__0
       (.I0(ram_reg_i_119_n_1),
        .I1(ram_reg_i_120_n_1),
        .I2(be2_0_reg_328[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[3]),
        .O(\be2_0_reg_328_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_58
       (.I0(ram_reg_i_125_n_1),
        .I1(ram_reg_i_126_n_1),
        .I2(be2_0_reg_328[2]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[2]),
        .O(\be2_0_reg_328_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_6
       (.I0(ram_reg_6),
        .I1(ram_reg_2),
        .I2(ram_reg_i_43__0_n_1),
        .I3(ram_reg_i_23__0_n_1),
        .I4(ram_reg_i_44__0_n_1),
        .I5(ram_reg_i_45__0_n_1),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_61__0
       (.I0(ram_reg_i_131_n_1),
        .I1(ram_reg_i_132_n_1),
        .I2(be2_0_reg_328[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[1]),
        .O(\be2_0_reg_328_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_64__0
       (.I0(ram_reg_i_137_n_1),
        .I1(ram_reg_i_138_n_1),
        .I2(be2_0_reg_328[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[0]),
        .O(\be2_0_reg_328_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    ram_reg_i_65
       (.I0(ram_reg_3),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state9),
        .O(ram_reg_i_65_n_1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_71
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state11),
        .O(\ap_CS_fsm_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0808080808AA0808)) 
    ram_reg_i_71__0
       (.I0(ram_reg_i_31__0_n_1),
        .I1(ram_reg_i_30__0_n_1),
        .I2(ram_reg_i_146_n_1),
        .I3(ram_reg_i_147_n_1),
        .I4(add_ln97_reg_1268[8]),
        .I5(ram_reg_i_148_n_1),
        .O(ram_reg_i_71__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_72__0
       (.I0(be2_0_reg_328[5]),
        .I1(be2_0_reg_328[4]),
        .I2(be2_0_reg_328[6]),
        .O(ram_reg_i_72__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_73__0
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state13),
        .I3(ap_CS_fsm_state15),
        .I4(ap_CS_fsm_state17),
        .O(ram_reg_i_73__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    ram_reg_i_76__0
       (.I0(vi3_0_reg_316[6]),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state15),
        .O(ram_reg_i_76__0_n_1));
  LUT6 #(
    .INIT(64'hFBFBFBEAFBEAFBEA)) 
    ram_reg_i_77__0
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state11),
        .I2(vo4_0_reg_304[6]),
        .I3(ram_reg_i_106__0_n_1),
        .I4(ap_CS_fsm_state8),
        .I5(bk_0_reg_293[6]),
        .O(ram_reg_i_77__0_n_1));
  LUT6 #(
    .INIT(64'h0F000D0D00000000)) 
    ram_reg_i_79__0
       (.I0(ap_CS_fsm_state11),
        .I1(vo4_0_reg_304[5]),
        .I2(ram_reg_i_107__0_n_1),
        .I3(vi3_0_reg_316[5]),
        .I4(ap_CS_fsm_state13),
        .I5(ram_reg_i_108_n_1),
        .O(ram_reg_i_79__0_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0047FF47)) 
    ram_reg_i_80__0
       (.I0(vi_0_reg_271[4]),
        .I1(ap_CS_fsm_state4),
        .I2(vo_0_reg_260[4]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[4]),
        .I5(ram_reg_i_73__0_n_1),
        .O(ram_reg_i_80__0_n_1));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_i_81
       (.I0(ap_CS_fsm_state8),
        .I1(bk_0_reg_293[4]),
        .I2(vo4_0_reg_304[4]),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .I5(vi3_0_reg_316[4]),
        .O(ram_reg_i_81_n_1));
  LUT5 #(
    .INIT(32'hF20202F2)) 
    ram_reg_i_81__0
       (.I0(ram_reg_i_157_n_1),
        .I1(ram_reg_i_158_n_1),
        .I2(ap_CS_fsm_state7),
        .I3(ram_reg_i_159_n_1),
        .I4(add_ln71_reg_1304[8]),
        .O(ram_reg_i_81__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFA8FFFF)) 
    ram_reg_i_82__0
       (.I0(vo4_0_reg_304[6]),
        .I1(vo4_0_reg_304[4]),
        .I2(vo4_0_reg_304[5]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .O(ram_reg_i_82__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_83__0
       (.I0(vo_0_reg_260[3]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[3]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[3]),
        .I5(ram_reg_i_73__0_n_1),
        .O(ram_reg_i_83__0_n_1));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    ram_reg_i_84__0
       (.I0(vo4_0_reg_304[3]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[3]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[3]),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_84__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FEFFFEEE)) 
    ram_reg_i_87__0
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .I2(bk_0_reg_293[2]),
        .I3(ap_CS_fsm_state8),
        .I4(ram_reg_i_109__0_n_1),
        .I5(ram_reg_i_110__0_n_1),
        .O(ram_reg_i_87__0_n_1));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    ram_reg_i_89__0
       (.I0(vo4_0_reg_304[1]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[1]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[1]),
        .I5(ap_CS_fsm_state8),
        .O(ram_reg_i_89__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    ram_reg_i_90__0
       (.I0(vo_0_reg_260[1]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[1]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[1]),
        .I5(ram_reg_i_73__0_n_1),
        .O(ram_reg_i_90__0_n_1));
  LUT6 #(
    .INIT(64'h95550000FFFFFFFF)) 
    ram_reg_i_91__0
       (.I0(add_ln71_reg_1304[7]),
        .I1(add_ln71_reg_1304[6]),
        .I2(add_ln71_reg_1304[4]),
        .I3(add_ln71_reg_1304[5]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_31__0_n_1),
        .O(ram_reg_i_91__0_n_1));
  LUT6 #(
    .INIT(64'h000000000FF09999)) 
    ram_reg_i_92__0
       (.I0(add_ln97_reg_1268[7]),
        .I1(ram_reg_i_170_n_1),
        .I2(ram_reg_i_171_n_1),
        .I3(add_ln84_reg_1286[7]),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state7),
        .O(ram_reg_i_92__0_n_1));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_i_93
       (.I0(vi_0_reg_271[0]),
        .I1(ap_CS_fsm_state4),
        .I2(vo_0_reg_260[0]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[0]),
        .I5(ram_reg_i_73__0_n_1),
        .O(ram_reg_i_93_n_1));
  LUT6 #(
    .INIT(64'h888888880000FF0F)) 
    ram_reg_i_93__0
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[6]),
        .I2(ap_CS_fsm_state9),
        .I3(add_ln58_reg_1322[7]),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_93__0_n_1));
  LUT6 #(
    .INIT(64'hAAAAFF00AAAAC0C0)) 
    ram_reg_i_94__0
       (.I0(vi3_0_reg_316[0]),
        .I1(bk_0_reg_293[0]),
        .I2(ap_CS_fsm_state8),
        .I3(vo4_0_reg_304[0]),
        .I4(ap_CS_fsm_state13),
        .I5(ap_CS_fsm_state11),
        .O(ram_reg_i_94__0_n_1));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA8)) 
    \read_pointer_be[1]_i_4 
       (.I0(\ap_CS_fsm[14]_i_2__2_n_1 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[10]_4 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \read_pointer_bk[1]_i_3 
       (.I0(ram_reg_2),
        .I1(\ap_CS_fsm[16]_i_2__3_n_1 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[10]_5 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \read_pointer_vi[1]_i_3 
       (.I0(ram_reg_2),
        .I1(\ap_CS_fsm[12]_i_2__1_n_1 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[10]_6 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \read_pointer_vo[1]_i_3 
       (.I0(ram_reg_2),
        .I1(\ap_CS_fsm[10]_i_2__3_n_1 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\ap_CS_fsm_reg[10]_7 ));
  FDRE \vi3_0_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[0]),
        .Q(vi3_0_reg_316[0]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[1]),
        .Q(vi3_0_reg_316[1]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[2]),
        .Q(vi3_0_reg_316[2]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[3]),
        .Q(vi3_0_reg_316[3]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[4]),
        .Q(vi3_0_reg_316[4]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[5]),
        .Q(vi3_0_reg_316[5]),
        .R(1'b0));
  FDRE \vi3_0_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[6]),
        .Q(vi3_0_reg_316[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \vi_0_reg_271[6]_i_1 
       (.I0(available_spaces_vi[0]),
        .I1(available_spaces_vi[2]),
        .I2(available_spaces_vi[1]),
        .I3(Q[4]),
        .I4(\ap_CS_fsm_reg[12]_0 ),
        .I5(p_57_in),
        .O(ap_NS_fsm134_out));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \vi_0_reg_271[6]_i_2 
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\ap_CS_fsm_reg[12]_0 ));
  FDRE \vi_0_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[0]),
        .Q(vi_0_reg_271[0]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[1]),
        .Q(vi_0_reg_271[1]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[2]),
        .Q(vi_0_reg_271[2]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[3]),
        .Q(vi_0_reg_271[3]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[4]),
        .Q(vi_0_reg_271[4]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[5]),
        .Q(vi_0_reg_271[5]),
        .R(ap_NS_fsm134_out));
  FDRE \vi_0_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[6]),
        .Q(vi_0_reg_271[6]),
        .R(ap_NS_fsm134_out));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_1_reg_1276[0]_i_1__1 
       (.I0(vi_0_reg_271[0]),
        .O(vi_1_fu_692_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_1_reg_1276[1]_i_1__1 
       (.I0(vi_0_reg_271[0]),
        .I1(vi_0_reg_271[1]),
        .O(vi_1_fu_692_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[2]_i_1 
       (.I0(vi_0_reg_271[2]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .O(vi_1_fu_692_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_1_reg_1276[3]_i_1__1 
       (.I0(vi_0_reg_271[3]),
        .I1(vi_0_reg_271[2]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[1]),
        .O(vi_1_fu_692_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vi_1_reg_1276[4]_i_1__1 
       (.I0(vi_0_reg_271[4]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[2]),
        .I4(vi_0_reg_271[3]),
        .O(vi_1_fu_692_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_1_reg_1276[5]_i_1__1 
       (.I0(vi_0_reg_271[5]),
        .I1(vi_0_reg_271[3]),
        .I2(vi_0_reg_271[2]),
        .I3(vi_0_reg_271[0]),
        .I4(vi_0_reg_271[1]),
        .I5(vi_0_reg_271[4]),
        .O(vi_1_fu_692_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[6]_i_1__1 
       (.I0(vi_0_reg_271[6]),
        .I1(\vi_1_reg_1276[6]_i_2__1_n_1 ),
        .I2(vi_0_reg_271[5]),
        .O(vi_1_fu_692_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_1_reg_1276[6]_i_2__1 
       (.I0(vi_0_reg_271[4]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[2]),
        .I4(vi_0_reg_271[3]),
        .O(\vi_1_reg_1276[6]_i_2__1_n_1 ));
  FDRE \vi_1_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[0]),
        .Q(vi_1_reg_1276[0]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[1]),
        .Q(vi_1_reg_1276[1]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[2]),
        .Q(vi_1_reg_1276[2]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[3]),
        .Q(vi_1_reg_1276[3]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[4]),
        .Q(vi_1_reg_1276[4]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[5]),
        .Q(vi_1_reg_1276[5]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[6]),
        .Q(vi_1_reg_1276[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_reg_1343[0]_i_1__1 
       (.I0(vi3_0_reg_316[0]),
        .O(vi_fu_931_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_reg_1343[1]_i_1__1 
       (.I0(vi3_0_reg_316[0]),
        .I1(vi3_0_reg_316[1]),
        .O(vi_fu_931_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[2]_i_1__1 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[1]),
        .I2(vi3_0_reg_316[0]),
        .O(vi_fu_931_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_reg_1343[3]_i_1__1 
       (.I0(vi3_0_reg_316[3]),
        .I1(vi3_0_reg_316[0]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[2]),
        .O(vi_fu_931_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vi_reg_1343[4]_i_1__1 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[2]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[0]),
        .I4(vi3_0_reg_316[3]),
        .O(vi_fu_931_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_reg_1343[5]_i_1__1 
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[3]),
        .I2(vi3_0_reg_316[0]),
        .I3(vi3_0_reg_316[1]),
        .I4(vi3_0_reg_316[2]),
        .I5(vi3_0_reg_316[4]),
        .O(vi_fu_931_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[6]_i_1__1 
       (.I0(vi3_0_reg_316[6]),
        .I1(\vi_reg_1343[6]_i_2__1_n_1 ),
        .I2(vi3_0_reg_316[5]),
        .O(vi_fu_931_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_reg_1343[6]_i_2__1 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[2]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[0]),
        .I4(vi3_0_reg_316[3]),
        .O(\vi_reg_1343[6]_i_2__1_n_1 ));
  FDRE \vi_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[0]),
        .Q(vi_reg_1343[0]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[1]),
        .Q(vi_reg_1343[1]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[2]),
        .Q(vi_reg_1343[2]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[3]),
        .Q(vi_reg_1343[3]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[4]),
        .Q(vi_reg_1343[4]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[5]),
        .Q(vi_reg_1343[5]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[6]),
        .Q(vi_reg_1343[6]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[0]),
        .Q(vo4_0_reg_304[0]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[1]),
        .Q(vo4_0_reg_304[1]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[2]),
        .Q(vo4_0_reg_304[2]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[3]),
        .Q(vo4_0_reg_304[3]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[4]),
        .Q(vo4_0_reg_304[4]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[5]),
        .Q(vo4_0_reg_304[5]),
        .R(1'b0));
  FDRE \vo4_0_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[6]),
        .Q(vo4_0_reg_304[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000088888880)) 
    \vo_0_reg_260[6]_i_1 
       (.I0(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(available_spaces_vo[1]),
        .I3(available_spaces_vo[2]),
        .I4(available_spaces_vo[0]),
        .I5(\vo_0_reg_260[6]_i_2_n_1 ),
        .O(ap_NS_fsm131_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \vo_0_reg_260[6]_i_2 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\vo_0_reg_260[6]_i_2_n_1 ));
  FDRE \vo_0_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[0]),
        .Q(vo_0_reg_260[0]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[1]),
        .Q(vo_0_reg_260[1]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[2]),
        .Q(vo_0_reg_260[2]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[3]),
        .Q(vo_0_reg_260[3]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[4]),
        .Q(vo_0_reg_260[4]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[5]),
        .Q(vo_0_reg_260[5]),
        .R(ap_NS_fsm131_out));
  FDRE \vo_0_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[6]),
        .Q(vo_0_reg_260[6]),
        .R(ap_NS_fsm131_out));
  LUT1 #(
    .INIT(2'h1)) 
    \vo_1_reg_1258[0]_i_1__1 
       (.I0(vo_0_reg_260[0]),
        .O(vo_1_fu_630_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vo_1_reg_1258[1]_i_1__1 
       (.I0(vo_0_reg_260[0]),
        .I1(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[2]_i_1__1 
       (.I0(vo_0_reg_260[2]),
        .I1(vo_0_reg_260[1]),
        .I2(vo_0_reg_260[0]),
        .O(vo_1_fu_630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_1_reg_1258[3]_i_1__1 
       (.I0(vo_0_reg_260[3]),
        .I1(vo_0_reg_260[2]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vo_1_reg_1258[4]_i_1__1 
       (.I0(vo_0_reg_260[4]),
        .I1(vo_0_reg_260[1]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[2]),
        .I4(vo_0_reg_260[3]),
        .O(vo_1_fu_630_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_1_reg_1258[5]_i_1__1 
       (.I0(vo_0_reg_260[5]),
        .I1(vo_0_reg_260[3]),
        .I2(vo_0_reg_260[2]),
        .I3(vo_0_reg_260[0]),
        .I4(vo_0_reg_260[1]),
        .I5(vo_0_reg_260[4]),
        .O(vo_1_fu_630_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[6]_i_1__1 
       (.I0(vo_0_reg_260[6]),
        .I1(\vo_1_reg_1258[6]_i_2__1_n_1 ),
        .I2(vo_0_reg_260[5]),
        .O(vo_1_fu_630_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_1_reg_1258[6]_i_2__1 
       (.I0(vo_0_reg_260[4]),
        .I1(vo_0_reg_260[1]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[2]),
        .I4(vo_0_reg_260[3]),
        .O(\vo_1_reg_1258[6]_i_2__1_n_1 ));
  FDRE \vo_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[0]),
        .Q(vo_1_reg_1258[0]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[1]),
        .Q(vo_1_reg_1258[1]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[2]),
        .Q(vo_1_reg_1258[2]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[3]),
        .Q(vo_1_reg_1258[3]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[4]),
        .Q(vo_1_reg_1258[4]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[5]),
        .Q(vo_1_reg_1258[5]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[6]),
        .Q(vo_1_reg_1258[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vo_reg_1330[0]_i_1__1 
       (.I0(vo4_0_reg_304[0]),
        .O(vo_fu_868_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vo_reg_1330[1]_i_1__1 
       (.I0(vo4_0_reg_304[0]),
        .I1(vo4_0_reg_304[1]),
        .O(vo_fu_868_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[2]_i_1 
       (.I0(vo4_0_reg_304[2]),
        .I1(vo4_0_reg_304[1]),
        .I2(vo4_0_reg_304[0]),
        .O(vo_fu_868_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_reg_1330[3]_i_1 
       (.I0(vo4_0_reg_304[3]),
        .I1(vo4_0_reg_304[0]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[2]),
        .O(vo_fu_868_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vo_reg_1330[4]_i_1 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[2]),
        .I3(vo4_0_reg_304[1]),
        .I4(vo4_0_reg_304[0]),
        .O(vo_fu_868_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_reg_1330[5]_i_1__1 
       (.I0(vo4_0_reg_304[5]),
        .I1(vo4_0_reg_304[0]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[2]),
        .I4(vo4_0_reg_304[3]),
        .I5(vo4_0_reg_304[4]),
        .O(vo_fu_868_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[6]_i_1__1 
       (.I0(vo4_0_reg_304[6]),
        .I1(\vo_reg_1330[6]_i_2__1_n_1 ),
        .I2(vo4_0_reg_304[5]),
        .O(vo_fu_868_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_reg_1330[6]_i_2__1 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[2]),
        .I3(vo4_0_reg_304[1]),
        .I4(vo4_0_reg_304[0]),
        .O(\vo_reg_1330[6]_i_2__1_n_1 ));
  FDRE \vo_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[0]),
        .Q(vo_reg_1330[0]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[1]),
        .Q(vo_reg_1330[1]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[2]),
        .Q(vo_reg_1330[2]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[3]),
        .Q(vo_reg_1330[3]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[4]),
        .Q(vo_reg_1330[4]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[5]),
        .Q(vo_reg_1330[5]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[6]),
        .Q(vo_reg_1330[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3AFF3A00)) 
    \write_pointer_be[0]_i_1 
       (.I0(\write_pointer_be_reg[0] ),
        .I1(write_pointer_be_loa_reg_1120[0]),
        .I2(\write_pointer_be[1]_i_2_n_1 ),
        .I3(\write_pointer_be[1]_i_4_n_1 ),
        .I4(write_pointer_be[0]),
        .O(\write_pointer_be_loa_reg_1120_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    \write_pointer_be[1]_i_1 
       (.I0(write_pointer_be_loa_reg_1120[0]),
        .I1(write_pointer_be_loa_reg_1120[1]),
        .I2(\write_pointer_be[1]_i_2_n_1 ),
        .I3(\write_pointer_be_reg[1] ),
        .I4(\write_pointer_be[1]_i_4_n_1 ),
        .I5(write_pointer_be[1]),
        .O(\write_pointer_be_loa_reg_1120_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \write_pointer_be[1]_i_2 
       (.I0(ram_reg_2),
        .I1(\available_spaces_be[2]_i_6_n_1 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\write_pointer_be[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \write_pointer_be[1]_i_4 
       (.I0(\write_pointer_be[1]_i_2_n_1 ),
        .I1(ram_reg[2]),
        .I2(grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld),
        .I3(ram_reg[3]),
        .I4(grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld),
        .O(\write_pointer_be[1]_i_4_n_1 ));
  FDRE \write_pointer_be_loa_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[0]),
        .Q(write_pointer_be_loa_reg_1120[0]),
        .R(1'b0));
  FDRE \write_pointer_be_loa_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[1]),
        .Q(write_pointer_be_loa_reg_1120[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3AFF3A00)) 
    \write_pointer_bk[0]_i_1 
       (.I0(\write_pointer_bk_reg[0] ),
        .I1(write_pointer_bk_loa_reg_1109[0]),
        .I2(\write_pointer_bk[1]_i_2_n_1 ),
        .I3(\write_pointer_bk[1]_i_4_n_1 ),
        .I4(write_pointer_bk[0]),
        .O(\write_pointer_bk_loa_reg_1109_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    \write_pointer_bk[1]_i_1 
       (.I0(write_pointer_bk_loa_reg_1109[0]),
        .I1(write_pointer_bk_loa_reg_1109[1]),
        .I2(\write_pointer_bk[1]_i_2_n_1 ),
        .I3(\write_pointer_bk_reg[1] ),
        .I4(\write_pointer_bk[1]_i_4_n_1 ),
        .I5(write_pointer_bk[1]),
        .O(\write_pointer_bk_loa_reg_1109_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \write_pointer_bk[1]_i_2 
       (.I0(ram_reg_2),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\ap_CS_fsm[17]_i_5__1_n_1 ),
        .O(\write_pointer_bk[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \write_pointer_bk[1]_i_4 
       (.I0(\write_pointer_bk[1]_i_2_n_1 ),
        .I1(ram_reg[2]),
        .I2(grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld),
        .I3(ram_reg[3]),
        .I4(grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld),
        .O(\write_pointer_bk[1]_i_4_n_1 ));
  FDRE \write_pointer_bk_loa_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[0]),
        .Q(write_pointer_bk_loa_reg_1109[0]),
        .R(1'b0));
  FDRE \write_pointer_bk_loa_reg_1109_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[1]),
        .Q(write_pointer_bk_loa_reg_1109[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3AFF3A00)) 
    \write_pointer_vi[0]_i_1 
       (.I0(\write_pointer_vi_reg[0] ),
        .I1(write_pointer_vi_loa_reg_1131[0]),
        .I2(\write_pointer_vi[1]_i_2_n_1 ),
        .I3(\write_pointer_vi[1]_i_4_n_1 ),
        .I4(write_pointer_vi[0]),
        .O(\write_pointer_vi_loa_reg_1131_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    \write_pointer_vi[1]_i_1 
       (.I0(write_pointer_vi_loa_reg_1131[0]),
        .I1(write_pointer_vi_loa_reg_1131[1]),
        .I2(\write_pointer_vi[1]_i_2_n_1 ),
        .I3(\write_pointer_vi_reg[1] ),
        .I4(\write_pointer_vi[1]_i_4_n_1 ),
        .I5(write_pointer_vi[1]),
        .O(\write_pointer_vi_loa_reg_1131_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \write_pointer_vi[1]_i_2 
       (.I0(ram_reg_2),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\write_pointer_vi[1]_i_5_n_1 ),
        .O(\write_pointer_vi[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \write_pointer_vi[1]_i_4 
       (.I0(\write_pointer_vi[1]_i_2_n_1 ),
        .I1(ram_reg[2]),
        .I2(grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld),
        .I3(ram_reg[3]),
        .I4(grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld),
        .O(\write_pointer_vi[1]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \write_pointer_vi[1]_i_5 
       (.I0(\ap_CS_fsm[4]_i_2__1_n_1 ),
        .I1(vi_0_reg_271[5]),
        .I2(vi_0_reg_271[4]),
        .I3(vi_0_reg_271[2]),
        .I4(ap_CS_fsm_state4),
        .O(\write_pointer_vi[1]_i_5_n_1 ));
  FDRE \write_pointer_vi_loa_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[0]),
        .Q(write_pointer_vi_loa_reg_1131[0]),
        .R(1'b0));
  FDRE \write_pointer_vi_loa_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[1]),
        .Q(write_pointer_vi_loa_reg_1131[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h3AFF3A00)) 
    \write_pointer_vo[0]_i_1 
       (.I0(\write_pointer_vo_reg[0] ),
        .I1(write_pointer_vo_loa_reg_1142[0]),
        .I2(\write_pointer_vo[1]_i_2_n_1 ),
        .I3(\write_pointer_vo[1]_i_4_n_1 ),
        .I4(write_pointer_vo[0]),
        .O(\write_pointer_vo_loa_reg_1142_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    \write_pointer_vo[1]_i_1 
       (.I0(write_pointer_vo_loa_reg_1142[0]),
        .I1(write_pointer_vo_loa_reg_1142[1]),
        .I2(\write_pointer_vo[1]_i_2_n_1 ),
        .I3(\write_pointer_vo_reg[1] ),
        .I4(\write_pointer_vo[1]_i_4_n_1 ),
        .I5(write_pointer_vo[1]),
        .O(\write_pointer_vo_loa_reg_1142_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \write_pointer_vo[1]_i_2 
       (.I0(ram_reg_2),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(\write_pointer_vo[1]_i_5_n_1 ),
        .O(\write_pointer_vo[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \write_pointer_vo[1]_i_4 
       (.I0(\write_pointer_vo[1]_i_2_n_1 ),
        .I1(ram_reg[2]),
        .I2(grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld),
        .I3(ram_reg[3]),
        .I4(grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld),
        .O(\write_pointer_vo[1]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \write_pointer_vo[1]_i_5 
       (.I0(\ap_CS_fsm[2]_i_2__3_n_1 ),
        .I1(vo_0_reg_260[5]),
        .I2(vo_0_reg_260[3]),
        .I3(vo_0_reg_260[2]),
        .I4(ap_CS_fsm_state2),
        .O(\write_pointer_vo[1]_i_5_n_1 ));
  FDRE \write_pointer_vo_loa_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[0]),
        .Q(write_pointer_vo_loa_reg_1142[0]),
        .R(1'b0));
  FDRE \write_pointer_vo_loa_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[1]),
        .Q(write_pointer_vo_loa_reg_1142[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "enqueue_dequeue_fram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31
   (\ap_CS_fsm_reg[15]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \vo4_0_reg_304_reg[0]_0 ,
    grp_start_tx_fu_119_available_spaces_vi_o,
    \vi3_0_reg_316_reg[5]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \be2_0_reg_328_reg[3]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    \bk1_0_reg_340_reg[2]_0 ,
    D,
    grp_start_tx_fu_119_ap_start_reg_reg,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[14]_0 ,
    O,
    \mul_ln153_reg_1226_reg[-1111111106]_0 ,
    \mul_ln127_reg_1242_reg[-1111111105]_0 ,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    \mul_ln140_reg_1234_reg[-1111111106]_0 ,
    \mul_ln140_reg_1234_reg[-1111111105]_0 ,
    \mul_ln153_reg_1226_reg[-1111111105]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[16]_0 ,
    grp_initial_edca_process_fu_240_ap_start_reg_reg,
    \idle_waited_0_reg_109_reg[0] ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    mac_frame_address0,
    mac_frame_ce0,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \idle_waited_0_reg_109_reg[0]_0 ,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    add_ln368_reg_90,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg,
    Q,
    grp_start_tx_fu_119_ap_start_reg,
    \ap_CS_fsm_reg[17]_2 ,
    \ap_CS_fsm_reg[17]_3 ,
    \ap_CS_fsm_reg[17]_4 ,
    \ap_CS_fsm_reg[17]_5 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_38_0,
    ram_reg_i_34_0,
    ap_NS_fsm118_out,
    grp_initial_edca_process_fu_240_ap_start_reg_reg_0,
    idle_waited_0_reg_109,
    grp_initial_edca_process_fu_240_ap_start_reg,
    \mac_frame_address0[0] ,
    \current_txop_holder_o[0] ,
    current_txop_holder_i,
    current_txop_holder_o_ap_vld,
    \mac_frame_address0[6] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \mac_frame_address0[6]_0 ,
    \mac_frame_address0[6]_1 ,
    mac_frame_ce0_0,
    grp_phy_txend_confirm_fu_292_edca_queues_address0,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \available_spaces_vo[0]_i_3 ,
    write_pointer_vo,
    write_pointer_vi,
    write_pointer_be,
    write_pointer_bk,
    \mul_ln153_reg_1226_reg[-1111111103]_0 ,
    \mul_ln140_reg_1234_reg[-1111111103]_0 ,
    \mul_ln127_reg_1242_reg[-1111111103]_0 ,
    \mul_ln114_reg_1250_reg[-1111111103]_0 ,
    ap_rst,
    ap_clk);
  output [8:0]\ap_CS_fsm_reg[15]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \vo4_0_reg_304_reg[0]_0 ;
  output [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  output \vi3_0_reg_316_reg[5]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \be2_0_reg_328_reg[3]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \bk1_0_reg_340_reg[2]_0 ;
  output [1:0]D;
  output grp_start_tx_fu_119_ap_start_reg_reg;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[14]_0 ;
  output [1:0]O;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111106]_0 ;
  output [2:0]\mul_ln127_reg_1242_reg[-1111111105]_0 ;
  output grp_initial_edca_process_fu_240_edca_queues_we0;
  output [0:0]\mul_ln140_reg_1234_reg[-1111111106]_0 ;
  output [1:0]\mul_ln140_reg_1234_reg[-1111111105]_0 ;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111105]_0 ;
  output \ap_CS_fsm_reg[17]_0 ;
  output \ap_CS_fsm_reg[17]_1 ;
  output [1:0]\ap_CS_fsm_reg[16]_0 ;
  output [0:0]grp_initial_edca_process_fu_240_ap_start_reg_reg;
  output \idle_waited_0_reg_109_reg[0] ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output [6:0]mac_frame_address0;
  output mac_frame_ce0;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \idle_waited_0_reg_109_reg[0]_0 ;
  output [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  output grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  output grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  output grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  output grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  input [1:0]add_ln368_reg_90;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  input [1:0]Q;
  input grp_start_tx_fu_119_ap_start_reg;
  input \ap_CS_fsm_reg[17]_2 ;
  input \ap_CS_fsm_reg[17]_3 ;
  input \ap_CS_fsm_reg[17]_4 ;
  input \ap_CS_fsm_reg[17]_5 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_38_0;
  input ram_reg_i_34_0;
  input ap_NS_fsm118_out;
  input [4:0]grp_initial_edca_process_fu_240_ap_start_reg_reg_0;
  input idle_waited_0_reg_109;
  input grp_initial_edca_process_fu_240_ap_start_reg;
  input [4:0]\mac_frame_address0[0] ;
  input \current_txop_holder_o[0] ;
  input [2:0]current_txop_holder_i;
  input current_txop_holder_o_ap_vld;
  input [6:0]\mac_frame_address0[6] ;
  input [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  input \mac_frame_address0[6]_0 ;
  input \mac_frame_address0[6]_1 ;
  input mac_frame_ce0_0;
  input [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  input grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  input \available_spaces_vo[0]_i_3 ;
  input [1:0]write_pointer_vo;
  input [1:0]write_pointer_vi;
  input [1:0]write_pointer_be;
  input [1:0]write_pointer_bk;
  input [4:0]\mul_ln153_reg_1226_reg[-1111111103]_0 ;
  input [4:0]\mul_ln140_reg_1234_reg[-1111111103]_0 ;
  input [4:0]\mul_ln127_reg_1242_reg[-1111111103]_0 ;
  input [4:0]\mul_ln114_reg_1250_reg[-1111111103]_0 ;
  input ap_rst;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]O;
  wire [1:0]Q;
  wire [1:0]add_ln368_reg_90;
  wire [6:0]add_ln58_reg_1322;
  wire [6:0]add_ln71_reg_1304;
  wire [6:0]add_ln84_reg_1286;
  wire [6:0]add_ln97_reg_1268;
  wire \ap_CS_fsm[10]_i_3_n_1 ;
  wire \ap_CS_fsm[12]_i_1__2_n_1 ;
  wire \ap_CS_fsm[12]_i_3_n_1 ;
  wire \ap_CS_fsm[14]_i_3_n_1 ;
  wire \ap_CS_fsm[16]_i_3_n_1 ;
  wire \ap_CS_fsm[17]_i_2_n_1 ;
  wire \ap_CS_fsm[17]_i_4_n_1 ;
  wire \ap_CS_fsm[2]_i_2_n_1 ;
  wire \ap_CS_fsm[4]_i_1__3_n_1 ;
  wire \ap_CS_fsm[4]_i_2_n_1 ;
  wire \ap_CS_fsm[6]_i_1__2_n_1 ;
  wire \ap_CS_fsm[6]_i_2_n_1 ;
  wire \ap_CS_fsm[8]_i_1__2_n_1 ;
  wire \ap_CS_fsm[8]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire [8:0]\ap_CS_fsm_reg[15]_0 ;
  wire [1:0]\ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[17]_2 ;
  wire \ap_CS_fsm_reg[17]_3 ;
  wire \ap_CS_fsm_reg[17]_4 ;
  wire \ap_CS_fsm_reg[17]_5 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [17:0]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_NS_fsm145_out;
  wire ap_NS_fsm150_out;
  wire ap_NS_fsm155_out;
  wire ap_NS_fsm161_out;
  wire ap_clk;
  wire ap_rst;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be[2]_i_12_n_1 ;
  wire [2:0]available_spaces_be_s_reg_1114;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk[2]_i_11_n_1 ;
  wire [2:0]available_spaces_bk_s_reg_1103;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi[2]_i_11_n_1 ;
  wire [2:0]available_spaces_vi_s_reg_1125;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo[0]_i_3 ;
  wire \available_spaces_vo[2]_i_11_n_1 ;
  wire [2:0]available_spaces_vo_s_reg_1136;
  wire [6:0]be2_0_reg_328;
  wire \be2_0_reg_328_reg[3]_0 ;
  wire [6:0]be_0_reg_282;
  wire [6:0]be_1_fu_754_p2;
  wire [6:0]be_1_reg_1294;
  wire \be_1_reg_1294[2]_i_1__0_n_1 ;
  wire \be_1_reg_1294[6]_i_2_n_1 ;
  wire [6:0]be_fu_994_p2;
  wire [6:0]be_reg_1356;
  wire \be_reg_1356[6]_i_2_n_1 ;
  wire [6:0]bk1_0_reg_340;
  wire \bk1_0_reg_340_reg[2]_0 ;
  wire [6:0]bk_0_reg_293;
  wire [6:0]bk_1_fu_816_p2;
  wire [6:0]bk_1_reg_1312;
  wire \bk_1_reg_1312[2]_i_1__0_n_1 ;
  wire \bk_1_reg_1312[6]_i_2_n_1 ;
  wire [6:0]bk_fu_1057_p2;
  wire [6:0]bk_reg_1369;
  wire \bk_reg_1369[6]_i_2_n_1 ;
  wire [2:0]current_txop_holder_i;
  wire \current_txop_holder_o[0] ;
  wire \current_txop_holder_o[1]_INST_0_i_3_n_1 ;
  wire \current_txop_holder_o[2]_INST_0_i_5_n_1 ;
  wire current_txop_holder_o_ap_vld;
  wire grp_enqueue_dequeue_fram_fu_44_ap_ready;
  wire grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  wire grp_initial_edca_process_fu_240_ap_start_reg;
  wire [0:0]grp_initial_edca_process_fu_240_ap_start_reg_reg;
  wire [4:0]grp_initial_edca_process_fu_240_ap_start_reg_reg_0;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire [10:6]grp_initial_edca_process_fu_240_edca_queues_address0;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [5:0]grp_initial_edca_process_fu_240_frame_to_transfer_address0;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire grp_start_tx_fu_119_ap_start_reg;
  wire grp_start_tx_fu_119_ap_start_reg_reg;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire grp_start_tx_fu_119_available_spaces_be_o_ap_vld;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire grp_start_tx_fu_119_available_spaces_bk_o_ap_vld;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire grp_start_tx_fu_119_available_spaces_vo_o_ap_vld;
  wire idle_waited_0_reg_109;
  wire \idle_waited_0_reg_109_reg[0] ;
  wire \idle_waited_0_reg_109_reg[0]_0 ;
  wire [6:0]mac_frame_address0;
  wire [4:0]\mac_frame_address0[0] ;
  wire \mac_frame_address0[0]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[0]_INST_0_i_4_n_1 ;
  wire \mac_frame_address0[1]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[1]_INST_0_i_4_n_1 ;
  wire \mac_frame_address0[2]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[2]_INST_0_i_4_n_1 ;
  wire \mac_frame_address0[3]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[3]_INST_0_i_4_n_1 ;
  wire \mac_frame_address0[4]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[4]_INST_0_i_4_n_1 ;
  wire \mac_frame_address0[5]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[5]_INST_0_i_4_n_1 ;
  wire [6:0]\mac_frame_address0[6] ;
  wire \mac_frame_address0[6]_0 ;
  wire \mac_frame_address0[6]_1 ;
  wire \mac_frame_address0[6]_INST_0_i_1_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_2_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_3_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_6_n_1 ;
  wire \mac_frame_address0[6]_INST_0_i_7_n_1 ;
  wire mac_frame_ce0;
  wire mac_frame_ce0_0;
  wire mac_frame_ce0_INST_0_i_1_n_1;
  wire mac_frame_ce0_INST_0_i_3_n_1;
  wire [8:3]mul_ln114_reg_1250;
  wire [4:0]\mul_ln114_reg_1250_reg[-1111111103]_0 ;
  wire [8:3]mul_ln127_reg_1242_reg;
  wire [4:0]\mul_ln127_reg_1242_reg[-1111111103]_0 ;
  wire [2:0]\mul_ln127_reg_1242_reg[-1111111105]_0 ;
  wire [8:3]mul_ln140_reg_1234_reg;
  wire [4:0]\mul_ln140_reg_1234_reg[-1111111103]_0 ;
  wire [1:0]\mul_ln140_reg_1234_reg[-1111111105]_0 ;
  wire [0:0]\mul_ln140_reg_1234_reg[-1111111106]_0 ;
  wire [8:3]mul_ln153_reg_1226_reg;
  wire [4:0]\mul_ln153_reg_1226_reg[-1111111103]_0 ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111105]_0 ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111106]_0 ;
  wire [8:2]p_0_in;
  wire p_57_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_105_n_1;
  wire ram_reg_i_106_n_1;
  wire ram_reg_i_106_n_2;
  wire ram_reg_i_106_n_3;
  wire ram_reg_i_106_n_4;
  wire ram_reg_i_107_n_1;
  wire ram_reg_i_107_n_2;
  wire ram_reg_i_107_n_3;
  wire ram_reg_i_107_n_4;
  wire ram_reg_i_107_n_5;
  wire ram_reg_i_107_n_6;
  wire ram_reg_i_107_n_7;
  wire ram_reg_i_111_n_1;
  wire ram_reg_i_112_n_1;
  wire ram_reg_i_117_n_1;
  wire ram_reg_i_118_n_1;
  wire ram_reg_i_122_n_1;
  wire ram_reg_i_123_n_1;
  wire ram_reg_i_124_n_1;
  wire ram_reg_i_129_n_1;
  wire ram_reg_i_130_n_1;
  wire ram_reg_i_135_n_1;
  wire ram_reg_i_136_n_1;
  wire ram_reg_i_143_n_1;
  wire ram_reg_i_144_n_1;
  wire ram_reg_i_153_n_1;
  wire ram_reg_i_154_n_1;
  wire ram_reg_i_155_n_3;
  wire ram_reg_i_155_n_4;
  wire ram_reg_i_165_n_1;
  wire ram_reg_i_166_n_1;
  wire ram_reg_i_168_n_3;
  wire ram_reg_i_168_n_4;
  wire ram_reg_i_169_n_1;
  wire ram_reg_i_175_n_1;
  wire ram_reg_i_176_n_1;
  wire ram_reg_i_177_n_1;
  wire ram_reg_i_178_n_1;
  wire ram_reg_i_179_n_1;
  wire ram_reg_i_180_n_1;
  wire ram_reg_i_181_n_1;
  wire ram_reg_i_197_n_1;
  wire ram_reg_i_198_n_1;
  wire ram_reg_i_198_n_2;
  wire ram_reg_i_198_n_3;
  wire ram_reg_i_198_n_4;
  wire ram_reg_i_199_n_1;
  wire ram_reg_i_200_n_1;
  wire ram_reg_i_201_n_1;
  wire ram_reg_i_202_n_1;
  wire ram_reg_i_204_n_1;
  wire ram_reg_i_205_n_1;
  wire ram_reg_i_206_n_1;
  wire ram_reg_i_210_n_1;
  wire ram_reg_i_213_n_1;
  wire ram_reg_i_213_n_2;
  wire ram_reg_i_213_n_3;
  wire ram_reg_i_213_n_4;
  wire ram_reg_i_214_n_1;
  wire ram_reg_i_217_n_1;
  wire ram_reg_i_220_n_1;
  wire ram_reg_i_222_n_1;
  wire ram_reg_i_224_n_1;
  wire ram_reg_i_226_n_1;
  wire ram_reg_i_227_n_1;
  wire ram_reg_i_233_n_1;
  wire ram_reg_i_234_n_1;
  wire ram_reg_i_235_n_1;
  wire ram_reg_i_236_n_1;
  wire ram_reg_i_241_n_1;
  wire ram_reg_i_242_n_1;
  wire ram_reg_i_34_0;
  wire ram_reg_i_38_0;
  wire ram_reg_i_67_n_1;
  wire ram_reg_i_78_n_3;
  wire ram_reg_i_78_n_4;
  wire ram_reg_i_79_n_1;
  wire ram_reg_i_80_n_1;
  wire ram_reg_i_87_n_1;
  wire ram_reg_i_88_n_1;
  wire ram_reg_i_90_n_3;
  wire ram_reg_i_90_n_4;
  wire ram_reg_i_90_n_6;
  wire ram_reg_i_90_n_7;
  wire ram_reg_i_90_n_8;
  wire ram_reg_i_96_n_1;
  wire [1:0]read_pointer_be_load_reg_1196;
  wire [1:0]read_pointer_bk_load_reg_1191;
  wire [1:0]read_pointer_vi_load_reg_1201;
  wire [1:0]read_pointer_vo_load_reg_1206;
  wire [6:0]vi3_0_reg_316;
  wire \vi3_0_reg_316_reg[5]_0 ;
  wire [6:0]vi_0_reg_271;
  wire [6:0]vi_1_fu_692_p2;
  wire [6:0]vi_1_reg_1276;
  wire \vi_1_reg_1276[2]_i_1__0_n_1 ;
  wire \vi_1_reg_1276[6]_i_2_n_1 ;
  wire [6:0]vi_fu_931_p2;
  wire [6:0]vi_reg_1343;
  wire \vi_reg_1343[6]_i_2_n_1 ;
  wire [6:0]vo4_0_reg_304;
  wire \vo4_0_reg_304_reg[0]_0 ;
  wire [6:0]vo_0_reg_260;
  wire [6:0]vo_1_fu_630_p2;
  wire [6:0]vo_1_reg_1258;
  wire \vo_1_reg_1258[6]_i_2_n_1 ;
  wire [6:0]vo_fu_868_p2;
  wire [6:0]vo_reg_1330;
  wire \vo_reg_1330[2]_i_1__0_n_1 ;
  wire \vo_reg_1330[3]_i_1__0_n_1 ;
  wire \vo_reg_1330[4]_i_1__0_n_1 ;
  wire \vo_reg_1330[6]_i_2_n_1 ;
  wire [1:0]write_pointer_be;
  wire [1:0]write_pointer_be_loa_reg_1120;
  wire [1:0]write_pointer_bk;
  wire [1:0]write_pointer_bk_loa_reg_1109;
  wire [1:0]write_pointer_vi;
  wire [1:0]write_pointer_vi_loa_reg_1131;
  wire [1:0]write_pointer_vo;
  wire [1:0]write_pointer_vo_loa_reg_1142;
  wire [3:2]zext_ln127_1_fu_1005_p1;
  wire [8:2]zext_ln140_1_fu_942_p1;
  wire [0:0]NLW_ram_reg_i_106_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_107_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_155_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_155_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_168_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_168_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_198_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_i_213_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_78_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_78_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_i_90_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_90_O_UNCONNECTED;

  FDRE \add_ln58_reg_1322_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[0]),
        .Q(add_ln58_reg_1322[0]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[1]),
        .Q(add_ln58_reg_1322[1]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[2]),
        .Q(add_ln58_reg_1322[2]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[3]),
        .Q(add_ln58_reg_1322[3]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[4]),
        .Q(add_ln58_reg_1322[4]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[5]),
        .Q(add_ln58_reg_1322[5]),
        .R(1'b0));
  FDRE \add_ln58_reg_1322_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .D(bk_0_reg_293[6]),
        .Q(add_ln58_reg_1322[6]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[0]),
        .Q(add_ln71_reg_1304[0]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[1]),
        .Q(add_ln71_reg_1304[1]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[2]),
        .Q(add_ln71_reg_1304[2]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[3]),
        .Q(add_ln71_reg_1304[3]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[4]),
        .Q(add_ln71_reg_1304[4]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[5]),
        .Q(add_ln71_reg_1304[5]),
        .R(1'b0));
  FDRE \add_ln71_reg_1304_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .D(be_0_reg_282[6]),
        .Q(add_ln71_reg_1304[6]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[0]),
        .Q(add_ln84_reg_1286[0]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[1]),
        .Q(add_ln84_reg_1286[1]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[2]),
        .Q(add_ln84_reg_1286[2]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[3]),
        .Q(add_ln84_reg_1286[3]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[4]),
        .Q(add_ln84_reg_1286[4]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[5]),
        .Q(add_ln84_reg_1286[5]),
        .R(1'b0));
  FDRE \add_ln84_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .D(vi_0_reg_271[6]),
        .Q(add_ln84_reg_1286[6]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[0]),
        .Q(add_ln97_reg_1268[0]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[1]),
        .Q(add_ln97_reg_1268[1]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[2]),
        .Q(add_ln97_reg_1268[2]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[3]),
        .Q(add_ln97_reg_1268[3]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[4]),
        .Q(add_ln97_reg_1268[4]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[5]),
        .Q(add_ln97_reg_1268[5]),
        .R(1'b0));
  FDRE \add_ln97_reg_1268_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(vo_0_reg_260[6]),
        .Q(add_ln97_reg_1268[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFAA08AA08)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I4(grp_start_tx_fu_119_ap_start_reg),
        .I5(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg),
        .I1(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[0]),
        .I2(idle_waited_0_reg_109),
        .I3(grp_start_tx_fu_119_ap_start_reg_reg),
        .I4(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .O(grp_initial_edca_process_fu_240_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(\vo4_0_reg_304_reg[0]_0 ),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(vo4_0_reg_304[0]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[6]),
        .I3(vo4_0_reg_304[4]),
        .I4(\ap_CS_fsm[10]_i_3_n_1 ),
        .O(\vo4_0_reg_304_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(ap_CS_fsm_state10),
        .I1(vo4_0_reg_304[1]),
        .I2(vo4_0_reg_304[5]),
        .I3(vo4_0_reg_304[3]),
        .O(\ap_CS_fsm[10]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_NS_fsm150_out),
        .O(ap_NS_fsm[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1__2 
       (.I0(\vi3_0_reg_316_reg[5]_0 ),
        .I1(ap_CS_fsm_state12),
        .O(\ap_CS_fsm[12]_i_1__2_n_1 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[3]),
        .I2(ap_CS_fsm_state12),
        .I3(vi3_0_reg_316[1]),
        .I4(\ap_CS_fsm[12]_i_3_n_1 ),
        .O(\vi3_0_reg_316_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[6]),
        .I2(vi3_0_reg_316[2]),
        .I3(vi3_0_reg_316[0]),
        .O(\ap_CS_fsm[12]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_NS_fsm155_out),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_state14),
        .I1(\be2_0_reg_328_reg[3]_0 ),
        .O(ap_NS_fsm[14]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[5]),
        .I2(be2_0_reg_328[2]),
        .I3(be2_0_reg_328[4]),
        .I4(\ap_CS_fsm[14]_i_3_n_1 ),
        .O(\be2_0_reg_328_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[14]_i_3 
       (.I0(be2_0_reg_328[1]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[6]),
        .I3(ap_CS_fsm_state14),
        .O(\ap_CS_fsm[14]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_NS_fsm161_out),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(\bk1_0_reg_340_reg[2]_0 ),
        .O(ap_NS_fsm[16]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[16]_i_2 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[4]),
        .I2(bk1_0_reg_340[3]),
        .I3(bk1_0_reg_340[5]),
        .I4(\ap_CS_fsm[16]_i_3_n_1 ),
        .O(\bk1_0_reg_340_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[16]_i_3 
       (.I0(bk1_0_reg_340[1]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[6]),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[16]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\ap_CS_fsm[17]_i_2_n_1 ),
        .I1(p_57_in),
        .I2(grp_start_tx_fu_119_available_spaces_be_o_ap_vld),
        .I3(\ap_CS_fsm[17]_i_4_n_1 ),
        .I4(grp_start_tx_fu_119_available_spaces_bk_o_ap_vld),
        .I5(grp_start_tx_fu_119_available_spaces_vo_o_ap_vld),
        .O(ap_NS_fsm[17]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_11 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_1 ),
        .I2(be_0_reg_282[5]),
        .I3(be_0_reg_282[4]),
        .I4(be_0_reg_282[2]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \ap_CS_fsm[17]_i_12 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm[4]_i_2_n_1 ),
        .I2(vi_0_reg_271[6]),
        .I3(vi_0_reg_271[5]),
        .I4(vi_0_reg_271[2]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_13 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[8]_i_2_n_1 ),
        .I2(bk_0_reg_293[5]),
        .I3(bk_0_reg_293[4]),
        .I4(bk_0_reg_293[2]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[17]_i_14 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_1 ),
        .I2(vo_0_reg_260[5]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[2]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0ACF0AC0FACFFAC0)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(\ap_CS_fsm_reg[17]_2 ),
        .I1(\ap_CS_fsm_reg[17]_3 ),
        .I2(add_ln368_reg_90[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(\ap_CS_fsm_reg[17]_4 ),
        .I5(\ap_CS_fsm_reg[17]_5 ),
        .O(\ap_CS_fsm[17]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_3 
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(\be2_0_reg_328_reg[3]_0 ),
        .O(grp_start_tx_fu_119_available_spaces_be_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[17]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\vi3_0_reg_316_reg[5]_0 ),
        .O(\ap_CS_fsm[17]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_5 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(\bk1_0_reg_340_reg[2]_0 ),
        .O(grp_start_tx_fu_119_available_spaces_bk_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[17]_i_6 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\vo4_0_reg_304_reg[0]_0 ),
        .O(grp_start_tx_fu_119_available_spaces_vo_o_ap_vld));
  LUT6 #(
    .INIT(64'h8D888D8DDDDDDDDD)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(grp_start_tx_fu_119_ap_start_reg),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAA8AAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2_n_1 ),
        .I2(vo_0_reg_260[5]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[2]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(vo_0_reg_260[1]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[6]),
        .I3(vo_0_reg_260[4]),
        .O(\ap_CS_fsm[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(\ap_CS_fsm[4]_i_2_n_1 ),
        .I1(vi_0_reg_271[6]),
        .I2(vi_0_reg_271[5]),
        .I3(vi_0_reg_271[2]),
        .I4(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[4]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(vi_0_reg_271[1]),
        .I1(vi_0_reg_271[0]),
        .I2(vi_0_reg_271[4]),
        .I3(vi_0_reg_271[3]),
        .O(\ap_CS_fsm[4]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(\mac_frame_address0[0] [0]),
        .I1(grp_initial_edca_process_fu_240_ap_start_reg_reg),
        .I2(\mac_frame_address0[0] [1]),
        .O(\ap_CS_fsm_reg[16]_0 [0]));
  LUT6 #(
    .INIT(64'h8A8AFF8A00000000)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(grp_start_tx_fu_119_ap_start_reg_reg),
        .I2(idle_waited_0_reg_109),
        .I3(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[0]),
        .I4(grp_initial_edca_process_fu_240_ap_start_reg),
        .I5(\mac_frame_address0[0] [1]),
        .O(\ap_CS_fsm_reg[16]_0 [1]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(\ap_CS_fsm[6]_i_2_n_1 ),
        .I1(be_0_reg_282[5]),
        .I2(be_0_reg_282[4]),
        .I3(be_0_reg_282[2]),
        .I4(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[6]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(be_0_reg_282[1]),
        .I1(be_0_reg_282[0]),
        .I2(be_0_reg_282[6]),
        .I3(be_0_reg_282[3]),
        .O(\ap_CS_fsm[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(\ap_CS_fsm[8]_i_2_n_1 ),
        .I1(bk_0_reg_293[5]),
        .I2(bk_0_reg_293[4]),
        .I3(bk_0_reg_293[2]),
        .I4(ap_CS_fsm_state8),
        .O(\ap_CS_fsm[8]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(bk_0_reg_293[1]),
        .I1(bk_0_reg_293[0]),
        .I2(bk_0_reg_293[6]),
        .I3(bk_0_reg_293[3]),
        .O(\ap_CS_fsm[8]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(ap_NS_fsm145_out),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[12]_i_1__2_n_1 ),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__3_n_1 ),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__2_n_1 ),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[8]_i_1__2_n_1 ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFF777F00002220)) 
    \available_spaces_be[0]_i_4 
       (.I0(Q[1]),
        .I1(available_spaces_be_s_reg_1114[0]),
        .I2(\be2_0_reg_328_reg[3]_0 ),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_be[0]),
        .O(grp_initial_edca_process_fu_240_available_spaces_be_o[0]));
  LUT6 #(
    .INIT(64'h50F8FA70FA7050F8)) 
    \available_spaces_be[1]_i_5 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(available_spaces_be[1]),
        .I3(\be2_0_reg_328_reg[3]_0 ),
        .I4(available_spaces_be_s_reg_1114[1]),
        .I5(available_spaces_be_s_reg_1114[0]),
        .O(grp_start_tx_fu_119_available_spaces_be_o));
  LUT6 #(
    .INIT(64'hFFFFDDDF00008880)) 
    \available_spaces_be[2]_i_10 
       (.I0(Q[1]),
        .I1(\available_spaces_be[2]_i_12_n_1 ),
        .I2(\be2_0_reg_328_reg[3]_0 ),
        .I3(\ap_CS_fsm_reg[5]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_be[2]),
        .O(grp_initial_edca_process_fu_240_available_spaces_be_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_be[2]_i_11 
       (.I0(\be2_0_reg_328_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_109),
        .O(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h4EEAA004)) 
    \available_spaces_be[2]_i_12 
       (.I0(\be2_0_reg_328_reg[3]_0 ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(available_spaces_be_s_reg_1114[1]),
        .I3(available_spaces_be_s_reg_1114[0]),
        .I4(available_spaces_be_s_reg_1114[2]),
        .O(\available_spaces_be[2]_i_12_n_1 ));
  FDRE \available_spaces_be_s_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[0]),
        .Q(available_spaces_be_s_reg_1114[0]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[1]),
        .Q(available_spaces_be_s_reg_1114[1]),
        .R(1'b0));
  FDRE \available_spaces_be_s_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_be[2]),
        .Q(available_spaces_be_s_reg_1114[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF777F00002220)) 
    \available_spaces_bk[0]_i_4 
       (.I0(Q[1]),
        .I1(available_spaces_bk_s_reg_1103[0]),
        .I2(\bk1_0_reg_340_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_bk[0]),
        .O(grp_initial_edca_process_fu_240_available_spaces_bk_o[0]));
  LUT6 #(
    .INIT(64'h50F8FA70FA7050F8)) 
    \available_spaces_bk[1]_i_5 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(available_spaces_bk[1]),
        .I3(\bk1_0_reg_340_reg[2]_0 ),
        .I4(available_spaces_bk_s_reg_1103[0]),
        .I5(available_spaces_bk_s_reg_1103[1]),
        .O(grp_start_tx_fu_119_available_spaces_bk_o));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_bk[2]_i_10 
       (.I0(\bk1_0_reg_340_reg[2]_0 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_109),
        .O(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7E812A80)) 
    \available_spaces_bk[2]_i_11 
       (.I0(\bk1_0_reg_340_reg[2]_0 ),
        .I1(available_spaces_bk_s_reg_1103[1]),
        .I2(available_spaces_bk_s_reg_1103[0]),
        .I3(available_spaces_bk_s_reg_1103[2]),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .O(\available_spaces_bk[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFDDDF00008880)) 
    \available_spaces_bk[2]_i_9 
       (.I0(Q[1]),
        .I1(\available_spaces_bk[2]_i_11_n_1 ),
        .I2(\bk1_0_reg_340_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_bk[2]),
        .O(grp_initial_edca_process_fu_240_available_spaces_bk_o[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \available_spaces_bk_s_reg_1103[2]_i_1 
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(p_57_in));
  FDRE \available_spaces_bk_s_reg_1103_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[0]),
        .Q(available_spaces_bk_s_reg_1103[0]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[1]),
        .Q(available_spaces_bk_s_reg_1103[1]),
        .R(1'b0));
  FDRE \available_spaces_bk_s_reg_1103_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_bk[2]),
        .Q(available_spaces_bk_s_reg_1103[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF77F700002202)) 
    \available_spaces_vi[0]_i_4 
       (.I0(Q[1]),
        .I1(available_spaces_vi_s_reg_1125[0]),
        .I2(\vi3_0_reg_316_reg[5]_0 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_vi[0]),
        .O(grp_initial_edca_process_fu_240_available_spaces_vi_o[0]));
  LUT6 #(
    .INIT(64'hCA8A3ABA3ABACA8A)) 
    \available_spaces_vi[1]_i_5 
       (.I0(available_spaces_vi[1]),
        .I1(\vi3_0_reg_316_reg[5]_0 ),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(available_spaces_vi_s_reg_1125[1]),
        .I5(available_spaces_vi_s_reg_1125[0]),
        .O(grp_start_tx_fu_119_available_spaces_vi_o));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \available_spaces_vi[2]_i_10 
       (.I0(\vi3_0_reg_316_reg[5]_0 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_109),
        .O(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld));
  LUT6 #(
    .INIT(64'h1E87000000870000)) 
    \available_spaces_vi[2]_i_11 
       (.I0(available_spaces_vi_s_reg_1125[1]),
        .I1(available_spaces_vi_s_reg_1125[0]),
        .I2(available_spaces_vi_s_reg_1125[2]),
        .I3(\vi3_0_reg_316_reg[5]_0 ),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(\available_spaces_vi[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF33F300002202)) 
    \available_spaces_vi[2]_i_9 
       (.I0(Q[1]),
        .I1(\available_spaces_vi[2]_i_11_n_1 ),
        .I2(\vi3_0_reg_316_reg[5]_0 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_vi[2]),
        .O(grp_initial_edca_process_fu_240_available_spaces_vi_o[1]));
  FDRE \available_spaces_vi_s_reg_1125_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[0]),
        .Q(available_spaces_vi_s_reg_1125[0]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[1]),
        .Q(available_spaces_vi_s_reg_1125[1]),
        .R(1'b0));
  FDRE \available_spaces_vi_s_reg_1125_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vi[2]),
        .Q(available_spaces_vi_s_reg_1125[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF777F00002220)) 
    \available_spaces_vo[0]_i_4 
       (.I0(Q[1]),
        .I1(available_spaces_vo_s_reg_1136[0]),
        .I2(\vo4_0_reg_304_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_vo[0]),
        .O(grp_initial_edca_process_fu_240_available_spaces_vo_o[0]));
  LUT6 #(
    .INIT(64'h30F8FC70FC7030F8)) 
    \available_spaces_vo[1]_i_5 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[1]),
        .I2(available_spaces_vo[1]),
        .I3(\vo4_0_reg_304_reg[0]_0 ),
        .I4(available_spaces_vo_s_reg_1136[0]),
        .I5(available_spaces_vo_s_reg_1136[1]),
        .O(grp_start_tx_fu_119_available_spaces_vo_o));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \available_spaces_vo[2]_i_10 
       (.I0(\vo4_0_reg_304_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(idle_waited_0_reg_109),
        .O(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7E812A80)) 
    \available_spaces_vo[2]_i_11 
       (.I0(\vo4_0_reg_304_reg[0]_0 ),
        .I1(available_spaces_vo_s_reg_1136[1]),
        .I2(available_spaces_vo_s_reg_1136[0]),
        .I3(available_spaces_vo_s_reg_1136[2]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(\available_spaces_vo[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFDDDF00008880)) 
    \available_spaces_vo[2]_i_9 
       (.I0(Q[1]),
        .I1(\available_spaces_vo[2]_i_11_n_1 ),
        .I2(\vo4_0_reg_304_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\available_spaces_vo[0]_i_3 ),
        .I5(available_spaces_vo[2]),
        .O(grp_initial_edca_process_fu_240_available_spaces_vo_o[1]));
  FDRE \available_spaces_vo_s_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[0]),
        .Q(available_spaces_vo_s_reg_1136[0]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[1]),
        .Q(available_spaces_vo_s_reg_1136[1]),
        .R(1'b0));
  FDRE \available_spaces_vo_s_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(available_spaces_vo[2]),
        .Q(available_spaces_vo_s_reg_1136[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \be2_0_reg_328[6]_i_1 
       (.I0(available_spaces_be[1]),
        .I1(available_spaces_be[2]),
        .I2(available_spaces_be[0]),
        .I3(p_57_in),
        .I4(add_ln368_reg_90[1]),
        .I5(add_ln368_reg_90[0]),
        .O(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[0]),
        .Q(be2_0_reg_328[0]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[1]),
        .Q(be2_0_reg_328[1]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[2]),
        .Q(be2_0_reg_328[2]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[3]),
        .Q(be2_0_reg_328[3]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[4]),
        .Q(be2_0_reg_328[4]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[5]),
        .Q(be2_0_reg_328[5]),
        .R(ap_NS_fsm155_out));
  FDRE \be2_0_reg_328_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(be_reg_1356[6]),
        .Q(be2_0_reg_328[6]),
        .R(ap_NS_fsm155_out));
  FDRE \be_0_reg_282_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[0]),
        .Q(be_0_reg_282[0]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[1]),
        .Q(be_0_reg_282[1]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[2]),
        .Q(be_0_reg_282[2]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[3]),
        .Q(be_0_reg_282[3]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[4]),
        .Q(be_0_reg_282[4]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[5]),
        .Q(be_0_reg_282[5]),
        .R(1'b0));
  FDRE \be_0_reg_282_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(be_1_reg_1294[6]),
        .Q(be_0_reg_282[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \be_1_reg_1294[0]_i_1 
       (.I0(be_0_reg_282[0]),
        .O(be_1_fu_754_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_1_reg_1294[1]_i_1 
       (.I0(be_0_reg_282[0]),
        .I1(be_0_reg_282[1]),
        .O(be_1_fu_754_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[2]_i_1__0 
       (.I0(be_0_reg_282[2]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .O(\be_1_reg_1294[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_1_reg_1294[3]_i_1 
       (.I0(be_0_reg_282[3]),
        .I1(be_0_reg_282[1]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[2]),
        .O(be_1_fu_754_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \be_1_reg_1294[4]_i_1 
       (.I0(be_0_reg_282[2]),
        .I1(be_0_reg_282[0]),
        .I2(be_0_reg_282[1]),
        .I3(be_0_reg_282[3]),
        .I4(be_0_reg_282[4]),
        .O(be_1_fu_754_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_1_reg_1294[5]_i_1 
       (.I0(be_0_reg_282[5]),
        .I1(be_0_reg_282[2]),
        .I2(be_0_reg_282[0]),
        .I3(be_0_reg_282[1]),
        .I4(be_0_reg_282[3]),
        .I5(be_0_reg_282[4]),
        .O(be_1_fu_754_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \be_1_reg_1294[6]_i_1 
       (.I0(be_0_reg_282[6]),
        .I1(\be_1_reg_1294[6]_i_2_n_1 ),
        .I2(be_0_reg_282[5]),
        .O(be_1_fu_754_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \be_1_reg_1294[6]_i_2 
       (.I0(be_0_reg_282[4]),
        .I1(be_0_reg_282[3]),
        .I2(be_0_reg_282[1]),
        .I3(be_0_reg_282[0]),
        .I4(be_0_reg_282[2]),
        .O(\be_1_reg_1294[6]_i_2_n_1 ));
  FDRE \be_1_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[0]),
        .Q(be_1_reg_1294[0]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[1]),
        .Q(be_1_reg_1294[1]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\be_1_reg_1294[2]_i_1__0_n_1 ),
        .Q(be_1_reg_1294[2]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[3]),
        .Q(be_1_reg_1294[3]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[4]),
        .Q(be_1_reg_1294[4]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[5]),
        .Q(be_1_reg_1294[5]),
        .R(1'b0));
  FDRE \be_1_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(be_1_fu_754_p2[6]),
        .Q(be_1_reg_1294[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \be_reg_1356[0]_i_1 
       (.I0(be2_0_reg_328[0]),
        .O(be_fu_994_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \be_reg_1356[1]_i_1 
       (.I0(be2_0_reg_328[0]),
        .I1(be2_0_reg_328[1]),
        .O(be_fu_994_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \be_reg_1356[2]_i_1 
       (.I0(be2_0_reg_328[2]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .O(be_fu_994_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \be_reg_1356[3]_i_1 
       (.I0(be2_0_reg_328[3]),
        .I1(be2_0_reg_328[1]),
        .I2(be2_0_reg_328[0]),
        .I3(be2_0_reg_328[2]),
        .O(be_fu_994_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \be_reg_1356[4]_i_1 
       (.I0(be2_0_reg_328[2]),
        .I1(be2_0_reg_328[0]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[3]),
        .I4(be2_0_reg_328[4]),
        .O(be_fu_994_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \be_reg_1356[5]_i_1 
       (.I0(be2_0_reg_328[5]),
        .I1(be2_0_reg_328[2]),
        .I2(be2_0_reg_328[0]),
        .I3(be2_0_reg_328[1]),
        .I4(be2_0_reg_328[3]),
        .I5(be2_0_reg_328[4]),
        .O(be_fu_994_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \be_reg_1356[6]_i_1 
       (.I0(be2_0_reg_328[6]),
        .I1(\be_reg_1356[6]_i_2_n_1 ),
        .I2(be2_0_reg_328[5]),
        .O(be_fu_994_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \be_reg_1356[6]_i_2 
       (.I0(be2_0_reg_328[4]),
        .I1(be2_0_reg_328[3]),
        .I2(be2_0_reg_328[1]),
        .I3(be2_0_reg_328[0]),
        .I4(be2_0_reg_328[2]),
        .O(\be_reg_1356[6]_i_2_n_1 ));
  FDRE \be_reg_1356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[0]),
        .Q(be_reg_1356[0]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[1]),
        .Q(be_reg_1356[1]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[2]),
        .Q(be_reg_1356[2]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[3]),
        .Q(be_reg_1356[3]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[4]),
        .Q(be_reg_1356[4]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[5]),
        .Q(be_reg_1356[5]),
        .R(1'b0));
  FDRE \be_reg_1356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(be_fu_994_p2[6]),
        .Q(be_reg_1356[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000FB00000000)) 
    \bk1_0_reg_340[6]_i_1 
       (.I0(available_spaces_bk[1]),
        .I1(available_spaces_bk[2]),
        .I2(available_spaces_bk[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(add_ln368_reg_90[0]),
        .I5(p_57_in),
        .O(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[0]),
        .Q(bk1_0_reg_340[0]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[1]),
        .Q(bk1_0_reg_340[1]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[2]),
        .Q(bk1_0_reg_340[2]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[3]),
        .Q(bk1_0_reg_340[3]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[4]),
        .Q(bk1_0_reg_340[4]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[5]),
        .Q(bk1_0_reg_340[5]),
        .R(ap_NS_fsm161_out));
  FDRE \bk1_0_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(bk_reg_1369[6]),
        .Q(bk1_0_reg_340[6]),
        .R(ap_NS_fsm161_out));
  FDRE \bk_0_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[0]),
        .Q(bk_0_reg_293[0]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[1]),
        .Q(bk_0_reg_293[1]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[2]),
        .Q(bk_0_reg_293[2]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[3]),
        .Q(bk_0_reg_293[3]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[4]),
        .Q(bk_0_reg_293[4]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[5]),
        .Q(bk_0_reg_293[5]),
        .R(1'b0));
  FDRE \bk_0_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(bk_1_reg_1312[6]),
        .Q(bk_0_reg_293[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \bk_1_reg_1312[0]_i_1 
       (.I0(bk_0_reg_293[0]),
        .O(bk_1_fu_816_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_1_reg_1312[1]_i_1 
       (.I0(bk_0_reg_293[0]),
        .I1(bk_0_reg_293[1]),
        .O(bk_1_fu_816_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[2]_i_1__0 
       (.I0(bk_0_reg_293[2]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .O(\bk_1_reg_1312[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_1_reg_1312[3]_i_1 
       (.I0(bk_0_reg_293[3]),
        .I1(bk_0_reg_293[1]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[2]),
        .O(bk_1_fu_816_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bk_1_reg_1312[4]_i_1 
       (.I0(bk_0_reg_293[2]),
        .I1(bk_0_reg_293[0]),
        .I2(bk_0_reg_293[1]),
        .I3(bk_0_reg_293[3]),
        .I4(bk_0_reg_293[4]),
        .O(bk_1_fu_816_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_1_reg_1312[5]_i_1 
       (.I0(bk_0_reg_293[5]),
        .I1(bk_0_reg_293[2]),
        .I2(bk_0_reg_293[0]),
        .I3(bk_0_reg_293[1]),
        .I4(bk_0_reg_293[3]),
        .I5(bk_0_reg_293[4]),
        .O(bk_1_fu_816_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_1_reg_1312[6]_i_1 
       (.I0(bk_0_reg_293[6]),
        .I1(\bk_1_reg_1312[6]_i_2_n_1 ),
        .I2(bk_0_reg_293[5]),
        .O(bk_1_fu_816_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_1_reg_1312[6]_i_2 
       (.I0(bk_0_reg_293[4]),
        .I1(bk_0_reg_293[3]),
        .I2(bk_0_reg_293[1]),
        .I3(bk_0_reg_293[0]),
        .I4(bk_0_reg_293[2]),
        .O(\bk_1_reg_1312[6]_i_2_n_1 ));
  FDRE \bk_1_reg_1312_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[0]),
        .Q(bk_1_reg_1312[0]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[1]),
        .Q(bk_1_reg_1312[1]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(\bk_1_reg_1312[2]_i_1__0_n_1 ),
        .Q(bk_1_reg_1312[2]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[3]),
        .Q(bk_1_reg_1312[3]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[4]),
        .Q(bk_1_reg_1312[4]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[5]),
        .Q(bk_1_reg_1312[5]),
        .R(1'b0));
  FDRE \bk_1_reg_1312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(bk_1_fu_816_p2[6]),
        .Q(bk_1_reg_1312[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bk_reg_1369[0]_i_1 
       (.I0(bk1_0_reg_340[0]),
        .O(bk_fu_1057_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bk_reg_1369[1]_i_1 
       (.I0(bk1_0_reg_340[0]),
        .I1(bk1_0_reg_340[1]),
        .O(bk_fu_1057_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[2]_i_1 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[1]),
        .O(bk_fu_1057_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bk_reg_1369[3]_i_1 
       (.I0(bk1_0_reg_340[3]),
        .I1(bk1_0_reg_340[1]),
        .I2(bk1_0_reg_340[0]),
        .I3(bk1_0_reg_340[2]),
        .O(bk_fu_1057_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bk_reg_1369[4]_i_1 
       (.I0(bk1_0_reg_340[2]),
        .I1(bk1_0_reg_340[0]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[3]),
        .I4(bk1_0_reg_340[4]),
        .O(bk_fu_1057_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bk_reg_1369[5]_i_1 
       (.I0(bk1_0_reg_340[5]),
        .I1(bk1_0_reg_340[2]),
        .I2(bk1_0_reg_340[0]),
        .I3(bk1_0_reg_340[1]),
        .I4(bk1_0_reg_340[3]),
        .I5(bk1_0_reg_340[4]),
        .O(bk_fu_1057_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \bk_reg_1369[6]_i_1 
       (.I0(bk1_0_reg_340[6]),
        .I1(\bk_reg_1369[6]_i_2_n_1 ),
        .I2(bk1_0_reg_340[5]),
        .O(bk_fu_1057_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \bk_reg_1369[6]_i_2 
       (.I0(bk1_0_reg_340[4]),
        .I1(bk1_0_reg_340[3]),
        .I2(bk1_0_reg_340[1]),
        .I3(bk1_0_reg_340[0]),
        .I4(bk1_0_reg_340[2]),
        .O(\bk_reg_1369[6]_i_2_n_1 ));
  FDRE \bk_reg_1369_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[0]),
        .Q(bk_reg_1369[0]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[1]),
        .Q(bk_reg_1369[1]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[2]),
        .Q(bk_reg_1369[2]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[3]),
        .Q(bk_reg_1369[3]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[4]),
        .Q(bk_reg_1369[4]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[5]),
        .Q(bk_reg_1369[5]),
        .R(1'b0));
  FDRE \bk_reg_1369_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(bk_fu_1057_p2[6]),
        .Q(bk_reg_1369[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2AAAFFFF2AAA0000)) 
    \current_txop_holder_o[0]_INST_0_i_2 
       (.I0(\current_txop_holder_o[0] ),
        .I1(idle_waited_0_reg_109),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(grp_start_tx_fu_119_ap_start_reg_reg),
        .I4(\ap_CS_fsm_reg[5]_1 ),
        .I5(current_txop_holder_i[0]),
        .O(\idle_waited_0_reg_109_reg[0] ));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \current_txop_holder_o[0]_INST_0_i_5 
       (.I0(grp_start_tx_fu_119_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(grp_start_tx_fu_119_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFD55FF55A800A800)) 
    \current_txop_holder_o[1]_INST_0_i_2 
       (.I0(\mac_frame_address0[0] [1]),
        .I1(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[2]),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[1]),
        .I3(\current_txop_holder_o[1]_INST_0_i_3_n_1 ),
        .I4(current_txop_holder_o_ap_vld),
        .I5(current_txop_holder_i[1]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT4 #(
    .INIT(16'h1555)) 
    \current_txop_holder_o[1]_INST_0_i_3 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[3]),
        .I1(idle_waited_0_reg_109),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(grp_start_tx_fu_119_ap_start_reg_reg),
        .O(\current_txop_holder_o[1]_INST_0_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hDD80)) 
    \current_txop_holder_o[2]_INST_0_i_3 
       (.I0(\mac_frame_address0[0] [1]),
        .I1(\current_txop_holder_o[2]_INST_0_i_5_n_1 ),
        .I2(current_txop_holder_o_ap_vld),
        .I3(current_txop_holder_i[2]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    \current_txop_holder_o[2]_INST_0_i_5 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[2]),
        .I1(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[1]),
        .I2(grp_start_tx_fu_119_ap_start_reg_reg),
        .I3(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I4(idle_waited_0_reg_109),
        .I5(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[3]),
        .O(\current_txop_holder_o[2]_INST_0_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    current_txop_holder_o_ap_vld_INST_0_i_2
       (.I0(\mac_frame_address0[0] [1]),
        .I1(\current_txop_holder_o[2]_INST_0_i_5_n_1 ),
        .I2(current_txop_holder_o_ap_vld),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg_i_1
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I1(grp_start_tx_fu_119_ap_start_reg),
        .I2(Q[0]),
        .I3(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .O(\ap_CS_fsm_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hFF2FFF00)) 
    grp_initial_edca_process_fu_240_ap_start_reg_i_1
       (.I0(idle_waited_0_reg_109),
        .I1(grp_start_tx_fu_119_ap_start_reg_reg),
        .I2(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I3(\mac_frame_address0[0] [0]),
        .I4(grp_initial_edca_process_fu_240_ap_start_reg),
        .O(\idle_waited_0_reg_109_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_start_tx_fu_119_ap_start_reg_i_1
       (.I0(grp_enqueue_dequeue_fram_fu_44_ap_ready),
        .I1(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(Q[1]),
        .I4(ap_NS_fsm118_out),
        .I5(grp_start_tx_fu_119_ap_start_reg),
        .O(\ap_CS_fsm_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[0]_INST_0 
       (.I0(\mac_frame_address0[6] [0]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[0]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[0]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[0]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[0]_INST_0_i_1 
       (.I0(\mac_frame_address0[0]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[0]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[0]),
        .I5(be2_0_reg_328[0]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[0]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[0]_INST_0_i_3 
       (.I0(vo_0_reg_260[0]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[0]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[0]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[0]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[0]_INST_0_i_4 
       (.I0(vo4_0_reg_304[0]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[0]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[0]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[0]_INST_0_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[1]_INST_0 
       (.I0(\mac_frame_address0[6] [1]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[1]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[1]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[1]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[1]_INST_0_i_1 
       (.I0(\mac_frame_address0[1]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[1]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[1]),
        .I5(be2_0_reg_328[1]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[1]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[1]_INST_0_i_3 
       (.I0(vo_0_reg_260[1]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[1]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[1]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[1]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[1]_INST_0_i_4 
       (.I0(vo4_0_reg_304[1]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[1]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[1]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[1]_INST_0_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[2]_INST_0 
       (.I0(\mac_frame_address0[6] [2]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[2]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[2]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[2]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[2]_INST_0_i_1 
       (.I0(\mac_frame_address0[2]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[2]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[2]),
        .I5(be2_0_reg_328[2]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[2]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[2]_INST_0_i_3 
       (.I0(vo_0_reg_260[2]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[2]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[2]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[2]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[2]_INST_0_i_4 
       (.I0(vo4_0_reg_304[2]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[2]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[2]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[2]_INST_0_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[3]_INST_0 
       (.I0(\mac_frame_address0[6] [3]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[3]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[3]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[3]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[3]_INST_0_i_1 
       (.I0(\mac_frame_address0[3]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[3]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[3]),
        .I5(be2_0_reg_328[3]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[3]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[3]_INST_0_i_3 
       (.I0(vo_0_reg_260[3]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[3]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[3]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[3]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[3]_INST_0_i_4 
       (.I0(vo4_0_reg_304[3]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[3]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[3]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[3]_INST_0_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[4]_INST_0 
       (.I0(\mac_frame_address0[6] [4]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[4]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[4]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[4]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[4]_INST_0_i_1 
       (.I0(\mac_frame_address0[4]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[4]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[4]),
        .I5(be2_0_reg_328[4]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[4]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[4]_INST_0_i_3 
       (.I0(vo_0_reg_260[4]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[4]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[4]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[4]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[4]_INST_0_i_4 
       (.I0(vo4_0_reg_304[4]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[4]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[4]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[4]_INST_0_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \mac_frame_address0[5]_INST_0 
       (.I0(\mac_frame_address0[6] [5]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(grp_initial_edca_process_fu_240_frame_to_transfer_address0[5]),
        .I3(\mac_frame_address0[0] [4]),
        .I4(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0[5]),
        .I5(\mac_frame_address0[0] [2]),
        .O(mac_frame_address0[5]));
  LUT6 #(
    .INIT(64'hFEFFBABBEEEFAAAB)) 
    \mac_frame_address0[5]_INST_0_i_1 
       (.I0(\mac_frame_address0[5]_INST_0_i_3_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state15),
        .I3(\mac_frame_address0[5]_INST_0_i_4_n_1 ),
        .I4(bk1_0_reg_340[5]),
        .I5(be2_0_reg_328[5]),
        .O(grp_initial_edca_process_fu_240_frame_to_transfer_address0[5]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[5]_INST_0_i_3 
       (.I0(vo_0_reg_260[5]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[5]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[5]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[5]_INST_0_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D3F1D3F)) 
    \mac_frame_address0[5]_INST_0_i_4 
       (.I0(vo4_0_reg_304[5]),
        .I1(ap_CS_fsm_state13),
        .I2(vi3_0_reg_316[5]),
        .I3(ap_CS_fsm_state11),
        .I4(bk_0_reg_293[5]),
        .I5(ap_CS_fsm_state8),
        .O(\mac_frame_address0[5]_INST_0_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mac_frame_address0[6]_INST_0 
       (.I0(\mac_frame_address0[6] [6]),
        .I1(\mac_frame_address0[0] [3]),
        .I2(\mac_frame_address0[6]_INST_0_i_1_n_1 ),
        .O(mac_frame_address0[6]));
  LUT6 #(
    .INIT(64'h00000000FEFEFE0E)) 
    \mac_frame_address0[6]_INST_0_i_1 
       (.I0(\mac_frame_address0[6]_INST_0_i_2_n_1 ),
        .I1(\mac_frame_address0[6]_INST_0_i_3_n_1 ),
        .I2(\mac_frame_address0[0] [4]),
        .I3(\mac_frame_address0[6]_0 ),
        .I4(\mac_frame_address0[6]_1 ),
        .I5(\mac_frame_address0[0] [2]),
        .O(\mac_frame_address0[6]_INST_0_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAACCAA00AACCAA0F)) 
    \mac_frame_address0[6]_INST_0_i_2 
       (.I0(bk1_0_reg_340[6]),
        .I1(be2_0_reg_328[6]),
        .I2(\mac_frame_address0[6]_INST_0_i_6_n_1 ),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state15),
        .I5(\mac_frame_address0[6]_INST_0_i_7_n_1 ),
        .O(\mac_frame_address0[6]_INST_0_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \mac_frame_address0[6]_INST_0_i_3 
       (.I0(vo_0_reg_260[6]),
        .I1(ap_CS_fsm_state4),
        .I2(vi_0_reg_271[6]),
        .I3(ap_CS_fsm_state6),
        .I4(be_0_reg_282[6]),
        .I5(mac_frame_ce0_INST_0_i_3_n_1),
        .O(\mac_frame_address0[6]_INST_0_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h0035FF35)) 
    \mac_frame_address0[6]_INST_0_i_6 
       (.I0(bk_0_reg_293[6]),
        .I1(vo4_0_reg_304[6]),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state13),
        .I4(vi3_0_reg_316[6]),
        .O(\mac_frame_address0[6]_INST_0_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mac_frame_address0[6]_INST_0_i_7 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_state11),
        .I2(ap_CS_fsm_state8),
        .O(\mac_frame_address0[6]_INST_0_i_7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mac_frame_ce0_INST_0
       (.I0(mac_frame_ce0_INST_0_i_1_n_1),
        .I1(mac_frame_ce0_0),
        .I2(\mac_frame_address0[0] [3]),
        .I3(\mac_frame_address0[0] [2]),
        .O(mac_frame_ce0));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    mac_frame_ce0_INST_0_i_1
       (.I0(mac_frame_ce0_INST_0_i_3_n_1),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state6),
        .I4(\mac_frame_address0[0] [1]),
        .I5(\mac_frame_address0[0] [4]),
        .O(mac_frame_ce0_INST_0_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mac_frame_ce0_INST_0_i_3
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state15),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_state11),
        .I4(ap_CS_fsm_state13),
        .O(mac_frame_ce0_INST_0_i_3_n_1));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mac_frame_we0_INST_0_i_3
       (.I0(ap_CS_fsm_state11),
        .I1(ap_CS_fsm_state13),
        .O(\ap_CS_fsm_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    mac_frame_we0_INST_0_i_4
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .O(\ap_CS_fsm_reg[14]_0 ));
  FDRE \mul_ln114_reg_1250_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [4]),
        .Q(mul_ln114_reg_1250[8]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [3]),
        .Q(mul_ln114_reg_1250[7]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [2]),
        .Q(mul_ln114_reg_1250[6]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [1]),
        .Q(mul_ln114_reg_1250[5]),
        .R(1'b0));
  FDRE \mul_ln114_reg_1250_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm161_out),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [0]),
        .Q(mul_ln114_reg_1250[3]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [4]),
        .Q(mul_ln127_reg_1242_reg[8]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [3]),
        .Q(mul_ln127_reg_1242_reg[7]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [2]),
        .Q(mul_ln127_reg_1242_reg[6]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [1]),
        .Q(mul_ln127_reg_1242_reg[5]),
        .R(1'b0));
  FDRE \mul_ln127_reg_1242_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm155_out),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [0]),
        .Q(mul_ln127_reg_1242_reg[3]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [4]),
        .Q(mul_ln140_reg_1234_reg[8]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [3]),
        .Q(mul_ln140_reg_1234_reg[7]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [2]),
        .Q(mul_ln140_reg_1234_reg[6]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [1]),
        .Q(mul_ln140_reg_1234_reg[5]),
        .R(1'b0));
  FDRE \mul_ln140_reg_1234_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm150_out),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [0]),
        .Q(mul_ln140_reg_1234_reg[3]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111103] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [4]),
        .Q(mul_ln153_reg_1226_reg[8]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111104] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [3]),
        .Q(mul_ln153_reg_1226_reg[7]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111105] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [2]),
        .Q(mul_ln153_reg_1226_reg[6]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111106] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [1]),
        .Q(mul_ln153_reg_1226_reg[5]),
        .R(1'b0));
  FDRE \mul_ln153_reg_1226_reg[-1111111108] 
       (.C(ap_clk),
        .CE(ap_NS_fsm145_out),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [0]),
        .Q(mul_ln153_reg_1226_reg[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AAAA0082)) 
    ram_reg_i_105
       (.I0(ram_reg_i_197_n_1),
        .I1(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I2(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I3(ram_reg_i_199_n_1),
        .I4(ram_reg_i_200_n_1),
        .I5(ram_reg_i_122_n_1),
        .O(ram_reg_i_105_n_1));
  CARRY4 ram_reg_i_106
       (.CI(1'b0),
        .CO({ram_reg_i_106_n_1,ram_reg_i_106_n_2,ram_reg_i_106_n_3,ram_reg_i_106_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln127_reg_1242_reg[5],1'b0,mul_ln127_reg_1242_reg[3],mul_ln127_reg_1242_reg[5]}),
        .O({O,zext_ln127_1_fu_1005_p1[3],NLW_ram_reg_i_106_O_UNCONNECTED[0]}),
        .S({ram_reg_i_201_n_1,be2_0_reg_328[4],ram_reg_i_202_n_1,zext_ln127_1_fu_1005_p1[2]}));
  CARRY4 ram_reg_i_107
       (.CI(1'b0),
        .CO({ram_reg_i_107_n_1,ram_reg_i_107_n_2,ram_reg_i_107_n_3,ram_reg_i_107_n_4}),
        .CYINIT(1'b0),
        .DI(bk1_0_reg_340[5:2]),
        .O({ram_reg_i_107_n_5,ram_reg_i_107_n_6,ram_reg_i_107_n_7,NLW_ram_reg_i_107_O_UNCONNECTED[0]}),
        .S({ram_reg_i_204_n_1,bk1_0_reg_340[4],ram_reg_i_205_n_1,ram_reg_i_206_n_1}));
  LUT6 #(
    .INIT(64'hFFFFFFFF20202320)) 
    ram_reg_i_111
       (.I0(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state9),
        .I4(add_ln58_reg_1322[4]),
        .I5(ram_reg_i_210_n_1),
        .O(ram_reg_i_111_n_1));
  LUT6 #(
    .INIT(64'h00FFA3A3FFFFFFFF)) 
    ram_reg_i_112
       (.I0(add_ln84_reg_1286[4]),
        .I1(add_ln97_reg_1268[4]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln71_reg_1304[4]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_154_n_1),
        .O(ram_reg_i_112_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF02F2)) 
    ram_reg_i_117
       (.I0(ap_CS_fsm_state10),
        .I1(p_0_in[3]),
        .I2(ap_CS_fsm_state12),
        .I3(zext_ln140_1_fu_942_p1[3]),
        .I4(ap_CS_fsm_state14),
        .I5(ap_CS_fsm_state16),
        .O(ram_reg_i_117_n_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFEEEFE)) 
    ram_reg_i_118
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ram_reg_i_214_n_1),
        .I3(ap_CS_fsm_state9),
        .I4(add_ln58_reg_1322[3]),
        .O(ram_reg_i_118_n_1));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_122
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .O(ram_reg_i_122_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    ram_reg_i_123
       (.I0(add_ln58_reg_1322[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_217_n_1),
        .I3(ap_CS_fsm_state10),
        .I4(p_0_in[2]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_123_n_1));
  LUT6 #(
    .INIT(64'h60606F606F606060)) 
    ram_reg_i_124
       (.I0(bk1_0_reg_340[2]),
        .I1(mul_ln114_reg_1250[5]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(be2_0_reg_328[2]),
        .I5(mul_ln127_reg_1242_reg[5]),
        .O(ram_reg_i_124_n_1));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    ram_reg_i_129
       (.I0(ram_reg_i_220_n_1),
        .I1(add_ln58_reg_1322[1]),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_129_n_1));
  LUT6 #(
    .INIT(64'hFFB800B8FFFFFFFF)) 
    ram_reg_i_130
       (.I0(add_ln84_reg_1286[1]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[1]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[1]),
        .I5(ram_reg_i_154_n_1),
        .O(ram_reg_i_130_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB000B0)) 
    ram_reg_i_135
       (.I0(add_ln58_reg_1322[0]),
        .I1(ap_CS_fsm_state9),
        .I2(ram_reg_i_222_n_1),
        .I3(ap_CS_fsm_state10),
        .I4(vo4_0_reg_304[0]),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_135_n_1));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_136
       (.I0(bk1_0_reg_340[0]),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(be2_0_reg_328[0]),
        .O(ram_reg_i_136_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_140
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state9),
        .O(grp_initial_edca_process_fu_240_edca_queues_we0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_143
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(ram_reg_i_143_n_1));
  LUT5 #(
    .INIT(32'h04444444)) 
    ram_reg_i_144
       (.I0(zext_ln140_1_fu_942_p1[8]),
        .I1(ap_CS_fsm_state12),
        .I2(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I3(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I4(\mul_ln140_reg_1234_reg[-1111111105]_0 [1]),
        .O(ram_reg_i_144_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_153
       (.I0(mul_ln127_reg_1242_reg[6]),
        .I1(be2_0_reg_328[6]),
        .O(ram_reg_i_153_n_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_154
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state9),
        .O(ram_reg_i_154_n_1));
  CARRY4 ram_reg_i_155
       (.CI(ram_reg_i_198_n_1),
        .CO({NLW_ram_reg_i_155_CO_UNCONNECTED[3:2],ram_reg_i_155_n_3,ram_reg_i_155_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln153_reg_1226_reg[6]}),
        .O({NLW_ram_reg_i_155_O_UNCONNECTED[3],p_0_in[8],\mul_ln153_reg_1226_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln153_reg_1226_reg[8:7],ram_reg_i_224_n_1}));
  LUT5 #(
    .INIT(32'h7F00FFFF)) 
    ram_reg_i_165
       (.I0(add_ln71_reg_1304[5]),
        .I1(add_ln71_reg_1304[4]),
        .I2(add_ln71_reg_1304[6]),
        .I3(ap_CS_fsm_state7),
        .I4(ram_reg_i_154_n_1),
        .O(ram_reg_i_165_n_1));
  LUT6 #(
    .INIT(64'hFEAA0155FFFFFFFF)) 
    ram_reg_i_166
       (.I0(\mul_ln153_reg_1226_reg[-1111111105]_0 [1]),
        .I1(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I2(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I3(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I4(p_0_in[8]),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_166_n_1));
  CARRY4 ram_reg_i_168
       (.CI(ram_reg_i_213_n_1),
        .CO({NLW_ram_reg_i_168_CO_UNCONNECTED[3:2],ram_reg_i_168_n_3,ram_reg_i_168_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln140_reg_1234_reg[6]}),
        .O({NLW_ram_reg_i_168_O_UNCONNECTED[3],zext_ln140_1_fu_942_p1[8],\mul_ln140_reg_1234_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln140_reg_1234_reg[8:7],ram_reg_i_226_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_169
       (.I0(bk1_0_reg_340[6]),
        .I1(mul_ln114_reg_1250[6]),
        .O(ram_reg_i_169_n_1));
  LUT6 #(
    .INIT(64'h7F707F707F707070)) 
    ram_reg_i_175
       (.I0(add_ln84_reg_1286[5]),
        .I1(add_ln84_reg_1286[6]),
        .I2(ap_CS_fsm_state5),
        .I3(add_ln97_reg_1268[6]),
        .I4(add_ln97_reg_1268[4]),
        .I5(add_ln97_reg_1268[5]),
        .O(ram_reg_i_175_n_1));
  LUT6 #(
    .INIT(64'hDFDFDFFFFDFDFDDD)) 
    ram_reg_i_176
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .I2(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I3(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I4(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .I5(\mul_ln153_reg_1226_reg[-1111111105]_0 [1]),
        .O(ram_reg_i_176_n_1));
  LUT6 #(
    .INIT(64'h0FF0F0F011111111)) 
    ram_reg_i_177
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state10),
        .I2(\mul_ln140_reg_1234_reg[-1111111105]_0 [1]),
        .I3(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I4(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I5(ap_CS_fsm_state12),
        .O(ram_reg_i_177_n_1));
  LUT6 #(
    .INIT(64'h660066F0660066FF)) 
    ram_reg_i_178
       (.I0(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I1(\mul_ln140_reg_1234_reg[-1111111105]_0 [0]),
        .I2(add_ln58_reg_1322[6]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state10),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_178_n_1));
  LUT5 #(
    .INIT(32'hFBFBFBBF)) 
    ram_reg_i_179
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(\mul_ln153_reg_1226_reg[-1111111105]_0 [0]),
        .I3(\mul_ln153_reg_1226_reg[-1111111106]_0 [1]),
        .I4(\mul_ln153_reg_1226_reg[-1111111106]_0 [0]),
        .O(ram_reg_i_179_n_1));
  LUT6 #(
    .INIT(64'h37F7F7F7F7373737)) 
    ram_reg_i_180
       (.I0(ram_reg_i_227_n_1),
        .I1(ram_reg_i_154_n_1),
        .I2(ap_CS_fsm_state7),
        .I3(add_ln71_reg_1304[4]),
        .I4(add_ln71_reg_1304[5]),
        .I5(add_ln71_reg_1304[6]),
        .O(ram_reg_i_180_n_1));
  LUT6 #(
    .INIT(64'h88B8B8B8B8888888)) 
    ram_reg_i_181
       (.I0(ram_reg_i_90_n_8),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(O[0]),
        .I4(O[1]),
        .I5(\mul_ln127_reg_1242_reg[-1111111105]_0 [0]),
        .O(ram_reg_i_181_n_1));
  LUT6 #(
    .INIT(64'h1001FFFFFFFFFFFF)) 
    ram_reg_i_197
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[5]),
        .I4(ram_reg_i_154_n_1),
        .I5(ram_reg_i_233_n_1),
        .O(ram_reg_i_197_n_1));
  CARRY4 ram_reg_i_198
       (.CI(1'b0),
        .CO({ram_reg_i_198_n_1,ram_reg_i_198_n_2,ram_reg_i_198_n_3,ram_reg_i_198_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln153_reg_1226_reg[5],1'b0,mul_ln153_reg_1226_reg[3],mul_ln153_reg_1226_reg[5]}),
        .O({\mul_ln153_reg_1226_reg[-1111111106]_0 ,p_0_in[3],NLW_ram_reg_i_198_O_UNCONNECTED[0]}),
        .S({ram_reg_i_234_n_1,vo4_0_reg_304[4],ram_reg_i_235_n_1,ram_reg_i_236_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_199
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .O(ram_reg_i_199_n_1));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h555500F3)) 
    ram_reg_i_200
       (.I0(\mul_ln140_reg_1234_reg[-1111111106]_0 ),
        .I1(ap_CS_fsm_state9),
        .I2(add_ln58_reg_1322[5]),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state12),
        .O(ram_reg_i_200_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_201
       (.I0(mul_ln127_reg_1242_reg[5]),
        .I1(be2_0_reg_328[5]),
        .O(ram_reg_i_201_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_202
       (.I0(mul_ln127_reg_1242_reg[3]),
        .I1(be2_0_reg_328[3]),
        .O(ram_reg_i_202_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_203
       (.I0(mul_ln127_reg_1242_reg[5]),
        .I1(be2_0_reg_328[2]),
        .O(zext_ln127_1_fu_1005_p1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_204
       (.I0(bk1_0_reg_340[5]),
        .I1(mul_ln114_reg_1250[5]),
        .O(ram_reg_i_204_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_205
       (.I0(bk1_0_reg_340[3]),
        .I1(mul_ln114_reg_1250[3]),
        .O(ram_reg_i_205_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_206
       (.I0(bk1_0_reg_340[2]),
        .I1(mul_ln114_reg_1250[5]),
        .O(ram_reg_i_206_n_1));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    ram_reg_i_210
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(zext_ln140_1_fu_942_p1[4]),
        .I3(ap_CS_fsm_state12),
        .O(ram_reg_i_210_n_1));
  CARRY4 ram_reg_i_213
       (.CI(1'b0),
        .CO({ram_reg_i_213_n_1,ram_reg_i_213_n_2,ram_reg_i_213_n_3,ram_reg_i_213_n_4}),
        .CYINIT(1'b0),
        .DI({mul_ln140_reg_1234_reg[5],1'b0,mul_ln140_reg_1234_reg[3],mul_ln140_reg_1234_reg[5]}),
        .O({\mul_ln140_reg_1234_reg[-1111111106]_0 ,zext_ln140_1_fu_942_p1[4:3],NLW_ram_reg_i_213_O_UNCONNECTED[0]}),
        .S({ram_reg_i_241_n_1,vi3_0_reg_316[4],ram_reg_i_242_n_1,zext_ln140_1_fu_942_p1[2]}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_214
       (.I0(add_ln71_reg_1304[3]),
        .I1(ap_CS_fsm_state7),
        .I2(add_ln84_reg_1286[3]),
        .I3(ap_CS_fsm_state5),
        .I4(add_ln97_reg_1268[3]),
        .O(ram_reg_i_214_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_217
       (.I0(add_ln84_reg_1286[2]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[2]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[2]),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_217_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_218
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFF0FFF4FFFFFFF4)) 
    ram_reg_i_220
       (.I0(vo4_0_reg_304[1]),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state14),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state12),
        .I5(vi3_0_reg_316[1]),
        .O(ram_reg_i_220_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB800B8)) 
    ram_reg_i_222
       (.I0(add_ln84_reg_1286[0]),
        .I1(ap_CS_fsm_state5),
        .I2(add_ln97_reg_1268[0]),
        .I3(ap_CS_fsm_state7),
        .I4(add_ln71_reg_1304[0]),
        .I5(ap_CS_fsm_state9),
        .O(ram_reg_i_222_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_224
       (.I0(mul_ln153_reg_1226_reg[6]),
        .I1(vo4_0_reg_304[6]),
        .O(ram_reg_i_224_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_226
       (.I0(mul_ln140_reg_1234_reg[6]),
        .I1(vi3_0_reg_316[6]),
        .O(ram_reg_i_226_n_1));
  LUT6 #(
    .INIT(64'h99999999F0F0F00F)) 
    ram_reg_i_227
       (.I0(add_ln84_reg_1286[5]),
        .I1(add_ln84_reg_1286[6]),
        .I2(add_ln97_reg_1268[6]),
        .I3(add_ln97_reg_1268[4]),
        .I4(add_ln97_reg_1268[5]),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_227_n_1));
  LUT5 #(
    .INIT(32'h9999F0FF)) 
    ram_reg_i_233
       (.I0(add_ln71_reg_1304[4]),
        .I1(add_ln71_reg_1304[5]),
        .I2(add_ln84_reg_1286[5]),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state7),
        .O(ram_reg_i_233_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_234
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[5]),
        .O(ram_reg_i_234_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_235
       (.I0(mul_ln153_reg_1226_reg[3]),
        .I1(vo4_0_reg_304[3]),
        .O(ram_reg_i_235_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_236
       (.I0(mul_ln153_reg_1226_reg[5]),
        .I1(vo4_0_reg_304[2]),
        .O(ram_reg_i_236_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_241
       (.I0(mul_ln140_reg_1234_reg[5]),
        .I1(vi3_0_reg_316[5]),
        .O(ram_reg_i_241_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_242
       (.I0(mul_ln140_reg_1234_reg[3]),
        .I1(vi3_0_reg_316[3]),
        .O(ram_reg_i_242_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_i_243
       (.I0(mul_ln140_reg_1234_reg[5]),
        .I1(vi3_0_reg_316[2]),
        .O(zext_ln140_1_fu_942_p1[2]));
  MUXF7 ram_reg_i_27
       (.I0(ram_reg_i_67_n_1),
        .I1(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .O(\ap_CS_fsm_reg[13]_1 ),
        .S(\mac_frame_address0[0] [4]));
  MUXF7 ram_reg_i_28
       (.I0(grp_initial_edca_process_fu_240_edca_queues_address0[10]),
        .I1(grp_phy_txend_confirm_fu_292_edca_queues_address0[1]),
        .O(\ap_CS_fsm_reg[13]_0 ),
        .S(\mac_frame_address0[0] [4]));
  LUT6 #(
    .INIT(64'h0D000D0F0D000D00)) 
    ram_reg_i_34
       (.I0(ram_reg),
        .I1(\mul_ln127_reg_1242_reg[-1111111105]_0 [2]),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_i_79_n_1),
        .I5(ram_reg_i_80_n_1),
        .O(\ap_CS_fsm_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'hFFF4F0F40F040004)) 
    ram_reg_i_38
       (.I0(ram_reg_i_87_n_1),
        .I1(ram_reg_i_88_n_1),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state14),
        .I4(ram_reg_1),
        .I5(ram_reg_i_90_n_6),
        .O(\ap_CS_fsm_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hFEEEEEFEBAAAAABA)) 
    ram_reg_i_41
       (.I0(ram_reg_i_96_n_1),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state14),
        .I3(ram_reg_0),
        .I4(\mul_ln127_reg_1242_reg[-1111111105]_0 [1]),
        .I5(ram_reg_i_90_n_7),
        .O(\ap_CS_fsm_reg[15]_0 [6]));
  MUXF7 ram_reg_i_42
       (.I0(grp_initial_edca_process_fu_240_edca_queues_address0[6]),
        .I1(grp_phy_txend_confirm_fu_292_edca_queues_address0[0]),
        .O(\ap_CS_fsm_reg[13]_2 ),
        .S(\mac_frame_address0[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFBEAAAAAABEAA)) 
    ram_reg_i_47
       (.I0(ram_reg_i_105_n_1),
        .I1(O[0]),
        .I2(O[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_107_n_5),
        .O(\ap_CS_fsm_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFF4F4444444F44)) 
    ram_reg_i_50
       (.I0(ram_reg_i_111_n_1),
        .I1(ram_reg_i_112_n_1),
        .I2(O[0]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_107_n_6),
        .O(\ap_CS_fsm_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_53
       (.I0(ram_reg_i_117_n_1),
        .I1(ram_reg_i_118_n_1),
        .I2(zext_ln127_1_fu_1005_p1[3]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(ram_reg_i_107_n_7),
        .O(\ap_CS_fsm_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF14550000)) 
    ram_reg_i_57
       (.I0(ram_reg_i_122_n_1),
        .I1(mul_ln140_reg_1234_reg[5]),
        .I2(vi3_0_reg_316[2]),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_123_n_1),
        .I5(ram_reg_i_124_n_1),
        .O(\ap_CS_fsm_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    ram_reg_i_60
       (.I0(ram_reg_i_129_n_1),
        .I1(ram_reg_i_130_n_1),
        .I2(be2_0_reg_328[1]),
        .I3(ap_CS_fsm_state14),
        .I4(ap_CS_fsm_state16),
        .I5(bk1_0_reg_340[1]),
        .O(\ap_CS_fsm_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    ram_reg_i_63
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(vi3_0_reg_316[0]),
        .I3(ap_CS_fsm_state12),
        .I4(ram_reg_i_135_n_1),
        .I5(ram_reg_i_136_n_1),
        .O(\ap_CS_fsm_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    ram_reg_i_67
       (.I0(\mac_frame_address0[0] [1]),
        .I1(ap_CS_fsm_state12),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state16),
        .I4(ap_CS_fsm_state14),
        .I5(grp_initial_edca_process_fu_240_edca_queues_we0),
        .O(ram_reg_i_67_n_1));
  LUT6 #(
    .INIT(64'h000000000000FF01)) 
    ram_reg_i_69
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .I3(ram_reg_i_143_n_1),
        .I4(ram_reg_i_122_n_1),
        .I5(ram_reg_i_144_n_1),
        .O(grp_initial_edca_process_fu_240_edca_queues_address0[10]));
  CARRY4 ram_reg_i_78
       (.CI(ram_reg_i_106_n_1),
        .CO({NLW_ram_reg_i_78_CO_UNCONNECTED[3:2],ram_reg_i_78_n_3,ram_reg_i_78_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln127_reg_1242_reg[6]}),
        .O({NLW_ram_reg_i_78_O_UNCONNECTED[3],\mul_ln127_reg_1242_reg[-1111111105]_0 }),
        .S({1'b0,mul_ln127_reg_1242_reg[8:7],ram_reg_i_153_n_1}));
  LUT6 #(
    .INIT(64'h088888882AAAAAAA)) 
    ram_reg_i_79
       (.I0(ram_reg_i_154_n_1),
        .I1(ap_CS_fsm_state7),
        .I2(add_ln71_reg_1304[6]),
        .I3(add_ln71_reg_1304[4]),
        .I4(add_ln71_reg_1304[5]),
        .I5(ap_CS_fsm_state5),
        .O(ram_reg_i_79_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0200020F)) 
    ram_reg_i_80
       (.I0(p_0_in[8]),
        .I1(ram_reg_i_34_0),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state10),
        .I4(ap_CS_fsm_state9),
        .I5(ram_reg_i_144_n_1),
        .O(ram_reg_i_80_n_1));
  LUT6 #(
    .INIT(64'h00000000FFFF0155)) 
    ram_reg_i_87
       (.I0(ap_CS_fsm_state5),
        .I1(add_ln97_reg_1268[5]),
        .I2(add_ln97_reg_1268[4]),
        .I3(add_ln97_reg_1268[6]),
        .I4(ap_CS_fsm_state7),
        .I5(ram_reg_i_165_n_1),
        .O(ram_reg_i_87_n_1));
  LUT6 #(
    .INIT(64'hC355C355C355C3FF)) 
    ram_reg_i_88
       (.I0(ram_reg_i_166_n_1),
        .I1(ram_reg_i_38_0),
        .I2(zext_ln140_1_fu_942_p1[8]),
        .I3(ap_CS_fsm_state12),
        .I4(ap_CS_fsm_state9),
        .I5(ap_CS_fsm_state10),
        .O(ram_reg_i_88_n_1));
  CARRY4 ram_reg_i_90
       (.CI(ram_reg_i_107_n_1),
        .CO({NLW_ram_reg_i_90_CO_UNCONNECTED[3:2],ram_reg_i_90_n_3,ram_reg_i_90_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,bk1_0_reg_340[6]}),
        .O({NLW_ram_reg_i_90_O_UNCONNECTED[3],ram_reg_i_90_n_6,ram_reg_i_90_n_7,ram_reg_i_90_n_8}),
        .S({1'b0,mul_ln114_reg_1250[8:7],ram_reg_i_169_n_1}));
  LUT6 #(
    .INIT(64'h00000000F1F100F1)) 
    ram_reg_i_96
       (.I0(ap_CS_fsm_state7),
        .I1(ram_reg_i_175_n_1),
        .I2(ram_reg_i_165_n_1),
        .I3(ram_reg_i_176_n_1),
        .I4(ram_reg_i_177_n_1),
        .I5(ram_reg_i_122_n_1),
        .O(ram_reg_i_96_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF10110000)) 
    ram_reg_i_98
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(ram_reg_i_178_n_1),
        .I3(ram_reg_i_179_n_1),
        .I4(ram_reg_i_180_n_1),
        .I5(ram_reg_i_181_n_1),
        .O(grp_initial_edca_process_fu_240_edca_queues_address0[6]));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_be[0]_i_3 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\be2_0_reg_328_reg[3]_0 ),
        .I3(\mul_ln127_reg_1242_reg[-1111111103]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_be_load_reg_1196[0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_be_o[0]));
  LUT6 #(
    .INIT(64'hBFFBFFFF04400000)) 
    \read_pointer_be[1]_i_5 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\be2_0_reg_328_reg[3]_0 ),
        .I2(read_pointer_be_load_reg_1196[0]),
        .I3(read_pointer_be_load_reg_1196[1]),
        .I4(Q[1]),
        .I5(\mul_ln127_reg_1242_reg[-1111111103]_0 [0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_be_o[1]));
  FDRE \read_pointer_be_load_reg_1196_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [1]),
        .Q(read_pointer_be_load_reg_1196[0]),
        .R(1'b0));
  FDRE \read_pointer_be_load_reg_1196_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln127_reg_1242_reg[-1111111103]_0 [0]),
        .Q(read_pointer_be_load_reg_1196[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_bk[0]_i_3 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\bk1_0_reg_340_reg[2]_0 ),
        .I3(\mul_ln114_reg_1250_reg[-1111111103]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_bk_load_reg_1191[0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_bk_o[0]));
  LUT6 #(
    .INIT(64'hBFFBFFFF04400000)) 
    \read_pointer_bk[1]_i_5 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\bk1_0_reg_340_reg[2]_0 ),
        .I2(read_pointer_bk_load_reg_1191[0]),
        .I3(read_pointer_bk_load_reg_1191[1]),
        .I4(Q[1]),
        .I5(\mul_ln114_reg_1250_reg[-1111111103]_0 [0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_bk_o[1]));
  FDRE \read_pointer_bk_load_reg_1191_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [1]),
        .Q(read_pointer_bk_load_reg_1191[0]),
        .R(1'b0));
  FDRE \read_pointer_bk_load_reg_1191_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln114_reg_1250_reg[-1111111103]_0 [0]),
        .Q(read_pointer_bk_load_reg_1191[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF700FF00FF08FF00)) 
    \read_pointer_vi[0]_i_3 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\vi3_0_reg_316_reg[5]_0 ),
        .I3(\mul_ln140_reg_1234_reg[-1111111103]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_vi_load_reg_1201[0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_vi_o[0]));
  LUT6 #(
    .INIT(64'hE0F0F1F0F1F0E0F0)) 
    \read_pointer_vi[1]_i_5 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\vi3_0_reg_316_reg[5]_0 ),
        .I2(\mul_ln140_reg_1234_reg[-1111111103]_0 [0]),
        .I3(Q[1]),
        .I4(read_pointer_vi_load_reg_1201[0]),
        .I5(read_pointer_vi_load_reg_1201[1]),
        .O(grp_initial_edca_process_fu_240_read_pointer_vi_o[1]));
  FDRE \read_pointer_vi_load_reg_1201_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [1]),
        .Q(read_pointer_vi_load_reg_1201[0]),
        .R(1'b0));
  FDRE \read_pointer_vi_load_reg_1201_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln140_reg_1234_reg[-1111111103]_0 [0]),
        .Q(read_pointer_vi_load_reg_1201[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \read_pointer_vo[0]_i_3 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\vo4_0_reg_304_reg[0]_0 ),
        .I3(\mul_ln153_reg_1226_reg[-1111111103]_0 [1]),
        .I4(Q[1]),
        .I5(read_pointer_vo_load_reg_1206[0]),
        .O(grp_initial_edca_process_fu_240_read_pointer_vo_o[0]));
  LUT6 #(
    .INIT(64'hB0F0F4F0F4F0B0F0)) 
    \read_pointer_vo[1]_i_5 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\vo4_0_reg_304_reg[0]_0 ),
        .I2(\mul_ln153_reg_1226_reg[-1111111103]_0 [0]),
        .I3(Q[1]),
        .I4(read_pointer_vo_load_reg_1206[0]),
        .I5(read_pointer_vo_load_reg_1206[1]),
        .O(grp_initial_edca_process_fu_240_read_pointer_vo_o[1]));
  FDRE \read_pointer_vo_load_reg_1206_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [1]),
        .Q(read_pointer_vo_load_reg_1206[0]),
        .R(1'b0));
  FDRE \read_pointer_vo_load_reg_1206_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\mul_ln153_reg_1226_reg[-1111111103]_0 [0]),
        .Q(read_pointer_vo_load_reg_1206[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    \vi3_0_reg_316[6]_i_1 
       (.I0(available_spaces_vi[1]),
        .I1(available_spaces_vi[2]),
        .I2(available_spaces_vi[0]),
        .I3(add_ln368_reg_90[1]),
        .I4(add_ln368_reg_90[0]),
        .I5(p_57_in),
        .O(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[0]),
        .Q(vi3_0_reg_316[0]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[1]),
        .Q(vi3_0_reg_316[1]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[2]),
        .Q(vi3_0_reg_316[2]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[3]),
        .Q(vi3_0_reg_316[3]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[4]),
        .Q(vi3_0_reg_316[4]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[5]),
        .Q(vi3_0_reg_316[5]),
        .R(ap_NS_fsm150_out));
  FDRE \vi3_0_reg_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(vi_reg_1343[6]),
        .Q(vi3_0_reg_316[6]),
        .R(ap_NS_fsm150_out));
  FDRE \vi_0_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[0]),
        .Q(vi_0_reg_271[0]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[1]),
        .Q(vi_0_reg_271[1]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[2]),
        .Q(vi_0_reg_271[2]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[3]),
        .Q(vi_0_reg_271[3]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[4]),
        .Q(vi_0_reg_271[4]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[5]),
        .Q(vi_0_reg_271[5]),
        .R(1'b0));
  FDRE \vi_0_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(vi_1_reg_1276[6]),
        .Q(vi_0_reg_271[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_1_reg_1276[0]_i_1 
       (.I0(vi_0_reg_271[0]),
        .O(vi_1_fu_692_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_1_reg_1276[1]_i_1 
       (.I0(vi_0_reg_271[0]),
        .I1(vi_0_reg_271[1]),
        .O(vi_1_fu_692_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[2]_i_1__0 
       (.I0(vi_0_reg_271[2]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .O(\vi_1_reg_1276[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_1_reg_1276[3]_i_1 
       (.I0(vi_0_reg_271[3]),
        .I1(vi_0_reg_271[1]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[2]),
        .O(vi_1_fu_692_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vi_1_reg_1276[4]_i_1 
       (.I0(vi_0_reg_271[2]),
        .I1(vi_0_reg_271[0]),
        .I2(vi_0_reg_271[1]),
        .I3(vi_0_reg_271[3]),
        .I4(vi_0_reg_271[4]),
        .O(vi_1_fu_692_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_1_reg_1276[5]_i_1 
       (.I0(vi_0_reg_271[5]),
        .I1(vi_0_reg_271[2]),
        .I2(vi_0_reg_271[0]),
        .I3(vi_0_reg_271[1]),
        .I4(vi_0_reg_271[3]),
        .I5(vi_0_reg_271[4]),
        .O(vi_1_fu_692_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_1_reg_1276[6]_i_1 
       (.I0(vi_0_reg_271[6]),
        .I1(\vi_1_reg_1276[6]_i_2_n_1 ),
        .I2(vi_0_reg_271[5]),
        .O(vi_1_fu_692_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_1_reg_1276[6]_i_2 
       (.I0(vi_0_reg_271[4]),
        .I1(vi_0_reg_271[3]),
        .I2(vi_0_reg_271[1]),
        .I3(vi_0_reg_271[0]),
        .I4(vi_0_reg_271[2]),
        .O(\vi_1_reg_1276[6]_i_2_n_1 ));
  FDRE \vi_1_reg_1276_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[0]),
        .Q(vi_1_reg_1276[0]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[1]),
        .Q(vi_1_reg_1276[1]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\vi_1_reg_1276[2]_i_1__0_n_1 ),
        .Q(vi_1_reg_1276[2]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[3]),
        .Q(vi_1_reg_1276[3]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[4]),
        .Q(vi_1_reg_1276[4]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[5]),
        .Q(vi_1_reg_1276[5]),
        .R(1'b0));
  FDRE \vi_1_reg_1276_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(vi_1_fu_692_p2[6]),
        .Q(vi_1_reg_1276[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vi_reg_1343[0]_i_1 
       (.I0(vi3_0_reg_316[0]),
        .O(vi_fu_931_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vi_reg_1343[1]_i_1 
       (.I0(vi3_0_reg_316[0]),
        .I1(vi3_0_reg_316[1]),
        .O(vi_fu_931_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[2]_i_1 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[0]),
        .I2(vi3_0_reg_316[1]),
        .O(vi_fu_931_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vi_reg_1343[3]_i_1 
       (.I0(vi3_0_reg_316[3]),
        .I1(vi3_0_reg_316[1]),
        .I2(vi3_0_reg_316[0]),
        .I3(vi3_0_reg_316[2]),
        .O(vi_fu_931_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vi_reg_1343[4]_i_1 
       (.I0(vi3_0_reg_316[2]),
        .I1(vi3_0_reg_316[0]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[3]),
        .I4(vi3_0_reg_316[4]),
        .O(vi_fu_931_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vi_reg_1343[5]_i_1 
       (.I0(vi3_0_reg_316[5]),
        .I1(vi3_0_reg_316[2]),
        .I2(vi3_0_reg_316[0]),
        .I3(vi3_0_reg_316[1]),
        .I4(vi3_0_reg_316[3]),
        .I5(vi3_0_reg_316[4]),
        .O(vi_fu_931_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vi_reg_1343[6]_i_1 
       (.I0(vi3_0_reg_316[6]),
        .I1(\vi_reg_1343[6]_i_2_n_1 ),
        .I2(vi3_0_reg_316[5]),
        .O(vi_fu_931_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vi_reg_1343[6]_i_2 
       (.I0(vi3_0_reg_316[4]),
        .I1(vi3_0_reg_316[3]),
        .I2(vi3_0_reg_316[1]),
        .I3(vi3_0_reg_316[0]),
        .I4(vi3_0_reg_316[2]),
        .O(\vi_reg_1343[6]_i_2_n_1 ));
  FDRE \vi_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[0]),
        .Q(vi_reg_1343[0]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[1]),
        .Q(vi_reg_1343[1]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[2]),
        .Q(vi_reg_1343[2]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[3]),
        .Q(vi_reg_1343[3]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[4]),
        .Q(vi_reg_1343[4]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[5]),
        .Q(vi_reg_1343[5]),
        .R(1'b0));
  FDRE \vi_reg_1343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(vi_fu_931_p2[6]),
        .Q(vi_reg_1343[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808080008080)) 
    \vo4_0_reg_304[6]_i_1 
       (.I0(add_ln368_reg_90[1]),
        .I1(add_ln368_reg_90[0]),
        .I2(p_57_in),
        .I3(available_spaces_vo[1]),
        .I4(available_spaces_vo[2]),
        .I5(available_spaces_vo[0]),
        .O(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[0]),
        .Q(vo4_0_reg_304[0]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[1]),
        .Q(vo4_0_reg_304[1]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[2]),
        .Q(vo4_0_reg_304[2]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[3]),
        .Q(vo4_0_reg_304[3]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[4]),
        .Q(vo4_0_reg_304[4]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[5]),
        .Q(vo4_0_reg_304[5]),
        .R(ap_NS_fsm145_out));
  FDRE \vo4_0_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(vo_reg_1330[6]),
        .Q(vo4_0_reg_304[6]),
        .R(ap_NS_fsm145_out));
  FDRE \vo_0_reg_260_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[0]),
        .Q(vo_0_reg_260[0]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[1]),
        .Q(vo_0_reg_260[1]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[2]),
        .Q(vo_0_reg_260[2]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[3]),
        .Q(vo_0_reg_260[3]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[4]),
        .Q(vo_0_reg_260[4]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[5]),
        .Q(vo_0_reg_260[5]),
        .R(1'b0));
  FDRE \vo_0_reg_260_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(vo_1_reg_1258[6]),
        .Q(vo_0_reg_260[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \vo_1_reg_1258[0]_i_1 
       (.I0(vo_0_reg_260[0]),
        .O(vo_1_fu_630_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vo_1_reg_1258[1]_i_1 
       (.I0(vo_0_reg_260[0]),
        .I1(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[2]_i_1 
       (.I0(vo_0_reg_260[2]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[1]),
        .O(vo_1_fu_630_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_1_reg_1258[3]_i_1 
       (.I0(vo_0_reg_260[3]),
        .I1(vo_0_reg_260[1]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[2]),
        .O(vo_1_fu_630_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \vo_1_reg_1258[4]_i_1 
       (.I0(vo_0_reg_260[2]),
        .I1(vo_0_reg_260[0]),
        .I2(vo_0_reg_260[1]),
        .I3(vo_0_reg_260[3]),
        .I4(vo_0_reg_260[4]),
        .O(vo_1_fu_630_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_1_reg_1258[5]_i_1 
       (.I0(vo_0_reg_260[5]),
        .I1(vo_0_reg_260[2]),
        .I2(vo_0_reg_260[0]),
        .I3(vo_0_reg_260[1]),
        .I4(vo_0_reg_260[3]),
        .I5(vo_0_reg_260[4]),
        .O(vo_1_fu_630_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_1_reg_1258[6]_i_1 
       (.I0(vo_0_reg_260[6]),
        .I1(\vo_1_reg_1258[6]_i_2_n_1 ),
        .I2(vo_0_reg_260[5]),
        .O(vo_1_fu_630_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_1_reg_1258[6]_i_2 
       (.I0(vo_0_reg_260[4]),
        .I1(vo_0_reg_260[3]),
        .I2(vo_0_reg_260[1]),
        .I3(vo_0_reg_260[0]),
        .I4(vo_0_reg_260[2]),
        .O(\vo_1_reg_1258[6]_i_2_n_1 ));
  FDRE \vo_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[0]),
        .Q(vo_1_reg_1258[0]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[1]),
        .Q(vo_1_reg_1258[1]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[2]),
        .Q(vo_1_reg_1258[2]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[3]),
        .Q(vo_1_reg_1258[3]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[4]),
        .Q(vo_1_reg_1258[4]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[5]),
        .Q(vo_1_reg_1258[5]),
        .R(1'b0));
  FDRE \vo_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(vo_1_fu_630_p2[6]),
        .Q(vo_1_reg_1258[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vo_reg_1330[0]_i_1 
       (.I0(vo4_0_reg_304[0]),
        .O(vo_fu_868_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vo_reg_1330[1]_i_1 
       (.I0(vo4_0_reg_304[0]),
        .I1(vo4_0_reg_304[1]),
        .O(vo_fu_868_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[2]_i_1__0 
       (.I0(vo4_0_reg_304[2]),
        .I1(vo4_0_reg_304[1]),
        .I2(vo4_0_reg_304[0]),
        .O(\vo_reg_1330[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \vo_reg_1330[3]_i_1__0 
       (.I0(vo4_0_reg_304[3]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[0]),
        .I3(vo4_0_reg_304[1]),
        .O(\vo_reg_1330[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \vo_reg_1330[4]_i_1__0 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[0]),
        .I4(vo4_0_reg_304[2]),
        .O(\vo_reg_1330[4]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \vo_reg_1330[5]_i_1 
       (.I0(vo4_0_reg_304[5]),
        .I1(vo4_0_reg_304[2]),
        .I2(vo4_0_reg_304[0]),
        .I3(vo4_0_reg_304[1]),
        .I4(vo4_0_reg_304[3]),
        .I5(vo4_0_reg_304[4]),
        .O(vo_fu_868_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \vo_reg_1330[6]_i_1 
       (.I0(vo4_0_reg_304[6]),
        .I1(vo4_0_reg_304[5]),
        .I2(\vo_reg_1330[6]_i_2_n_1 ),
        .O(vo_fu_868_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \vo_reg_1330[6]_i_2 
       (.I0(vo4_0_reg_304[4]),
        .I1(vo4_0_reg_304[3]),
        .I2(vo4_0_reg_304[1]),
        .I3(vo4_0_reg_304[0]),
        .I4(vo4_0_reg_304[2]),
        .O(\vo_reg_1330[6]_i_2_n_1 ));
  FDRE \vo_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[0]),
        .Q(vo_reg_1330[0]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[1]),
        .Q(vo_reg_1330[1]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[2]_i_1__0_n_1 ),
        .Q(vo_reg_1330[2]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[3]_i_1__0_n_1 ),
        .Q(vo_reg_1330[3]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(\vo_reg_1330[4]_i_1__0_n_1 ),
        .Q(vo_reg_1330[4]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[5]),
        .Q(vo_reg_1330[5]),
        .R(1'b0));
  FDRE \vo_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(vo_fu_868_p2[6]),
        .Q(vo_reg_1330[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_be[0]_i_4 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(write_pointer_be[0]),
        .I4(Q[1]),
        .I5(write_pointer_be_loa_reg_1120[0]),
        .O(grp_initial_edca_process_fu_240_write_pointer_be_o[0]));
  LUT6 #(
    .INIT(64'hB0F0F4F0F4F0B0F0)) 
    \write_pointer_be[1]_i_6 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\ap_CS_fsm_reg[5]_0 ),
        .I2(write_pointer_be[1]),
        .I3(Q[1]),
        .I4(write_pointer_be_loa_reg_1120[0]),
        .I5(write_pointer_be_loa_reg_1120[1]),
        .O(grp_initial_edca_process_fu_240_write_pointer_be_o[1]));
  FDRE \write_pointer_be_loa_reg_1120_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[0]),
        .Q(write_pointer_be_loa_reg_1120[0]),
        .R(1'b0));
  FDRE \write_pointer_be_loa_reg_1120_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_be[1]),
        .Q(write_pointer_be_loa_reg_1120[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_bk[0]_i_4 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(write_pointer_bk[0]),
        .I4(Q[1]),
        .I5(write_pointer_bk_loa_reg_1109[0]),
        .O(grp_initial_edca_process_fu_240_write_pointer_bk_o[0]));
  LUT6 #(
    .INIT(64'hB0F0F4F0F4F0B0F0)) 
    \write_pointer_bk[1]_i_6 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\ap_CS_fsm_reg[7]_0 ),
        .I2(write_pointer_bk[1]),
        .I3(Q[1]),
        .I4(write_pointer_bk_loa_reg_1109[0]),
        .I5(write_pointer_bk_loa_reg_1109[1]),
        .O(grp_initial_edca_process_fu_240_write_pointer_bk_o[1]));
  FDRE \write_pointer_bk_loa_reg_1109_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[0]),
        .Q(write_pointer_bk_loa_reg_1109[0]),
        .R(1'b0));
  FDRE \write_pointer_bk_loa_reg_1109_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_bk[1]),
        .Q(write_pointer_bk_loa_reg_1109[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF00FF80FF00)) 
    \write_pointer_vi[0]_i_4 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(write_pointer_vi[0]),
        .I4(Q[1]),
        .I5(write_pointer_vi_loa_reg_1131[0]),
        .O(grp_initial_edca_process_fu_240_write_pointer_vi_o[0]));
  LUT6 #(
    .INIT(64'hB0F0F4F0F4F0B0F0)) 
    \write_pointer_vi[1]_i_7 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(write_pointer_vi[1]),
        .I3(Q[1]),
        .I4(write_pointer_vi_loa_reg_1131[0]),
        .I5(write_pointer_vi_loa_reg_1131[1]),
        .O(grp_initial_edca_process_fu_240_write_pointer_vi_o[1]));
  FDRE \write_pointer_vi_loa_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[0]),
        .Q(write_pointer_vi_loa_reg_1131[0]),
        .R(1'b0));
  FDRE \write_pointer_vi_loa_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vi[1]),
        .Q(write_pointer_vi_loa_reg_1131[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F00FF80FF00FF00)) 
    \write_pointer_vo[0]_i_4 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg_reg_0[4]),
        .I1(idle_waited_0_reg_109),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(write_pointer_vo[0]),
        .I4(write_pointer_vo_loa_reg_1142[0]),
        .I5(Q[1]),
        .O(grp_initial_edca_process_fu_240_write_pointer_vo_o[0]));
  LUT6 #(
    .INIT(64'hBFFBFFFF04400000)) 
    \write_pointer_vo[1]_i_7 
       (.I0(\available_spaces_vo[0]_i_3 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(write_pointer_vo_loa_reg_1142[0]),
        .I3(write_pointer_vo_loa_reg_1142[1]),
        .I4(Q[1]),
        .I5(write_pointer_vo[1]),
        .O(grp_initial_edca_process_fu_240_write_pointer_vo_o[1]));
  FDRE \write_pointer_vo_loa_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[0]),
        .Q(write_pointer_vo_loa_reg_1142[0]),
        .R(1'b0));
  FDRE \write_pointer_vo_loa_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(write_pointer_vo[1]),
        .Q(write_pointer_vo_loa_reg_1142[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process
   (r_stage_reg_r_29,
    \ap_CS_fsm_reg[15]_0 ,
    \mul_ln153_reg_1226_reg[-1111111105] ,
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
    grp_start_tx_fu_119_available_spaces_vi_o,
    \vi3_0_reg_316_reg[5] ,
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[14]_0 ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    grp_fu_211_p2,
    D,
    \idle_waited_0_reg_109_reg[0]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    mac_frame_address0,
    mac_frame_ce0,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    E,
    \ap_CS_fsm_reg[5]_3 ,
    \available_spaces_vi_reg[2] ,
    \ap_CS_fsm_reg[5]_4 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[5]_5 ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[5]_6 ,
    \idle_waited_0_reg_109_reg[0]_1 ,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \ap_CS_fsm_reg[4]_0 ,
    grp_initial_edca_process_fu_240_rand_state_o,
    grp_initial_edca_process_fu_240_CW_vi_o,
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    grp_initial_edca_process_fu_240_CW_be_o,
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    grp_initial_edca_process_fu_240_CW_bk_o,
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_2 ,
    ap_rst,
    ap_clk,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[17]_2 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_38,
    ram_reg_i_34,
    \icmp_ln286_reg_364_reg[0]_0 ,
    \icmp_ln304_reg_376_reg[0]_0 ,
    grp_initial_edca_process_fu_240_ap_start_reg,
    current_txop_holder_i,
    icmp_ln268_fu_233_p2,
    Q,
    \mac_frame_address0[6] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \mac_frame_address0[6]_0 ,
    \mac_frame_address0[6]_1 ,
    mac_frame_ce0_0,
    grp_phy_txend_confirm_fu_292_edca_queues_address0,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[0]_0 ,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[0]_0 ,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter_reg[0]_0 ,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \be_backoff_counter[9]_i_7 ,
    \ap_CS_fsm_reg[13]_3 ,
    \vi_backoff_counter[9]_i_7 ,
    \mul_ln114_reg_1250_reg[-1111111103] ,
    \mul_ln127_reg_1242_reg[-1111111103] ,
    \mul_ln140_reg_1234_reg[-1111111103] ,
    \mul_ln153_reg_1226_reg[-1111111103] ,
    write_pointer_bk,
    write_pointer_be,
    write_pointer_vi,
    write_pointer_vo,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter[7]_i_2 ,
    p,
    \CW_vi_reg[9] ,
    \CW_be_reg[9] ,
    \bk_backoff_counter[9]_i_7 ,
    \CW_bk_reg[9] ,
    \icmp_ln255_reg_84_reg[0] ,
    \vo_backoff_counter[1]_i_3 ,
    \vo_backoff_counter[2]_i_3 ,
    \vo_backoff_counter[3]_i_3 ,
    grp_random_int_gen_fu_32_ap_start_reg_reg,
    medium_state);
  output r_stage_reg_r_29;
  output [8:0]\ap_CS_fsm_reg[15]_0 ;
  output [3:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  output grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  output grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  output [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  output \vi3_0_reg_316_reg[5] ;
  output grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  output grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  output grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  output grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  output grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  output \ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[14]_0 ;
  output [4:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  output grp_initial_edca_process_fu_240_edca_queues_we0;
  output [2:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  output grp_fu_211_p2;
  output [1:0]D;
  output \idle_waited_0_reg_109_reg[0]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output [6:0]mac_frame_address0;
  output mac_frame_ce0;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[5]_3 ;
  output \available_spaces_vi_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5]_4 ;
  output \available_spaces_be_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5]_5 ;
  output \available_spaces_bk_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5]_6 ;
  output \idle_waited_0_reg_109_reg[0]_1 ;
  output [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  output [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  output [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  output grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  output grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  output grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  output grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  output [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[4]_0 ;
  output [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  output [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  output grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[4] ;
  output \vi_backoff_counter_reg[5] ;
  output \vi_backoff_counter_reg[6] ;
  output \vi_backoff_counter_reg[7] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  output grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  output [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  output grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output \ap_CS_fsm_reg[0]_2 ;
  input ap_rst;
  input ap_clk;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input \ap_CS_fsm_reg[17] ;
  input \ap_CS_fsm_reg[17]_0 ;
  input \ap_CS_fsm_reg[17]_1 ;
  input \ap_CS_fsm_reg[17]_2 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_38;
  input ram_reg_i_34;
  input \icmp_ln286_reg_364_reg[0]_0 ;
  input \icmp_ln304_reg_376_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_ap_start_reg;
  input [2:0]current_txop_holder_i;
  input icmp_ln268_fu_233_p2;
  input [4:0]Q;
  input [6:0]\mac_frame_address0[6] ;
  input [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  input \mac_frame_address0[6]_0 ;
  input \mac_frame_address0[6]_1 ;
  input mac_frame_ce0_0;
  input [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  input grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  input \vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[0]_0 ;
  input \vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[0]_0 ;
  input \be_backoff_counter_reg[0] ;
  input \be_backoff_counter_reg[0]_0 ;
  input \bk_backoff_counter_reg[0] ;
  input \bk_backoff_counter_reg[0]_0 ;
  input \rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \ap_CS_fsm_reg[13]_3 ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input [4:0]\mul_ln114_reg_1250_reg[-1111111103] ;
  input [4:0]\mul_ln127_reg_1242_reg[-1111111103] ;
  input [4:0]\mul_ln140_reg_1234_reg[-1111111103] ;
  input [4:0]\mul_ln153_reg_1226_reg[-1111111103] ;
  input [1:0]write_pointer_bk;
  input [1:0]write_pointer_be;
  input [1:0]write_pointer_vi;
  input [1:0]write_pointer_vo;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter[7]_i_2 ;
  input [31:0]p;
  input [9:0]\CW_vi_reg[9] ;
  input [9:0]\CW_be_reg[9] ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input [9:0]\CW_bk_reg[9] ;
  input \icmp_ln255_reg_84_reg[0] ;
  input \vo_backoff_counter[1]_i_3 ;
  input \vo_backoff_counter[2]_i_3 ;
  input \vo_backoff_counter[3]_i_3 ;
  input grp_random_int_gen_fu_32_ap_start_reg_reg;
  input [0:0]medium_state;

  wire [9:0]\CW_be_reg[9] ;
  wire [9:0]\CW_bk_reg[9] ;
  wire [9:0]\CW_vi_reg[9] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[7]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire [8:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[17]_2 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire [0:0]\ap_CS_fsm_reg[5]_3 ;
  wire [0:0]\ap_CS_fsm_reg[5]_4 ;
  wire [0:0]\ap_CS_fsm_reg[5]_5 ;
  wire [0:0]\ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [16:1]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_rst;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be_reg[2] ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk[2]_i_12_n_1 ;
  wire \available_spaces_bk_reg[2] ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi_reg[2] ;
  wire [2:0]available_spaces_vo;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [1:0]current_txop_holder_6_reg_384;
  wire [2:0]current_txop_holder_i;
  wire grp_backoff_vo_fu_153_ap_start_reg;
  wire grp_backoff_vo_fu_153_n_11;
  wire grp_backoff_vo_fu_153_n_13;
  wire grp_backoff_vo_fu_153_n_14;
  wire grp_backoff_vo_fu_153_n_15;
  wire grp_backoff_vo_fu_153_n_16;
  wire grp_backoff_vo_fu_153_n_17;
  wire grp_backoff_vo_fu_153_n_18;
  wire grp_backoff_vo_fu_153_n_19;
  wire grp_backoff_vo_fu_153_n_2;
  wire grp_backoff_vo_fu_153_n_20;
  wire grp_backoff_vo_fu_153_n_21;
  wire grp_backoff_vo_fu_153_n_22;
  wire grp_backoff_vo_fu_153_n_23;
  wire grp_backoff_vo_fu_153_n_24;
  wire grp_backoff_vo_fu_153_n_25;
  wire grp_backoff_vo_fu_153_n_26;
  wire grp_backoff_vo_fu_153_n_27;
  wire grp_backoff_vo_fu_153_n_28;
  wire grp_backoff_vo_fu_153_n_29;
  wire grp_backoff_vo_fu_153_n_30;
  wire grp_backoff_vo_fu_153_n_31;
  wire grp_backoff_vo_fu_153_n_32;
  wire grp_backoff_vo_fu_153_n_33;
  wire grp_backoff_vo_fu_153_n_34;
  wire grp_backoff_vo_fu_153_n_35;
  wire grp_backoff_vo_fu_153_n_36;
  wire grp_backoff_vo_fu_153_n_37;
  wire grp_backoff_vo_fu_153_n_38;
  wire grp_backoff_vo_fu_153_n_39;
  wire grp_backoff_vo_fu_153_n_40;
  wire grp_backoff_vo_fu_153_n_41;
  wire grp_backoff_vo_fu_153_n_42;
  wire grp_backoff_vo_fu_153_n_43;
  wire grp_backoff_vo_fu_153_n_44;
  wire grp_backoff_vo_fu_153_n_45;
  wire grp_backoff_vo_fu_153_rand_state_o_ap_vld;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire grp_fu_211_p2;
  wire [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  wire grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  wire [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  wire grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  wire [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  wire grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  wire grp_initial_edca_process_fu_240_ap_done;
  wire grp_initial_edca_process_fu_240_ap_start_reg;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  wire [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg;
  wire grp_slot_boundary_timing_fu_204_ap_start_reg;
  wire grp_slot_boundary_timing_fu_204_n_1;
  wire grp_slot_boundary_timing_fu_204_n_2;
  wire grp_slot_boundary_timing_fu_204_n_3;
  wire grp_slot_boundary_timing_fu_204_n_5;
  wire grp_start_backoff_be_fu_178_ap_start_reg;
  wire grp_start_backoff_be_fu_178_ap_start_reg0;
  wire grp_start_backoff_be_fu_178_invoke_reason;
  wire grp_start_backoff_be_fu_178_n_1;
  wire grp_start_backoff_be_fu_178_n_12;
  wire grp_start_backoff_be_fu_178_n_2;
  wire grp_start_backoff_be_fu_178_n_3;
  wire grp_start_backoff_be_fu_178_n_32;
  wire grp_start_backoff_be_fu_178_n_33;
  wire grp_start_backoff_be_fu_178_n_34;
  wire grp_start_backoff_be_fu_178_n_35;
  wire grp_start_backoff_be_fu_178_n_36;
  wire grp_start_backoff_be_fu_178_n_37;
  wire grp_start_backoff_be_fu_178_n_38;
  wire grp_start_backoff_be_fu_178_n_39;
  wire grp_start_backoff_be_fu_178_n_40;
  wire grp_start_backoff_be_fu_178_n_41;
  wire grp_start_backoff_be_fu_178_n_42;
  wire grp_start_backoff_be_fu_178_n_43;
  wire grp_start_backoff_be_fu_178_n_44;
  wire grp_start_backoff_be_fu_178_n_45;
  wire grp_start_backoff_be_fu_178_n_46;
  wire grp_start_backoff_be_fu_178_n_47;
  wire grp_start_backoff_be_fu_178_n_48;
  wire grp_start_backoff_be_fu_178_n_49;
  wire grp_start_backoff_be_fu_178_n_50;
  wire grp_start_backoff_be_fu_178_n_51;
  wire grp_start_backoff_be_fu_178_n_52;
  wire grp_start_backoff_be_fu_178_n_53;
  wire grp_start_backoff_be_fu_178_n_54;
  wire grp_start_backoff_be_fu_178_n_55;
  wire grp_start_backoff_be_fu_178_n_56;
  wire grp_start_backoff_be_fu_178_n_57;
  wire grp_start_backoff_be_fu_178_n_58;
  wire grp_start_backoff_be_fu_178_n_59;
  wire grp_start_backoff_be_fu_178_n_60;
  wire grp_start_backoff_be_fu_178_n_61;
  wire grp_start_backoff_be_fu_178_n_62;
  wire grp_start_backoff_be_fu_178_n_63;
  wire grp_start_backoff_be_fu_178_n_64;
  wire grp_start_backoff_be_fu_178_n_65;
  wire grp_start_backoff_be_fu_178_n_8;
  wire grp_start_backoff_bk_fu_191_ap_start_reg;
  wire grp_start_backoff_bk_fu_191_invoke_reason;
  wire grp_start_backoff_bk_fu_191_n_1;
  wire grp_start_backoff_bk_fu_191_n_2;
  wire grp_start_backoff_bk_fu_191_n_38;
  wire grp_start_backoff_bk_fu_191_n_4;
  wire grp_start_backoff_bk_fu_191_n_40;
  wire grp_start_backoff_bk_fu_191_n_61;
  wire grp_start_backoff_bk_fu_191_rand_state_o_ap_vld;
  wire grp_start_backoff_vi_fu_165_ap_start_reg;
  wire grp_start_backoff_vi_fu_165_invoke_reason;
  wire grp_start_backoff_vi_fu_165_n_1;
  wire grp_start_backoff_vi_fu_165_n_10;
  wire grp_start_backoff_vi_fu_165_n_13;
  wire grp_start_backoff_vi_fu_165_n_14;
  wire grp_start_backoff_vi_fu_165_n_15;
  wire grp_start_backoff_vi_fu_165_n_16;
  wire grp_start_backoff_vi_fu_165_n_17;
  wire grp_start_backoff_vi_fu_165_n_18;
  wire grp_start_backoff_vi_fu_165_n_19;
  wire grp_start_backoff_vi_fu_165_n_2;
  wire grp_start_backoff_vi_fu_165_n_20;
  wire grp_start_backoff_vi_fu_165_n_21;
  wire grp_start_backoff_vi_fu_165_n_22;
  wire grp_start_backoff_vi_fu_165_n_23;
  wire grp_start_backoff_vi_fu_165_n_24;
  wire grp_start_backoff_vi_fu_165_n_25;
  wire grp_start_backoff_vi_fu_165_n_26;
  wire grp_start_backoff_vi_fu_165_n_27;
  wire grp_start_backoff_vi_fu_165_n_28;
  wire grp_start_backoff_vi_fu_165_n_29;
  wire grp_start_backoff_vi_fu_165_n_3;
  wire grp_start_backoff_vi_fu_165_n_30;
  wire grp_start_backoff_vi_fu_165_n_31;
  wire grp_start_backoff_vi_fu_165_n_32;
  wire grp_start_backoff_vi_fu_165_n_33;
  wire grp_start_backoff_vi_fu_165_n_34;
  wire grp_start_backoff_vi_fu_165_n_35;
  wire grp_start_backoff_vi_fu_165_n_36;
  wire grp_start_backoff_vi_fu_165_n_37;
  wire grp_start_backoff_vi_fu_165_n_38;
  wire grp_start_backoff_vi_fu_165_n_39;
  wire grp_start_backoff_vi_fu_165_n_40;
  wire grp_start_backoff_vi_fu_165_n_41;
  wire grp_start_backoff_vi_fu_165_n_42;
  wire grp_start_backoff_vi_fu_165_n_43;
  wire grp_start_backoff_vi_fu_165_n_44;
  wire grp_start_backoff_vi_fu_165_n_7;
  wire grp_start_backoff_vi_fu_165_n_8;
  wire grp_start_backoff_vi_fu_165_rand_state_o_ap_vld;
  wire grp_start_tx_fu_119_ap_done;
  wire grp_start_tx_fu_119_ap_start_reg;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire grp_start_tx_fu_119_n_35;
  wire \icmp_ln255_reg_84_reg[0] ;
  wire icmp_ln268_fu_233_p2;
  wire icmp_ln268_reg_352;
  wire \icmp_ln268_reg_352[0]_i_1_n_1 ;
  wire icmp_ln269_reg_356;
  wire \icmp_ln269_reg_356[0]_i_1_n_1 ;
  wire icmp_ln286_reg_364;
  wire \icmp_ln286_reg_364_reg[0]_0 ;
  wire icmp_ln287_reg_368;
  wire icmp_ln304_reg_376;
  wire \icmp_ln304_reg_376_reg[0]_0 ;
  wire icmp_ln305_reg_380;
  wire idle_waited_0_reg_109;
  wire \idle_waited_0_reg_109_reg[0]_0 ;
  wire \idle_waited_0_reg_109_reg[0]_1 ;
  wire idle_waited_reg_343;
  wire [6:0]mac_frame_address0;
  wire [6:0]\mac_frame_address0[6] ;
  wire \mac_frame_address0[6]_0 ;
  wire \mac_frame_address0[6]_1 ;
  wire mac_frame_ce0;
  wire mac_frame_ce0_0;
  wire [0:0]medium_state;
  wire [4:0]\mul_ln114_reg_1250_reg[-1111111103] ;
  wire [4:0]\mul_ln127_reg_1242_reg[-1111111103] ;
  wire [4:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  wire [4:0]\mul_ln140_reg_1234_reg[-1111111103] ;
  wire [2:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  wire [4:0]\mul_ln153_reg_1226_reg[-1111111103] ;
  wire [3:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  wire [31:0]p;
  wire r_stage_reg_r_29;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_34;
  wire ram_reg_i_38;
  wire \rand_state[31]_i_11_n_1 ;
  wire \rand_state[31]_i_12_n_1 ;
  wire \rand_state[31]_i_5_n_1 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire tmp_7_reg_360;
  wire tmp_9_reg_372;
  wire tmp_reg_348;
  wire \tmp_reg_348[0]_i_1_n_1 ;
  wire \vi3_0_reg_316_reg[5] ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vo_backoff_counter[1]_i_3 ;
  wire \vo_backoff_counter[2]_i_3 ;
  wire \vo_backoff_counter[3]_i_3 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[0]_0 ;
  wire [9:0]\vo_backoff_counter_reg[9] ;
  wire [1:0]write_pointer_be;
  wire [1:0]write_pointer_bk;
  wire [1:0]write_pointer_vi;
  wire [1:0]write_pointer_vo;

  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_be[3]_i_4 
       (.I0(icmp_ln287_reg_368),
        .I1(icmp_ln286_reg_364),
        .I2(tmp_7_reg_360),
        .O(grp_start_backoff_be_fu_178_invoke_reason));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_bk[3]_i_4 
       (.I0(icmp_ln305_reg_380),
        .I1(icmp_ln304_reg_376),
        .I2(tmp_9_reg_372),
        .O(grp_start_backoff_bk_fu_191_invoke_reason));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_vi[3]_i_4 
       (.I0(icmp_ln269_reg_356),
        .I1(icmp_ln268_reg_352),
        .I2(tmp_reg_348),
        .O(grp_start_backoff_vi_fu_165_invoke_reason));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[10]_i_3__0 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(grp_start_backoff_be_fu_178_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[16]_i_2__4 
       (.I0(current_txop_holder_i[1]),
        .I1(current_txop_holder_i[2]),
        .I2(current_txop_holder_i[0]),
        .O(grp_fu_211_p2));
  LUT6 #(
    .INIT(64'h2020200020002000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(available_spaces_vi[2]),
        .I2(icmp_ln268_fu_233_p2),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(current_txop_holder_i[1]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(available_spaces_vi[2]),
        .I2(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(available_spaces_vi[2]),
        .I2(icmp_ln268_fu_233_p2),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(current_txop_holder_i[1]),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_initial_edca_process_fu_240_ap_done),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_8),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_204_n_5),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_10),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h7)) 
    \available_spaces_bk[2]_i_12 
       (.I0(idle_waited_0_reg_109),
        .I1(ap_CS_fsm_state17),
        .O(\available_spaces_bk[2]_i_12_n_1 ));
  FDRE \current_txop_holder_6_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_191_n_2),
        .Q(current_txop_holder_6_reg_384[0]),
        .R(1'b0));
  FDRE \current_txop_holder_6_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_191_n_4),
        .Q(current_txop_holder_6_reg_384[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo_25 grp_backoff_vo_fu_153
       (.D(ap_NS_fsm[5:4]),
        .E(E),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state9,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[14] (grp_backoff_vo_fu_153_n_44),
        .\ap_CS_fsm_reg[2] (grp_backoff_vo_fu_153_rand_state_o_ap_vld),
        .\ap_CS_fsm_reg[3] (grp_backoff_vo_fu_153_n_2),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (grp_backoff_vo_fu_153_n_11),
        .\ap_CS_fsm_reg[4]_1 (grp_backoff_vo_fu_153_n_13),
        .\ap_CS_fsm_reg[4]_10 (grp_backoff_vo_fu_153_n_22),
        .\ap_CS_fsm_reg[4]_11 (grp_backoff_vo_fu_153_n_23),
        .\ap_CS_fsm_reg[4]_12 (grp_backoff_vo_fu_153_n_24),
        .\ap_CS_fsm_reg[4]_13 (grp_backoff_vo_fu_153_n_25),
        .\ap_CS_fsm_reg[4]_14 (grp_backoff_vo_fu_153_n_26),
        .\ap_CS_fsm_reg[4]_15 (grp_backoff_vo_fu_153_n_27),
        .\ap_CS_fsm_reg[4]_16 (grp_backoff_vo_fu_153_n_28),
        .\ap_CS_fsm_reg[4]_17 (grp_backoff_vo_fu_153_n_29),
        .\ap_CS_fsm_reg[4]_18 (grp_backoff_vo_fu_153_n_30),
        .\ap_CS_fsm_reg[4]_19 (grp_backoff_vo_fu_153_n_31),
        .\ap_CS_fsm_reg[4]_2 (grp_backoff_vo_fu_153_n_14),
        .\ap_CS_fsm_reg[4]_20 (grp_backoff_vo_fu_153_n_32),
        .\ap_CS_fsm_reg[4]_21 (grp_backoff_vo_fu_153_n_33),
        .\ap_CS_fsm_reg[4]_22 (grp_backoff_vo_fu_153_n_34),
        .\ap_CS_fsm_reg[4]_23 (grp_backoff_vo_fu_153_n_35),
        .\ap_CS_fsm_reg[4]_24 (grp_backoff_vo_fu_153_n_36),
        .\ap_CS_fsm_reg[4]_25 (grp_backoff_vo_fu_153_n_37),
        .\ap_CS_fsm_reg[4]_26 (grp_backoff_vo_fu_153_n_38),
        .\ap_CS_fsm_reg[4]_27 (grp_backoff_vo_fu_153_n_39),
        .\ap_CS_fsm_reg[4]_28 (grp_backoff_vo_fu_153_n_40),
        .\ap_CS_fsm_reg[4]_29 (grp_backoff_vo_fu_153_n_41),
        .\ap_CS_fsm_reg[4]_3 (grp_backoff_vo_fu_153_n_15),
        .\ap_CS_fsm_reg[4]_30 (grp_backoff_vo_fu_153_n_42),
        .\ap_CS_fsm_reg[4]_31 (grp_backoff_vo_fu_153_n_43),
        .\ap_CS_fsm_reg[4]_32 (grp_backoff_vo_fu_153_n_45),
        .\ap_CS_fsm_reg[4]_4 (grp_backoff_vo_fu_153_n_16),
        .\ap_CS_fsm_reg[4]_5 (grp_backoff_vo_fu_153_n_17),
        .\ap_CS_fsm_reg[4]_6 (grp_backoff_vo_fu_153_n_18),
        .\ap_CS_fsm_reg[4]_7 (grp_backoff_vo_fu_153_n_19),
        .\ap_CS_fsm_reg[4]_8 (grp_backoff_vo_fu_153_n_20),
        .\ap_CS_fsm_reg[4]_9 (grp_backoff_vo_fu_153_n_21),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_vo(available_spaces_vo[2]),
        .current_txop_holder_i(current_txop_holder_i[0]),
        .grp_backoff_vo_fu_153_ap_start_reg(grp_backoff_vo_fu_153_ap_start_reg),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .grp_random_int_gen_fu_32_ap_start_reg_reg_0(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .\icmp_ln255_reg_84_reg[0]_0 (\icmp_ln255_reg_84_reg[0] ),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .p(p),
        .r_stage_reg_r_29(r_stage_reg_r_29),
        .\vo_backoff_counter[1]_i_3 (\vo_backoff_counter[1]_i_3 ),
        .\vo_backoff_counter[2]_i_3 (\vo_backoff_counter[2]_i_3 ),
        .\vo_backoff_counter[3]_i_3 (\vo_backoff_counter[3]_i_3 ),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[7]_i_2 ),
        .\vo_backoff_counter_reg[0] (Q[1]),
        .\vo_backoff_counter_reg[0]_0 (\vo_backoff_counter_reg[0] ),
        .\vo_backoff_counter_reg[0]_1 (\vo_backoff_counter_reg[0]_0 ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_backoff_vo_fu_153_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_backoff_vo_fu_153_n_2),
        .Q(grp_backoff_vo_fu_153_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26 grp_slot_boundary_timing_fu_204
       (.D({ap_NS_fsm[15],grp_slot_boundary_timing_fu_204_n_5,ap_NS_fsm[2:1]}),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[5]_0 (grp_slot_boundary_timing_fu_204_n_1),
        .ap_block_state14_on_subcall_done(ap_block_state14_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_initial_edca_process_fu_240_ap_start_reg(grp_initial_edca_process_fu_240_ap_start_reg),
        .grp_slot_boundary_timing_fu_204_ap_start_reg(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .grp_slot_boundary_timing_fu_204_ap_start_reg_reg(grp_fu_211_p2),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .idle_waited_reg_343(idle_waited_reg_343),
        .\idle_waited_reg_343_reg[0] (grp_slot_boundary_timing_fu_204_n_2),
        .\idle_waiting_write_a_reg_28_reg[0]_0 (grp_slot_boundary_timing_fu_204_n_3),
        .medium_state(medium_state));
  FDRE #(
    .INIT(1'b0)) 
    grp_slot_boundary_timing_fu_204_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_204_n_1),
        .Q(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27 grp_start_backoff_be_fu_178
       (.\CW_be_reg[9] (\CW_be_reg[9] ),
        .D(ap_NS_fsm[14:12]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[0]_0 (grp_start_backoff_be_fu_178_n_32),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_1 ),
        .\ap_CS_fsm_reg[10] (grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .\ap_CS_fsm_reg[11] (grp_start_backoff_be_fu_178_n_1),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[13]_0 (grp_start_backoff_bk_fu_191_n_61),
        .\ap_CS_fsm_reg[1]_0 (grp_start_backoff_be_fu_178_n_8),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_be_fu_178_n_33),
        .\ap_CS_fsm_reg[2]_0 (grp_start_backoff_be_fu_178_n_34),
        .\ap_CS_fsm_reg[2]_1 (grp_start_backoff_be_fu_178_n_35),
        .\ap_CS_fsm_reg[2]_10 (grp_start_backoff_be_fu_178_n_44),
        .\ap_CS_fsm_reg[2]_11 (grp_start_backoff_be_fu_178_n_45),
        .\ap_CS_fsm_reg[2]_12 (grp_start_backoff_be_fu_178_n_46),
        .\ap_CS_fsm_reg[2]_13 (grp_start_backoff_be_fu_178_n_47),
        .\ap_CS_fsm_reg[2]_14 (grp_start_backoff_be_fu_178_n_48),
        .\ap_CS_fsm_reg[2]_15 (grp_start_backoff_be_fu_178_n_49),
        .\ap_CS_fsm_reg[2]_16 (grp_start_backoff_be_fu_178_n_50),
        .\ap_CS_fsm_reg[2]_17 (grp_start_backoff_be_fu_178_n_51),
        .\ap_CS_fsm_reg[2]_18 (grp_start_backoff_be_fu_178_n_52),
        .\ap_CS_fsm_reg[2]_19 (grp_start_backoff_be_fu_178_n_53),
        .\ap_CS_fsm_reg[2]_2 (grp_start_backoff_be_fu_178_n_36),
        .\ap_CS_fsm_reg[2]_20 (grp_start_backoff_be_fu_178_n_54),
        .\ap_CS_fsm_reg[2]_21 (grp_start_backoff_be_fu_178_n_55),
        .\ap_CS_fsm_reg[2]_22 (grp_start_backoff_be_fu_178_n_56),
        .\ap_CS_fsm_reg[2]_23 (grp_start_backoff_be_fu_178_n_57),
        .\ap_CS_fsm_reg[2]_24 (grp_start_backoff_be_fu_178_n_58),
        .\ap_CS_fsm_reg[2]_25 (grp_start_backoff_be_fu_178_n_59),
        .\ap_CS_fsm_reg[2]_26 (grp_start_backoff_be_fu_178_n_60),
        .\ap_CS_fsm_reg[2]_27 (grp_start_backoff_be_fu_178_n_61),
        .\ap_CS_fsm_reg[2]_28 (grp_start_backoff_be_fu_178_n_62),
        .\ap_CS_fsm_reg[2]_29 (grp_start_backoff_be_fu_178_n_63),
        .\ap_CS_fsm_reg[2]_3 (grp_start_backoff_be_fu_178_n_37),
        .\ap_CS_fsm_reg[2]_30 (grp_start_backoff_be_fu_178_n_64),
        .\ap_CS_fsm_reg[2]_31 (grp_start_backoff_be_fu_178_n_65),
        .\ap_CS_fsm_reg[2]_4 (grp_start_backoff_be_fu_178_n_38),
        .\ap_CS_fsm_reg[2]_5 (grp_start_backoff_be_fu_178_n_39),
        .\ap_CS_fsm_reg[2]_6 (grp_start_backoff_be_fu_178_n_40),
        .\ap_CS_fsm_reg[2]_7 (grp_start_backoff_be_fu_178_n_41),
        .\ap_CS_fsm_reg[2]_8 (grp_start_backoff_be_fu_178_n_42),
        .\ap_CS_fsm_reg[2]_9 (grp_start_backoff_be_fu_178_n_43),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_5 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_6 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_bk(available_spaces_bk[2]),
        .\available_spaces_bk_reg[2] (grp_start_backoff_be_fu_178_n_3),
        .\available_spaces_bk_reg[2]_0 (\available_spaces_bk_reg[2] ),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\available_spaces_be_reg[2] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[0]_0 (Q[1]),
        .\bk_backoff_counter_reg[0]_1 (grp_start_backoff_bk_fu_191_n_40),
        .\bk_backoff_counter_reg[0]_2 (\bk_backoff_counter_reg[0]_0 ),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_1_sp_1(grp_start_backoff_be_fu_178_n_12),
        .grp_initial_edca_process_fu_240_CW_be_o(grp_initial_edca_process_fu_240_CW_be_o),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_start_backoff_be_fu_178_ap_start_reg(grp_start_backoff_be_fu_178_ap_start_reg),
        .grp_start_backoff_be_fu_178_invoke_reason(grp_start_backoff_be_fu_178_invoke_reason),
        .icmp_ln286_reg_364(icmp_ln286_reg_364),
        .icmp_ln287_reg_368(icmp_ln287_reg_368),
        .icmp_ln304_reg_376(icmp_ln304_reg_376),
        .\icmp_ln304_reg_376_reg[0] (grp_start_backoff_be_fu_178_n_2),
        .\icmp_ln304_reg_376_reg[0]_0 (\icmp_ln304_reg_376_reg[0]_0 ),
        .icmp_ln305_reg_380(icmp_ln305_reg_380),
        .p(p),
        .\r_stage_reg[32] (r_stage_reg_r_29),
        .\rand_state[0]_i_8 (grp_start_backoff_bk_fu_191_n_38),
        .rand_state_o_ap_vld(grp_start_backoff_bk_fu_191_rand_state_o_ap_vld),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state[31]_i_5_n_1 ),
        .\rand_state_reg[0]_1 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[0]_2 (\rand_state[31]_i_12_n_1 ),
        .\rand_state_reg[0]_3 (grp_backoff_vo_fu_153_rand_state_o_ap_vld),
        .\rand_state_reg[0]_4 (\rand_state[31]_i_11_n_1 ),
        .\rand_state_reg[0]_5 (grp_start_backoff_vi_fu_165_rand_state_o_ap_vld),
        .tmp_7_reg_360(tmp_7_reg_360),
        .tmp_9_reg_372(tmp_9_reg_372));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_be_fu_178_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_178_n_1),
        .Q(grp_start_backoff_be_fu_178_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28 grp_start_backoff_bk_fu_191
       (.\CW_bk_reg[9] (\CW_bk_reg[9] ),
        .D(ap_NS_fsm[16]),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[0]_0 (grp_start_backoff_bk_fu_191_n_61),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_2 ),
        .\ap_CS_fsm_reg[13] (grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .\ap_CS_fsm_reg[14] (grp_start_backoff_bk_fu_191_n_1),
        .\ap_CS_fsm_reg[1]_0 (grp_start_backoff_bk_fu_191_n_40),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_bk_fu_191_n_38),
        .\ap_CS_fsm_reg[2]_0 (grp_start_backoff_bk_fu_191_rand_state_o_ap_vld),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_block_state14_on_subcall_done(ap_block_state14_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\available_spaces_bk_reg[2] ),
        .\bk_backoff_counter_reg[0]_0 (\rand_state[31]_i_5_n_1 ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .current_txop_holder_6_reg_384(current_txop_holder_6_reg_384),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_0_sp_1(grp_start_backoff_bk_fu_191_n_2),
        .current_txop_holder_i_1_sp_1(grp_start_backoff_bk_fu_191_n_4),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_CW_bk_o(grp_initial_edca_process_fu_240_CW_bk_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_start_backoff_bk_fu_191_ap_start_reg(grp_start_backoff_bk_fu_191_ap_start_reg),
        .grp_start_backoff_bk_fu_191_invoke_reason(grp_start_backoff_bk_fu_191_invoke_reason),
        .grp_start_tx_fu_119_ap_done(grp_start_tx_fu_119_ap_done),
        .icmp_ln304_reg_376(icmp_ln304_reg_376),
        .icmp_ln305_reg_380(icmp_ln305_reg_380),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .p(p),
        .\r_stage_reg[32] (r_stage_reg_r_29),
        .\rand_state_reg[0] (grp_start_backoff_be_fu_178_n_33),
        .\rand_state_reg[0]_0 (grp_start_backoff_vi_fu_165_n_13),
        .\rand_state_reg[10] (grp_start_backoff_be_fu_178_n_43),
        .\rand_state_reg[10]_0 (grp_start_backoff_vi_fu_165_n_23),
        .\rand_state_reg[11] (grp_start_backoff_be_fu_178_n_44),
        .\rand_state_reg[11]_0 (grp_start_backoff_vi_fu_165_n_24),
        .\rand_state_reg[12] (grp_start_backoff_be_fu_178_n_45),
        .\rand_state_reg[12]_0 (grp_start_backoff_vi_fu_165_n_25),
        .\rand_state_reg[13] (grp_start_backoff_be_fu_178_n_46),
        .\rand_state_reg[13]_0 (grp_start_backoff_vi_fu_165_n_26),
        .\rand_state_reg[14] (grp_start_backoff_be_fu_178_n_47),
        .\rand_state_reg[14]_0 (grp_start_backoff_vi_fu_165_n_27),
        .\rand_state_reg[15] (grp_start_backoff_be_fu_178_n_48),
        .\rand_state_reg[15]_0 (grp_start_backoff_vi_fu_165_n_28),
        .\rand_state_reg[16] (grp_start_backoff_be_fu_178_n_49),
        .\rand_state_reg[16]_0 (grp_start_backoff_vi_fu_165_n_29),
        .\rand_state_reg[17] (grp_start_backoff_be_fu_178_n_50),
        .\rand_state_reg[17]_0 (grp_start_backoff_vi_fu_165_n_30),
        .\rand_state_reg[18] (grp_start_backoff_be_fu_178_n_51),
        .\rand_state_reg[18]_0 (grp_start_backoff_vi_fu_165_n_31),
        .\rand_state_reg[19] (grp_start_backoff_be_fu_178_n_52),
        .\rand_state_reg[19]_0 (grp_start_backoff_vi_fu_165_n_32),
        .\rand_state_reg[1] (grp_start_backoff_be_fu_178_n_34),
        .\rand_state_reg[1]_0 (grp_start_backoff_vi_fu_165_n_14),
        .\rand_state_reg[20] (grp_start_backoff_be_fu_178_n_53),
        .\rand_state_reg[20]_0 (grp_start_backoff_vi_fu_165_n_33),
        .\rand_state_reg[21] (grp_start_backoff_be_fu_178_n_54),
        .\rand_state_reg[21]_0 (grp_start_backoff_vi_fu_165_n_34),
        .\rand_state_reg[22] (grp_start_backoff_be_fu_178_n_55),
        .\rand_state_reg[22]_0 (grp_start_backoff_vi_fu_165_n_35),
        .\rand_state_reg[23] (grp_start_backoff_be_fu_178_n_56),
        .\rand_state_reg[23]_0 (grp_start_backoff_vi_fu_165_n_36),
        .\rand_state_reg[24] (grp_start_backoff_be_fu_178_n_57),
        .\rand_state_reg[24]_0 (grp_start_backoff_vi_fu_165_n_37),
        .\rand_state_reg[25] (grp_start_backoff_be_fu_178_n_58),
        .\rand_state_reg[25]_0 (grp_start_backoff_vi_fu_165_n_38),
        .\rand_state_reg[26] (grp_start_backoff_be_fu_178_n_59),
        .\rand_state_reg[26]_0 (grp_start_backoff_vi_fu_165_n_39),
        .\rand_state_reg[27] (grp_start_backoff_be_fu_178_n_60),
        .\rand_state_reg[27]_0 (grp_start_backoff_vi_fu_165_n_40),
        .\rand_state_reg[28] (grp_start_backoff_be_fu_178_n_61),
        .\rand_state_reg[28]_0 (grp_start_backoff_vi_fu_165_n_41),
        .\rand_state_reg[29] (grp_start_backoff_be_fu_178_n_62),
        .\rand_state_reg[29]_0 (grp_start_backoff_vi_fu_165_n_42),
        .\rand_state_reg[2] (grp_start_backoff_be_fu_178_n_35),
        .\rand_state_reg[2]_0 (grp_start_backoff_vi_fu_165_n_15),
        .\rand_state_reg[30] (grp_start_backoff_be_fu_178_n_63),
        .\rand_state_reg[30]_0 (grp_start_backoff_vi_fu_165_n_43),
        .\rand_state_reg[31] (grp_start_backoff_be_fu_178_n_64),
        .\rand_state_reg[31]_0 (grp_start_backoff_vi_fu_165_n_44),
        .\rand_state_reg[3] (grp_start_backoff_be_fu_178_n_36),
        .\rand_state_reg[3]_0 (grp_start_backoff_vi_fu_165_n_16),
        .\rand_state_reg[4] (grp_start_backoff_be_fu_178_n_37),
        .\rand_state_reg[4]_0 (grp_start_backoff_vi_fu_165_n_17),
        .\rand_state_reg[5] (grp_start_backoff_be_fu_178_n_38),
        .\rand_state_reg[5]_0 (grp_start_backoff_vi_fu_165_n_18),
        .\rand_state_reg[6] (grp_start_backoff_be_fu_178_n_39),
        .\rand_state_reg[6]_0 (grp_start_backoff_vi_fu_165_n_19),
        .\rand_state_reg[7] (grp_start_backoff_be_fu_178_n_40),
        .\rand_state_reg[7]_0 (grp_start_backoff_vi_fu_165_n_20),
        .\rand_state_reg[8] (grp_start_backoff_be_fu_178_n_41),
        .\rand_state_reg[8]_0 (grp_start_backoff_vi_fu_165_n_21),
        .\rand_state_reg[9] (grp_start_backoff_be_fu_178_n_42),
        .\rand_state_reg[9]_0 (grp_start_backoff_vi_fu_165_n_22),
        .tmp_9_reg_372(tmp_9_reg_372));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_bk_fu_191_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_191_n_1),
        .Q(grp_start_backoff_bk_fu_191_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29 grp_start_backoff_vi_fu_165
       (.\CW_vi_reg[9] (\CW_vi_reg[9] ),
        .D({grp_start_backoff_vi_fu_165_n_8,ap_NS_fsm[10],grp_start_backoff_vi_fu_165_n_10,ap_NS_fsm[7]}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[10] (grp_start_backoff_be_fu_178_n_32),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_vi_fu_165_rand_state_o_ap_vld),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_4 ),
        .\ap_CS_fsm_reg[7] (grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm[7]_i_2_n_1 ),
        .\ap_CS_fsm_reg[8] (grp_start_backoff_vi_fu_165_n_1),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be[2]),
        .\available_spaces_be_reg[2] (grp_start_backoff_vi_fu_165_n_3),
        .\available_spaces_be_reg[2]_0 (\available_spaces_be_reg[2] ),
        .\available_spaces_be_reg[2]_1 (grp_start_backoff_vi_fu_165_n_7),
        .\be_backoff_counter_reg[0] (grp_start_backoff_be_fu_178_n_8),
        .\be_backoff_counter_reg[0]_0 (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_1 (\be_backoff_counter_reg[0]_0 ),
        .current_txop_holder_i(current_txop_holder_i[2:1]),
        .grp_initial_edca_process_fu_240_CW_vi_o(grp_initial_edca_process_fu_240_CW_vi_o),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_start_backoff_be_fu_178_ap_start_reg0(grp_start_backoff_be_fu_178_ap_start_reg0),
        .grp_start_backoff_vi_fu_165_ap_start_reg(grp_start_backoff_vi_fu_165_ap_start_reg),
        .grp_start_backoff_vi_fu_165_invoke_reason(grp_start_backoff_vi_fu_165_invoke_reason),
        .icmp_ln268_reg_352(icmp_ln268_reg_352),
        .icmp_ln269_reg_356(icmp_ln269_reg_356),
        .icmp_ln286_reg_364(icmp_ln286_reg_364),
        .\icmp_ln286_reg_364_reg[0] (grp_start_backoff_vi_fu_165_n_2),
        .\icmp_ln286_reg_364_reg[0]_0 (\icmp_ln286_reg_364_reg[0]_0 ),
        .icmp_ln287_reg_368(icmp_ln287_reg_368),
        .p(p),
        .\r_stage_reg[32] (r_stage_reg_r_29),
        .\rand_state[0]_i_4 (grp_start_backoff_be_fu_178_n_65),
        .\rand_state[0]_i_4_0 (grp_backoff_vo_fu_153_n_11),
        .\rand_state[10]_i_4 (grp_backoff_vo_fu_153_n_22),
        .\rand_state[11]_i_4 (grp_backoff_vo_fu_153_n_23),
        .\rand_state[12]_i_4 (grp_backoff_vo_fu_153_n_24),
        .\rand_state[13]_i_4 (grp_backoff_vo_fu_153_n_25),
        .\rand_state[14]_i_4 (grp_backoff_vo_fu_153_n_26),
        .\rand_state[15]_i_4 (grp_backoff_vo_fu_153_n_27),
        .\rand_state[16]_i_4 (grp_backoff_vo_fu_153_n_28),
        .\rand_state[17]_i_4 (grp_backoff_vo_fu_153_n_29),
        .\rand_state[18]_i_4 (grp_backoff_vo_fu_153_n_30),
        .\rand_state[19]_i_4 (grp_backoff_vo_fu_153_n_31),
        .\rand_state[1]_i_4 (grp_backoff_vo_fu_153_n_13),
        .\rand_state[20]_i_4 (grp_backoff_vo_fu_153_n_32),
        .\rand_state[21]_i_4 (grp_backoff_vo_fu_153_n_33),
        .\rand_state[22]_i_4 (grp_backoff_vo_fu_153_n_34),
        .\rand_state[23]_i_4 (grp_backoff_vo_fu_153_n_35),
        .\rand_state[24]_i_4 (grp_backoff_vo_fu_153_n_36),
        .\rand_state[25]_i_4 (grp_backoff_vo_fu_153_n_37),
        .\rand_state[26]_i_4 (grp_backoff_vo_fu_153_n_38),
        .\rand_state[27]_i_4 (grp_backoff_vo_fu_153_n_39),
        .\rand_state[28]_i_4 (grp_backoff_vo_fu_153_n_40),
        .\rand_state[29]_i_4 (grp_backoff_vo_fu_153_n_41),
        .\rand_state[2]_i_4 (grp_backoff_vo_fu_153_n_14),
        .\rand_state[30]_i_4 (grp_backoff_vo_fu_153_n_42),
        .\rand_state[31]_i_9 (grp_backoff_vo_fu_153_n_43),
        .\rand_state[3]_i_4 (grp_backoff_vo_fu_153_n_15),
        .\rand_state[4]_i_4 (grp_backoff_vo_fu_153_n_16),
        .\rand_state[5]_i_4 (grp_backoff_vo_fu_153_n_17),
        .\rand_state[6]_i_4 (grp_backoff_vo_fu_153_n_18),
        .\rand_state[7]_i_4 (grp_backoff_vo_fu_153_n_19),
        .\rand_state[8]_i_4 (grp_backoff_vo_fu_153_n_20),
        .\rand_state[9]_i_4 (grp_backoff_vo_fu_153_n_21),
        .\rand_state_reg[0] (grp_start_backoff_vi_fu_165_n_13),
        .\rand_state_reg[10] (grp_start_backoff_vi_fu_165_n_23),
        .\rand_state_reg[11] (grp_start_backoff_vi_fu_165_n_24),
        .\rand_state_reg[12] (grp_start_backoff_vi_fu_165_n_25),
        .\rand_state_reg[13] (grp_start_backoff_vi_fu_165_n_26),
        .\rand_state_reg[14] (grp_start_backoff_vi_fu_165_n_27),
        .\rand_state_reg[15] (grp_start_backoff_vi_fu_165_n_28),
        .\rand_state_reg[16] (grp_start_backoff_vi_fu_165_n_29),
        .\rand_state_reg[17] (grp_start_backoff_vi_fu_165_n_30),
        .\rand_state_reg[18] (grp_start_backoff_vi_fu_165_n_31),
        .\rand_state_reg[19] (grp_start_backoff_vi_fu_165_n_32),
        .\rand_state_reg[1] (grp_start_backoff_vi_fu_165_n_14),
        .\rand_state_reg[20] (grp_start_backoff_vi_fu_165_n_33),
        .\rand_state_reg[21] (grp_start_backoff_vi_fu_165_n_34),
        .\rand_state_reg[22] (grp_start_backoff_vi_fu_165_n_35),
        .\rand_state_reg[23] (grp_start_backoff_vi_fu_165_n_36),
        .\rand_state_reg[24] (grp_start_backoff_vi_fu_165_n_37),
        .\rand_state_reg[25] (grp_start_backoff_vi_fu_165_n_38),
        .\rand_state_reg[26] (grp_start_backoff_vi_fu_165_n_39),
        .\rand_state_reg[27] (grp_start_backoff_vi_fu_165_n_40),
        .\rand_state_reg[28] (grp_start_backoff_vi_fu_165_n_41),
        .\rand_state_reg[29] (grp_start_backoff_vi_fu_165_n_42),
        .\rand_state_reg[2] (grp_start_backoff_vi_fu_165_n_15),
        .\rand_state_reg[30] (grp_start_backoff_vi_fu_165_n_43),
        .\rand_state_reg[31] (grp_start_backoff_vi_fu_165_n_44),
        .\rand_state_reg[3] (grp_start_backoff_vi_fu_165_n_16),
        .\rand_state_reg[4] (grp_start_backoff_vi_fu_165_n_17),
        .\rand_state_reg[5] (grp_start_backoff_vi_fu_165_n_18),
        .\rand_state_reg[6] (grp_start_backoff_vi_fu_165_n_19),
        .\rand_state_reg[7] (grp_start_backoff_vi_fu_165_n_20),
        .\rand_state_reg[8] (grp_start_backoff_vi_fu_165_n_21),
        .\rand_state_reg[9] (grp_start_backoff_vi_fu_165_n_22),
        .tmp_7_reg_360(tmp_7_reg_360),
        .tmp_reg_348(tmp_reg_348),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (Q[1]),
        .\vi_backoff_counter_reg[0]_0 (\available_spaces_vi_reg[2] ),
        .\vi_backoff_counter_reg[0]_1 (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_2 (\vi_backoff_counter_reg[0]_0 ),
        .\vi_backoff_counter_reg[0]_3 (\rand_state[31]_i_11_n_1 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_vi_fu_165_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_1),
        .Q(grp_start_backoff_vi_fu_165_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30 grp_start_tx_fu_119
       (.D(D),
        .O(\mul_ln127_reg_1242_reg[-1111111105] [1:0]),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14]_0 ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[17] (grp_start_tx_fu_119_n_35),
        .\ap_CS_fsm_reg[17]_0 (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[17]_1 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[17]_2 (\ap_CS_fsm_reg[17]_1 ),
        .\ap_CS_fsm_reg[17]_3 (\ap_CS_fsm_reg[17]_2 ),
        .\ap_CS_fsm_reg[1]_0 (grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld),
        .\ap_CS_fsm_reg[3] (grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld),
        .\ap_CS_fsm_reg[5] (grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[7] (grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .available_spaces_bk(available_spaces_bk),
        .available_spaces_vi(available_spaces_vi),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo[0]_i_3 (\available_spaces_bk[2]_i_12_n_1 ),
        .\be2_0_reg_328_reg[3] (grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .\bk1_0_reg_340_reg[2] (grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .current_txop_holder_6_reg_384(current_txop_holder_6_reg_384),
        .current_txop_holder_i(current_txop_holder_i),
        .\current_txop_holder_o[0] (grp_backoff_vo_fu_153_n_44),
        .current_txop_holder_o_ap_vld(grp_backoff_vo_fu_153_n_45),
        .grp_initial_edca_process_fu_240_ap_start_reg(grp_initial_edca_process_fu_240_ap_start_reg),
        .grp_initial_edca_process_fu_240_ap_start_reg_reg(grp_initial_edca_process_fu_240_ap_done),
        .grp_initial_edca_process_fu_240_available_spaces_be_o(grp_initial_edca_process_fu_240_available_spaces_be_o),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o(grp_initial_edca_process_fu_240_available_spaces_bk_o),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o(grp_initial_edca_process_fu_240_available_spaces_vi_o),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o(grp_initial_edca_process_fu_240_available_spaces_vo_o),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_phy_txend_confirm_fu_292_edca_queues_address0(grp_phy_txend_confirm_fu_292_edca_queues_address0),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_start_tx_fu_119_ap_done(grp_start_tx_fu_119_ap_done),
        .grp_start_tx_fu_119_ap_start_reg(grp_start_tx_fu_119_ap_start_reg),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .\idle_waited_0_reg_109_reg[0] (\idle_waited_0_reg_109_reg[0]_0 ),
        .\idle_waited_0_reg_109_reg[0]_0 (\idle_waited_0_reg_109_reg[0]_1 ),
        .mac_frame_address0(mac_frame_address0),
        .\mac_frame_address0[0] (Q),
        .\mac_frame_address0[6] (\mac_frame_address0[6] ),
        .\mac_frame_address0[6]_0 (\mac_frame_address0[6]_0 ),
        .\mac_frame_address0[6]_1 (\mac_frame_address0[6]_1 ),
        .mac_frame_ce0(mac_frame_ce0),
        .mac_frame_ce0_0(mac_frame_ce0_0),
        .\mul_ln114_reg_1250_reg[-1111111103] (\mul_ln114_reg_1250_reg[-1111111103] ),
        .\mul_ln127_reg_1242_reg[-1111111103] (\mul_ln127_reg_1242_reg[-1111111103] ),
        .\mul_ln127_reg_1242_reg[-1111111105] (\mul_ln127_reg_1242_reg[-1111111105] [4:2]),
        .\mul_ln140_reg_1234_reg[-1111111103] (\mul_ln140_reg_1234_reg[-1111111103] ),
        .\mul_ln140_reg_1234_reg[-1111111105] (\mul_ln140_reg_1234_reg[-1111111105] [2:1]),
        .\mul_ln140_reg_1234_reg[-1111111106] (\mul_ln140_reg_1234_reg[-1111111105] [0]),
        .\mul_ln153_reg_1226_reg[-1111111103] (\mul_ln153_reg_1226_reg[-1111111103] ),
        .\mul_ln153_reg_1226_reg[-1111111105] (\mul_ln153_reg_1226_reg[-1111111105] [3:2]),
        .\mul_ln153_reg_1226_reg[-1111111106] (\mul_ln153_reg_1226_reg[-1111111105] [1:0]),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_i_34(ram_reg_i_34),
        .ram_reg_i_38(ram_reg_i_38),
        .\vi3_0_reg_316_reg[5] (\vi3_0_reg_316_reg[5] ),
        .\vo4_0_reg_304_reg[0] (grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .write_pointer_be(write_pointer_be),
        .write_pointer_bk(write_pointer_bk),
        .write_pointer_vi(write_pointer_vi),
        .write_pointer_vo(write_pointer_vo));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_tx_fu_119_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_tx_fu_119_n_35),
        .Q(grp_start_tx_fu_119_ap_start_reg),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln268_reg_352[0]_i_1 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(ap_CS_fsm_state6),
        .I2(available_spaces_vi[2]),
        .I3(icmp_ln268_reg_352),
        .O(\icmp_ln268_reg_352[0]_i_1_n_1 ));
  FDRE \icmp_ln268_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln268_reg_352[0]_i_1_n_1 ),
        .Q(icmp_ln268_reg_352),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h07FF0700)) 
    \icmp_ln269_reg_356[0]_i_1 
       (.I0(current_txop_holder_i[1]),
        .I1(current_txop_holder_i[0]),
        .I2(current_txop_holder_i[2]),
        .I3(\ap_CS_fsm[7]_i_2_n_1 ),
        .I4(icmp_ln269_reg_356),
        .O(\icmp_ln269_reg_356[0]_i_1_n_1 ));
  FDRE \icmp_ln269_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln269_reg_356[0]_i_1_n_1 ),
        .Q(icmp_ln269_reg_356),
        .R(1'b0));
  FDRE \icmp_ln286_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_2),
        .Q(icmp_ln286_reg_364),
        .R(1'b0));
  FDRE \icmp_ln287_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_7),
        .Q(icmp_ln287_reg_368),
        .R(1'b0));
  FDRE \icmp_ln304_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_178_n_2),
        .Q(icmp_ln304_reg_376),
        .R(1'b0));
  FDRE \icmp_ln305_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_178_n_12),
        .Q(icmp_ln305_reg_380),
        .R(1'b0));
  FDRE \idle_waited_0_reg_109_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_204_n_2),
        .Q(idle_waited_0_reg_109),
        .R(1'b0));
  FDRE \idle_waited_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_204_n_3),
        .Q(idle_waited_reg_343),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rand_state[31]_i_11 
       (.I0(icmp_ln268_reg_352),
        .I1(tmp_reg_348),
        .I2(ap_CS_fsm_state8),
        .O(\rand_state[31]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rand_state[31]_i_12 
       (.I0(icmp_ln286_reg_364),
        .I1(tmp_7_reg_360),
        .I2(ap_CS_fsm_state11),
        .O(\rand_state[31]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rand_state[31]_i_5 
       (.I0(icmp_ln304_reg_376),
        .I1(tmp_9_reg_372),
        .I2(ap_CS_fsm_state14),
        .O(\rand_state[31]_i_5_n_1 ));
  FDRE \tmp_7_reg_360_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_165_n_3),
        .Q(tmp_7_reg_360),
        .R(1'b0));
  FDRE \tmp_9_reg_372_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_178_n_3),
        .Q(tmp_9_reg_372),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_348[0]_i_1 
       (.I0(available_spaces_vi[2]),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_reg_348),
        .O(\tmp_reg_348[0]_i_1_n_1 ));
  FDRE \tmp_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_348[0]_i_1_n_1 ),
        .Q(tmp_reg_348),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \vi_backoff_counter[9]_i_3 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(available_spaces_vi[2]),
        .I2(ap_CS_fsm_state6),
        .O(\available_spaces_vi_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe
   (ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    ap_clk_12,
    ap_clk_13,
    ap_clk_14,
    ap_clk_15,
    \q0_reg[7] ,
    ap_clk,
    data_q0,
    llc_data_address0,
    \q0_reg[7]_0 ,
    Q,
    ram_reg_0_63_0_0__6,
    E,
    D);
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output ap_clk_3;
  output ap_clk_4;
  output ap_clk_5;
  output ap_clk_6;
  output ap_clk_7;
  output ap_clk_8;
  output ap_clk_9;
  output ap_clk_10;
  output ap_clk_11;
  output ap_clk_12;
  output ap_clk_13;
  output ap_clk_14;
  output ap_clk_15;
  output [7:0]\q0_reg[7] ;
  input ap_clk;
  input [7:0]data_q0;
  input [5:0]llc_data_address0;
  input \q0_reg[7]_0 ;
  input [0:0]Q;
  input [0:0]ram_reg_0_63_0_0__6;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_10;
  wire ap_clk_11;
  wire ap_clk_12;
  wire ap_clk_13;
  wire ap_clk_14;
  wire ap_clk_15;
  wire ap_clk_2;
  wire ap_clk_3;
  wire ap_clk_4;
  wire ap_clk_5;
  wire ap_clk_6;
  wire ap_clk_7;
  wire ap_clk_8;
  wire ap_clk_9;
  wire [7:0]data_q0;
  wire [5:0]llc_data_address0;
  wire [7:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]ram_reg_0_63_0_0__6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram ma_unitdatax_requdEe_ram_U
       (.D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_10(ap_clk_10),
        .ap_clk_11(ap_clk_11),
        .ap_clk_12(ap_clk_12),
        .ap_clk_13(ap_clk_13),
        .ap_clk_14(ap_clk_14),
        .ap_clk_15(ap_clk_15),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .ap_clk_4(ap_clk_4),
        .ap_clk_5(ap_clk_5),
        .ap_clk_6(ap_clk_6),
        .ap_clk_7(ap_clk_7),
        .ap_clk_8(ap_clk_8),
        .ap_clk_9(ap_clk_9),
        .data_q0(data_q0),
        .llc_data_address0(llc_data_address0),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .ram_reg_0_63_0_0__6_0(ram_reg_0_63_0_0__6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe_ram
   (ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk_5,
    ap_clk_6,
    ap_clk_7,
    ap_clk_8,
    ap_clk_9,
    ap_clk_10,
    ap_clk_11,
    ap_clk_12,
    ap_clk_13,
    ap_clk_14,
    ap_clk_15,
    \q0_reg[7]_0 ,
    ap_clk,
    data_q0,
    llc_data_address0,
    \q0_reg[7]_1 ,
    Q,
    ram_reg_0_63_0_0__6_0,
    E,
    D);
  output ap_clk_0;
  output ap_clk_1;
  output ap_clk_2;
  output ap_clk_3;
  output ap_clk_4;
  output ap_clk_5;
  output ap_clk_6;
  output ap_clk_7;
  output ap_clk_8;
  output ap_clk_9;
  output ap_clk_10;
  output ap_clk_11;
  output ap_clk_12;
  output ap_clk_13;
  output ap_clk_14;
  output ap_clk_15;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]data_q0;
  input [5:0]llc_data_address0;
  input \q0_reg[7]_1 ;
  input [0:0]Q;
  input [0:0]ram_reg_0_63_0_0__6_0;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_clk_10;
  wire ap_clk_11;
  wire ap_clk_12;
  wire ap_clk_13;
  wire ap_clk_14;
  wire ap_clk_15;
  wire ap_clk_2;
  wire ap_clk_3;
  wire ap_clk_4;
  wire ap_clk_5;
  wire ap_clk_6;
  wire ap_clk_7;
  wire ap_clk_8;
  wire ap_clk_9;
  wire [7:0]data_q0;
  wire [5:0]llc_data_address0;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]ram_reg_0_63_0_0__6_0;
  wire ram_reg_0_63_0_0_i_1_n_1;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[0]),
        .O(ap_clk_1),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[1]),
        .O(ap_clk_3),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[2]),
        .O(ap_clk_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[3]),
        .O(ap_clk_7),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[4]),
        .O(ap_clk_9),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[5]),
        .O(ap_clk_11),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[6]),
        .O(ap_clk_13),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "69" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(1'b0),
        .D(data_q0[7]),
        .O(ap_clk_15),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[0]),
        .O(ap_clk_0),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_0_0__0
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[1]),
        .O(ap_clk_2),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_0_0__1
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[2]),
        .O(ap_clk_4),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_0_0__2
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[3]),
        .O(ap_clk_6),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_0_0__3
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[4]),
        .O(ap_clk_8),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_0_0__4
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[5]),
        .O(ap_clk_10),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_0_0__5
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[6]),
        .O(ap_clk_12),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  (* RTL_RAM_BITS = "560" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/llc_data_U/ma_unitdatax_requdEe_ram_U/ram" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_0_0__6
       (.A0(llc_data_address0[0]),
        .A1(llc_data_address0[1]),
        .A2(llc_data_address0[2]),
        .A3(llc_data_address0[3]),
        .A4(llc_data_address0[4]),
        .A5(llc_data_address0[5]),
        .D(data_q0[7]),
        .O(ap_clk_14),
        .WCLK(ap_clk),
        .WE(ram_reg_0_63_0_0_i_1_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_63_0_0_i_1
       (.I0(Q),
        .I1(ram_reg_0_63_0_0__6_0),
        .O(ram_reg_0_63_0_0_i_1_n_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg
   (DOADO,
    \ap_CS_fsm_reg[10] ,
    \mac_frame_q0[7] ,
    ap_clk,
    mac_data_ce1,
    mac_data_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    mac_data_we1,
    WEBWE,
    Q,
    mac_frame_q0,
    ram_reg);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]\mac_frame_q0[7] ;
  input ap_clk;
  input mac_data_ce1;
  input mac_data_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input mac_data_we1;
  input [0:0]WEBWE;
  input [3:0]Q;
  input [7:0]mac_frame_q0;
  input [1:0]ram_reg;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire mac_data_ce0;
  wire mac_data_ce1;
  wire mac_data_we1;
  wire [7:0]mac_frame_q0;
  wire [7:0]\mac_frame_q0[7] ;
  wire [1:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram ma_unitdatax_requeOg_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .DOADO(DOADO),
        .Q(Q),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .mac_data_ce0(mac_data_ce0),
        .mac_data_ce1(mac_data_ce1),
        .mac_data_we1(mac_data_we1),
        .mac_frame_q0(mac_frame_q0),
        .\mac_frame_q0[7] (\mac_frame_q0[7] ),
        .ram_reg_0(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg_ram
   (DOADO,
    \ap_CS_fsm_reg[10] ,
    \mac_frame_q0[7] ,
    ap_clk,
    mac_data_ce1,
    mac_data_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    mac_data_we1,
    WEBWE,
    Q,
    mac_frame_q0,
    ram_reg_0);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]\mac_frame_q0[7] ;
  input ap_clk;
  input mac_data_ce1;
  input mac_data_ce0;
  input [6:0]ADDRARDADDR;
  input [6:0]ADDRBWRADDR;
  input [7:0]DIADI;
  input [7:0]DIBDI;
  input mac_data_we1;
  input [0:0]WEBWE;
  input [3:0]Q;
  input [7:0]mac_frame_q0;
  input [1:0]ram_reg_0;

  wire [6:0]ADDRARDADDR;
  wire [6:0]ADDRBWRADDR;
  wire [7:0]DIADI;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire [7:0]grp_ma_unitdatax_request_fu_344_edca_queues_d0;
  wire mac_data_ce0;
  wire mac_data_ce1;
  wire mac_data_we1;
  wire [7:0]mac_frame_q0;
  wire [7:0]\mac_frame_q0[7] ;
  wire [1:0]ram_reg_0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "grp_ma_unitdatax_request_fu_344/mac_data_U/ma_unitdatax_requeOg_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "896" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],grp_ma_unitdatax_request_fu_344_edca_queues_d0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mac_data_ce1),
        .ENBWREN(mac_data_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mac_data_we1,mac_data_we1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_13__0
       (.I0(mac_frame_q0[7]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[7]),
        .O(\mac_frame_q0[7] [7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_14__0
       (.I0(mac_frame_q0[6]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[6]),
        .O(\mac_frame_q0[7] [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_15__0
       (.I0(mac_frame_q0[5]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[5]),
        .O(\mac_frame_q0[7] [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_16__0
       (.I0(mac_frame_q0[4]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[4]),
        .O(\mac_frame_q0[7] [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_17__0
       (.I0(mac_frame_q0[3]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[3]),
        .O(\mac_frame_q0[7] [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_18__0
       (.I0(mac_frame_q0[2]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[2]),
        .O(\mac_frame_q0[7] [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_19__0
       (.I0(mac_frame_q0[1]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[1]),
        .O(\mac_frame_q0[7] [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    ram_reg_i_20__0
       (.I0(mac_frame_q0[0]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_0[1]),
        .I3(grp_ma_unitdatax_request_fu_344_edca_queues_d0[0]),
        .O(\mac_frame_q0[7] [0]));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_25
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[10] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request
   (\available_spaces_bk_s_reg_1103_reg[0] ,
    \ap_CS_fsm_reg[10]_0 ,
    \write_pointer_bk_loa_reg_1109_reg[0] ,
    \write_pointer_bk_loa_reg_1109_reg[0]_0 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[10]_1 ,
    \available_spaces_be_reg[1] ,
    \available_spaces_be_s_reg_1114_reg[0] ,
    \write_pointer_be_loa_reg_1120_reg[0] ,
    \write_pointer_be_loa_reg_1120_reg[0]_0 ,
    \available_spaces_vi_s_reg_1125_reg[0] ,
    \ap_CS_fsm_reg[10]_2 ,
    \available_spaces_vi_reg[1] ,
    \available_spaces_vi_reg[2] ,
    \write_pointer_vi_loa_reg_1131_reg[0] ,
    \write_pointer_vi_loa_reg_1131_reg[0]_0 ,
    \available_spaces_vo_s_reg_1136_reg[0] ,
    \ap_CS_fsm_reg[10]_3 ,
    \available_spaces_vo_reg[1] ,
    \available_spaces_vo_reg[2] ,
    \write_pointer_vo_loa_reg_1142_reg[0] ,
    \write_pointer_vo_loa_reg_1142_reg[0]_0 ,
    ADDRARDADDR,
    edca_queues_ce0,
    WEA,
    D,
    \medium_state_read_3_reg_701_reg[0]_0 ,
    \remd_reg[9] ,
    \ap_CS_fsm_reg[3]_0 ,
    \remd_reg[9]_0 ,
    \icmp_ln41_reg_681_reg[0]_0 ,
    \remd_reg[9]_1 ,
    \medium_state_read_reg_735_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_4 ,
    \ap_CS_fsm_reg[10]_5 ,
    \available_spaces_bk_reg[1] ,
    \available_spaces_bk_s_reg_1103_reg[2] ,
    \ap_CS_fsm_reg[11]_0 ,
    source_addr_mac_address1,
    \i_0_reg_246_reg[6]_0 ,
    source_addr_mac_ce0,
    DIADI,
    \empty_15_reg_649_reg[0]_0 ,
    data_ce0,
    \be2_0_reg_328_reg[2] ,
    \ap_CS_fsm_reg[15]_0 ,
    \be2_0_reg_328_reg[4] ,
    \be2_0_reg_328_reg[3] ,
    \be2_0_reg_328_reg[1] ,
    \be2_0_reg_328_reg[0] ,
    \trunc_ln14_reg_176_reg[30] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[10]_6 ,
    \ap_CS_fsm_reg[10]_7 ,
    grp_ma_unitdatax_request_fu_344_ap_start_reg_reg,
    ap_clk,
    ap_rst,
    Q,
    \r_stage_reg[32] ,
    \available_spaces_bk_reg[0] ,
    \available_spaces_bk_reg[0]_0 ,
    available_spaces_bk,
    \write_pointer_bk_reg[0] ,
    write_pointer_bk,
    \write_pointer_bk_reg[1] ,
    \available_spaces_be_reg[2]_0 ,
    \available_spaces_be_reg[0] ,
    available_spaces_be,
    \available_spaces_be_reg[1]_0 ,
    \available_spaces_be_reg[0]_0 ,
    \write_pointer_be_reg[0] ,
    write_pointer_be,
    \write_pointer_be_reg[1] ,
    \available_spaces_vi_reg[0] ,
    \available_spaces_vi_reg[2]_0 ,
    available_spaces_vi,
    \available_spaces_vi_reg[2]_1 ,
    \write_pointer_vi_reg[1] ,
    write_pointer_vi,
    \write_pointer_vi_reg[0] ,
    \available_spaces_vo_reg[0] ,
    \available_spaces_vo_reg[2]_0 ,
    available_spaces_vo,
    \available_spaces_vo_reg[1]_0 ,
    \available_spaces_vo_reg[2]_1 ,
    \write_pointer_vo_reg[1] ,
    write_pointer_vo,
    \write_pointer_vo_reg[0] ,
    ram_reg,
    grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
    \available_spaces_vi_reg[1]_0 ,
    grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
    grp_phy_txend_confirm_fu_292_edca_queues_address0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9] ,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \vi_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[3] ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \be_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \be_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1] ,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \bk_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    grp_ma_unitdatax_request_fu_344_ap_start_reg,
    up,
    s_class,
    tx_power_lvl,
    c_identifier_channel_number,
    c_identifier_operating_class,
    d_rate,
    mac_frame_d0,
    source_addr_mac_q0,
    source_addr_mac_q1,
    mac_frame_q0,
    \divisor0_reg[9] ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[9]_1 ,
    medium_state,
    ap_start,
    data_q0);
  output \available_spaces_bk_s_reg_1103_reg[0] ;
  output \ap_CS_fsm_reg[10]_0 ;
  output \write_pointer_bk_loa_reg_1109_reg[0] ;
  output \write_pointer_bk_loa_reg_1109_reg[0]_0 ;
  output \available_spaces_be_reg[2] ;
  output \ap_CS_fsm_reg[10]_1 ;
  output \available_spaces_be_reg[1] ;
  output \available_spaces_be_s_reg_1114_reg[0] ;
  output \write_pointer_be_loa_reg_1120_reg[0] ;
  output \write_pointer_be_loa_reg_1120_reg[0]_0 ;
  output \available_spaces_vi_s_reg_1125_reg[0] ;
  output \ap_CS_fsm_reg[10]_2 ;
  output \available_spaces_vi_reg[1] ;
  output \available_spaces_vi_reg[2] ;
  output \write_pointer_vi_loa_reg_1131_reg[0] ;
  output \write_pointer_vi_loa_reg_1131_reg[0]_0 ;
  output \available_spaces_vo_s_reg_1136_reg[0] ;
  output \ap_CS_fsm_reg[10]_3 ;
  output \available_spaces_vo_reg[1] ;
  output \available_spaces_vo_reg[2] ;
  output \write_pointer_vo_loa_reg_1142_reg[0] ;
  output \write_pointer_vo_loa_reg_1142_reg[0]_0 ;
  output [4:0]ADDRARDADDR;
  output edca_queues_ce0;
  output [0:0]WEA;
  output [9:0]D;
  output \medium_state_read_3_reg_701_reg[0]_0 ;
  output [9:0]\remd_reg[9] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [9:0]\remd_reg[9]_0 ;
  output \icmp_ln41_reg_681_reg[0]_0 ;
  output [9:0]\remd_reg[9]_1 ;
  output \medium_state_read_reg_735_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_4 ;
  output \ap_CS_fsm_reg[10]_5 ;
  output \available_spaces_bk_reg[1] ;
  output \available_spaces_bk_s_reg_1103_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]source_addr_mac_address1;
  output [6:0]\i_0_reg_246_reg[6]_0 ;
  output source_addr_mac_ce0;
  output [7:0]DIADI;
  output \empty_15_reg_649_reg[0]_0 ;
  output data_ce0;
  output \be2_0_reg_328_reg[2] ;
  output \ap_CS_fsm_reg[15]_0 ;
  output \be2_0_reg_328_reg[4] ;
  output \be2_0_reg_328_reg[3] ;
  output \be2_0_reg_328_reg[1] ;
  output \be2_0_reg_328_reg[0] ;
  output [31:0]\trunc_ln14_reg_176_reg[30] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[10]_6 ;
  output \ap_CS_fsm_reg[10]_7 ;
  output [3:0]grp_ma_unitdatax_request_fu_344_ap_start_reg_reg;
  input ap_clk;
  input ap_rst;
  input [31:0]Q;
  input \r_stage_reg[32] ;
  input \available_spaces_bk_reg[0] ;
  input \available_spaces_bk_reg[0]_0 ;
  input [2:0]available_spaces_bk;
  input \write_pointer_bk_reg[0] ;
  input [1:0]write_pointer_bk;
  input \write_pointer_bk_reg[1] ;
  input \available_spaces_be_reg[2]_0 ;
  input \available_spaces_be_reg[0] ;
  input [2:0]available_spaces_be;
  input \available_spaces_be_reg[1]_0 ;
  input \available_spaces_be_reg[0]_0 ;
  input \write_pointer_be_reg[0] ;
  input [1:0]write_pointer_be;
  input \write_pointer_be_reg[1] ;
  input \available_spaces_vi_reg[0] ;
  input \available_spaces_vi_reg[2]_0 ;
  input [2:0]available_spaces_vi;
  input \available_spaces_vi_reg[2]_1 ;
  input \write_pointer_vi_reg[1] ;
  input [1:0]write_pointer_vi;
  input \write_pointer_vi_reg[0] ;
  input \available_spaces_vo_reg[0] ;
  input \available_spaces_vo_reg[2]_0 ;
  input [2:0]available_spaces_vo;
  input \available_spaces_vo_reg[1]_0 ;
  input \available_spaces_vo_reg[2]_1 ;
  input \write_pointer_vo_reg[1] ;
  input [1:0]write_pointer_vo;
  input \write_pointer_vo_reg[0] ;
  input [5:0]ram_reg;
  input grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  input \available_spaces_vi_reg[1]_0 ;
  input grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  input grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  input grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  input grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  input [2:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  input [2:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9] ;
  input [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[4] ;
  input \vo_backoff_counter_reg[5] ;
  input \vo_backoff_counter_reg[6] ;
  input \vo_backoff_counter_reg[7] ;
  input [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[1] ;
  input \vi_backoff_counter_reg[2] ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[8] ;
  input \vi_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[3] ;
  input [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  input \be_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  input \be_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[8] ;
  input \be_backoff_counter_reg[2] ;
  input \be_backoff_counter_reg[1] ;
  input [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[3] ;
  input \bk_backoff_counter_reg[4] ;
  input \bk_backoff_counter_reg[5] ;
  input \bk_backoff_counter_reg[6] ;
  input \bk_backoff_counter_reg[7] ;
  input \bk_backoff_counter_reg[1] ;
  input \bk_backoff_counter_reg[2] ;
  input \bk_backoff_counter_reg[8] ;
  input \bk_backoff_counter_reg[9] ;
  input grp_ma_unitdatax_request_fu_344_ap_start_reg;
  input [3:0]up;
  input [0:0]s_class;
  input [3:0]tx_power_lvl;
  input [7:0]c_identifier_channel_number;
  input [7:0]c_identifier_operating_class;
  input [6:0]d_rate;
  input [7:0]mac_frame_d0;
  input [7:0]source_addr_mac_q0;
  input [7:0]source_addr_mac_q1;
  input [7:0]mac_frame_q0;
  input [9:0]\divisor0_reg[9] ;
  input [9:0]\divisor0_reg[9]_0 ;
  input [9:0]\divisor0_reg[9]_1 ;
  input [0:0]medium_state;
  input ap_start;
  input [7:0]data_q0;

  wire [4:0]ADDRARDADDR;
  wire [9:0]D;
  wire [7:0]DIADI;
  wire [31:0]Q;
  wire [0:0]WEA;
  wire \__8/ram_reg_0_15_0_0_i_1_n_1 ;
  wire and_ln23_reg_645;
  wire \and_ln23_reg_645[0]_i_1_n_1 ;
  wire \ap_CS_fsm[0]_i_3_n_1 ;
  wire \ap_CS_fsm[0]_i_4_n_1 ;
  wire \ap_CS_fsm[15]_i_2_n_1 ;
  wire \ap_CS_fsm[16]_i_2__2_n_1 ;
  wire \ap_CS_fsm[16]_i_3__2_n_1 ;
  wire \ap_CS_fsm[16]_i_5_n_1 ;
  wire \ap_CS_fsm[16]_i_6_n_1 ;
  wire \ap_CS_fsm[2]_i_2__4_n_1 ;
  wire \ap_CS_fsm[2]_i_3_n_1 ;
  wire \ap_CS_fsm[2]_i_4_n_1 ;
  wire \ap_CS_fsm[2]_i_5_n_1 ;
  wire \ap_CS_fsm[4]_i_2__2_n_1 ;
  wire \ap_CS_fsm[8]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[10]_2 ;
  wire \ap_CS_fsm_reg[10]_3 ;
  wire \ap_CS_fsm_reg[10]_4 ;
  wire \ap_CS_fsm_reg[10]_5 ;
  wire \ap_CS_fsm_reg[10]_6 ;
  wire \ap_CS_fsm_reg[10]_7 ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9201_in;
  wire [16:0]ap_NS_fsm;
  wire ap_NS_fsm1171_out;
  wire ap_NS_fsm1181_out;
  wire ap_clk;
  wire ap_rst;
  wire ap_start;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be_reg[0] ;
  wire \available_spaces_be_reg[0]_0 ;
  wire \available_spaces_be_reg[1] ;
  wire \available_spaces_be_reg[1]_0 ;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_s_reg_1114_reg[0] ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk_reg[0] ;
  wire \available_spaces_bk_reg[0]_0 ;
  wire \available_spaces_bk_reg[1] ;
  wire \available_spaces_bk_s_reg_1103_reg[0] ;
  wire \available_spaces_bk_s_reg_1103_reg[2] ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi_reg[0] ;
  wire \available_spaces_vi_reg[1] ;
  wire \available_spaces_vi_reg[1]_0 ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_s_reg_1125_reg[0] ;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo_reg[0] ;
  wire \available_spaces_vo_reg[1] ;
  wire \available_spaces_vo_reg[1]_0 ;
  wire \available_spaces_vo_reg[2] ;
  wire \available_spaces_vo_reg[2]_0 ;
  wire \available_spaces_vo_reg[2]_1 ;
  wire \available_spaces_vo_s_reg_1136_reg[0] ;
  wire \be2_0_reg_328_reg[0] ;
  wire \be2_0_reg_328_reg[1] ;
  wire \be2_0_reg_328_reg[2] ;
  wire \be2_0_reg_328_reg[3] ;
  wire \be2_0_reg_328_reg[4] ;
  wire \be_backoff_counter[9]_i_10_n_1 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [7:0]c_identifier_channel_number;
  wire [7:0]c_identifier_operating_class;
  wire [6:0]d_rate;
  wire data_ce0;
  wire [7:0]data_q0;
  wire [9:0]\divisor0_reg[9] ;
  wire [9:0]\divisor0_reg[9]_0 ;
  wire [9:0]\divisor0_reg[9]_1 ;
  wire edca_queues_ce0;
  wire empty_15_fu_403_p2;
  wire empty_15_reg_649;
  wire \empty_15_reg_649[0]_i_1_n_1 ;
  wire \empty_15_reg_649_reg[0]_0 ;
  wire empty_30_fu_493_p2;
  wire \empty_30_reg_653[0]_i_1_n_1 ;
  wire \empty_30_reg_653_reg_n_1_[0] ;
  wire empty_34_reg_685;
  wire grp_compose_mac_frame_fu_303_ap_start_reg;
  wire [6:0]grp_compose_mac_frame_fu_303_mac_frame_address1;
  wire [7:0]grp_compose_mac_frame_fu_303_mac_frame_d1;
  wire grp_compose_mac_frame_fu_303_n_12;
  wire grp_compose_mac_frame_fu_303_n_17;
  wire grp_compose_mac_frame_fu_303_n_19;
  wire grp_compose_mac_frame_fu_303_n_21;
  wire grp_compose_mac_frame_fu_303_n_22;
  wire grp_compose_mac_frame_fu_303_n_23;
  wire grp_compose_mac_frame_fu_303_n_50;
  wire grp_compose_mac_frame_fu_303_n_51;
  wire grp_compose_mac_frame_fu_303_n_52;
  wire grp_compose_mac_frame_fu_303_n_53;
  wire grp_compose_mac_frame_fu_303_n_54;
  wire grp_compose_mac_frame_fu_303_n_55;
  wire grp_compose_mac_frame_fu_303_n_56;
  wire grp_enqueue_dequeue_fram_fu_257_ap_start_reg;
  wire grp_enqueue_dequeue_fram_fu_257_ap_start_reg0;
  wire grp_enqueue_dequeue_fram_fu_257_n_30;
  wire grp_enqueue_dequeue_fram_fu_257_n_35;
  wire grp_enqueue_dequeue_fram_fu_257_n_42;
  wire grp_enqueue_dequeue_fram_fu_257_n_47;
  wire grp_enqueue_dequeue_fram_fu_257_n_48;
  wire grp_enqueue_dequeue_fram_fu_257_n_55;
  wire grp_enqueue_dequeue_fram_fu_257_n_56;
  wire grp_enqueue_dequeue_fram_fu_257_n_57;
  wire grp_enqueue_dequeue_fram_fu_257_n_58;
  wire grp_enqueue_dequeue_fram_fu_257_n_59;
  wire grp_enqueue_dequeue_fram_fu_257_n_60;
  wire grp_enqueue_dequeue_fram_fu_257_n_61;
  wire grp_enqueue_dequeue_fram_fu_257_n_62;
  wire grp_enqueue_dequeue_fram_fu_257_n_63;
  wire grp_enqueue_dequeue_fram_fu_257_n_66;
  wire [11:0]grp_fu_342_p2;
  wire grp_fu_342_p2_carry__0_n_1;
  wire grp_fu_342_p2_carry__0_n_2;
  wire grp_fu_342_p2_carry__0_n_3;
  wire grp_fu_342_p2_carry__0_n_4;
  wire grp_fu_342_p2_carry__1_n_3;
  wire grp_fu_342_p2_carry__1_n_4;
  wire grp_fu_342_p2_carry_n_1;
  wire grp_fu_342_p2_carry_n_2;
  wire grp_fu_342_p2_carry_n_3;
  wire grp_fu_342_p2_carry_n_4;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  wire grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  wire grp_ma_unitdatax_request_fu_344_ap_start_reg;
  wire [3:0]grp_ma_unitdatax_request_fu_344_ap_start_reg_reg;
  wire grp_ma_unitdatax_request_fu_344_data_ce0;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire [2:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  wire grp_random_int_gen_fu_295_ap_ready;
  wire grp_random_int_gen_fu_295_ap_start_reg;
  wire grp_random_int_gen_fu_295_n_48;
  wire grp_random_int_gen_fu_295_n_51;
  wire grp_random_int_gen_fu_295_n_52;
  wire \i_0_reg_246[6]_i_2_n_1 ;
  wire \i_0_reg_246[6]_i_4_n_1 ;
  wire [6:0]\i_0_reg_246_reg[6]_0 ;
  wire [6:0]i_fu_505_p2;
  wire [6:0]i_reg_660;
  wire \i_reg_660[6]_i_2_n_1 ;
  wire icmp_ln41_reg_681;
  wire \icmp_ln41_reg_681_reg[0]_0 ;
  wire icmp_ln43_reg_731;
  wire icmp_ln56_reg_718;
  wire icmp_ln67_reg_689;
  wire icmp_ln69_reg_705;
  wire icmp_ln80_fu_582_p2;
  wire icmp_ln80_reg_693;
  wire icmp_ln82_reg_697;
  wire llc_data_U_n_1;
  wire llc_data_U_n_10;
  wire llc_data_U_n_11;
  wire llc_data_U_n_12;
  wire llc_data_U_n_13;
  wire llc_data_U_n_14;
  wire llc_data_U_n_15;
  wire llc_data_U_n_16;
  wire llc_data_U_n_2;
  wire llc_data_U_n_3;
  wire llc_data_U_n_4;
  wire llc_data_U_n_5;
  wire llc_data_U_n_6;
  wire llc_data_U_n_7;
  wire llc_data_U_n_8;
  wire llc_data_U_n_9;
  wire [6:0]llc_data_address0;
  wire llc_data_ce0;
  wire [7:0]llc_data_q0;
  wire mac_data_U_n_9;
  wire [6:0]mac_data_address0;
  wire mac_data_ce0;
  wire mac_data_ce1;
  wire [7:0]mac_data_d0;
  wire [7:0]mac_data_q1;
  wire mac_data_we0;
  wire mac_data_we1;
  wire [7:0]mac_frame_d0;
  wire [7:0]mac_frame_q0;
  wire [0:0]medium_state;
  wire \medium_state_read_1_reg_722_reg_n_1_[0] ;
  wire \medium_state_read_2_reg_709_reg_n_1_[0] ;
  wire \medium_state_read_3_reg_701_reg[0]_0 ;
  wire \medium_state_read_3_reg_701_reg_n_1_[0] ;
  wire \medium_state_read_reg_735_reg[0]_0 ;
  wire \medium_state_read_reg_735_reg_n_1_[0] ;
  wire [7:0]q00;
  wire \r_stage_reg[32] ;
  wire [5:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [9:0]\remd_reg[9] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire [9:0]\remd_reg[9]_1 ;
  wire [0:0]s_class;
  wire [11:0]seq_number;
  wire seq_number0;
  wire \seq_number[11]_i_4_n_1 ;
  wire \seq_number[11]_i_5_n_1 ;
  wire \seq_number[11]_i_7_n_1 ;
  wire [11:0]seq_number_load_reg_675;
  wire [0:0]source_addr_mac_address1;
  wire source_addr_mac_ce0;
  wire [7:0]source_addr_mac_q0;
  wire [7:0]source_addr_mac_q1;
  wire \tmp_reg_641[0]_i_1_n_1 ;
  wire \tmp_reg_641_reg_n_1_[0] ;
  wire [31:0]\trunc_ln14_reg_176_reg[30] ;
  wire [3:0]tx_power_lvl;
  wire [3:0]up;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vo_backoff_counter[9]_i_11_n_1 ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[9] ;
  wire [1:0]write_pointer_be;
  wire \write_pointer_be_loa_reg_1120_reg[0] ;
  wire \write_pointer_be_loa_reg_1120_reg[0]_0 ;
  wire \write_pointer_be_reg[0] ;
  wire \write_pointer_be_reg[1] ;
  wire [1:0]write_pointer_bk;
  wire \write_pointer_bk_loa_reg_1109_reg[0] ;
  wire \write_pointer_bk_loa_reg_1109_reg[0]_0 ;
  wire \write_pointer_bk_reg[0] ;
  wire \write_pointer_bk_reg[1] ;
  wire [1:0]write_pointer_vi;
  wire \write_pointer_vi_loa_reg_1131_reg[0] ;
  wire \write_pointer_vi_loa_reg_1131_reg[0]_0 ;
  wire \write_pointer_vi_reg[0] ;
  wire \write_pointer_vi_reg[1] ;
  wire [1:0]write_pointer_vo;
  wire \write_pointer_vo_loa_reg_1142_reg[0] ;
  wire \write_pointer_vo_loa_reg_1142_reg[0]_0 ;
  wire \write_pointer_vo_reg[0] ;
  wire \write_pointer_vo_reg[1] ;
  wire \zext_ln36_reg_665_reg_n_1_[0] ;
  wire \zext_ln36_reg_665_reg_n_1_[1] ;
  wire \zext_ln36_reg_665_reg_n_1_[2] ;
  wire \zext_ln36_reg_665_reg_n_1_[3] ;
  wire \zext_ln36_reg_665_reg_n_1_[4] ;
  wire \zext_ln36_reg_665_reg_n_1_[5] ;
  wire \zext_ln36_reg_665_reg_n_1_[6] ;
  wire [3:2]NLW_grp_fu_342_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_grp_fu_342_p2_carry__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[0]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_2),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_1),
        .O(q00[0]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[1]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_4),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_3),
        .O(q00[1]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[2]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_6),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_5),
        .O(q00[2]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[3]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_8),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_7),
        .O(q00[3]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[4]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_10),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_9),
        .O(q00[4]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[5]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_12),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_11),
        .O(q00[5]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[6]_i_1 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_14),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_13),
        .O(q00[6]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \__8/q0[7]_i_2 
       (.I0(llc_data_address0[4]),
        .I1(llc_data_U_n_16),
        .I2(llc_data_address0[5]),
        .I3(llc_data_address0[6]),
        .I4(llc_data_U_n_15),
        .O(q00[7]));
  LUT4 #(
    .INIT(16'h1000)) 
    \__8/ram_reg_0_15_0_0_i_1 
       (.I0(llc_data_address0[4]),
        .I1(\zext_ln36_reg_665_reg_n_1_[5] ),
        .I2(\zext_ln36_reg_665_reg_n_1_[6] ),
        .I3(ap_CS_fsm_state5),
        .O(\__8/ram_reg_0_15_0_0_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF7FFF00004000)) 
    \and_ln23_reg_645[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(s_class),
        .I4(up[3]),
        .I5(and_ln23_reg_645),
        .O(\and_ln23_reg_645[0]_i_1_n_1 ));
  FDRE \and_ln23_reg_645_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln23_reg_645[0]_i_1_n_1 ),
        .Q(and_ln23_reg_645),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFE00000000000000)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\seq_number[11]_i_7_n_1 ),
        .I1(\medium_state_read_3_reg_701_reg_n_1_[0] ),
        .I2(\vo_backoff_counter[9]_i_11_n_1 ),
        .I3(grp_random_int_gen_fu_295_n_52),
        .I4(grp_random_int_gen_fu_295_n_48),
        .I5(grp_random_int_gen_fu_295_n_51),
        .O(\ap_CS_fsm[0]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(s_class),
        .I1(and_ln23_reg_645),
        .I2(\empty_30_reg_653_reg_n_1_[0] ),
        .I3(\tmp_reg_641_reg_n_1_[0] ),
        .I4(empty_15_reg_649),
        .O(\ap_CS_fsm[0]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[15]_i_1__3 
       (.I0(\ap_CS_fsm[16]_i_2__2_n_1 ),
        .I1(\i_0_reg_246[6]_i_2_n_1 ),
        .I2(\ap_CS_fsm[15]_i_2_n_1 ),
        .O(ap_NS_fsm[15]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(empty_15_fu_403_p2),
        .I1(tx_power_lvl[1]),
        .I2(tx_power_lvl[0]),
        .I3(tx_power_lvl[2]),
        .I4(tx_power_lvl[3]),
        .O(\ap_CS_fsm[15]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[16]_i_1__3 
       (.I0(\ap_CS_fsm[16]_i_2__2_n_1 ),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I3(up[3]),
        .O(ap_NS_fsm[16]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[16]_i_2__2 
       (.I0(\ap_CS_fsm[16]_i_3__2_n_1 ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state2),
        .I4(ap_CS_fsm_state13),
        .I5(grp_enqueue_dequeue_fram_fu_257_ap_start_reg0),
        .O(\ap_CS_fsm[16]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[16]_i_3__2 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state6),
        .I3(ap_CS_fsm_state9201_in),
        .I4(\ap_CS_fsm[16]_i_5_n_1 ),
        .I5(\ap_CS_fsm[16]_i_6_n_1 ),
        .O(\ap_CS_fsm[16]_i_3__2_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[16]_i_4 
       (.I0(\ap_CS_fsm_reg_n_1_[13] ),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state12),
        .O(grp_enqueue_dequeue_fram_fu_257_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[16]_i_5 
       (.I0(ap_CS_fsm_state5),
        .I1(grp_ma_unitdatax_request_fu_344_data_ce0),
        .O(\ap_CS_fsm[16]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[16]_i_6 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[16]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_CS_fsm[1]_i_1__23 
       (.I0(\ap_CS_fsm[16]_i_2__2_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(up[3]),
        .I4(s_class),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_1 ),
        .I1(\ap_CS_fsm[16]_i_2__2_n_1 ),
        .I2(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(s_class),
        .I5(up[3]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(\ap_CS_fsm[2]_i_3_n_1 ),
        .I1(c_identifier_channel_number[5]),
        .I2(c_identifier_operating_class[7]),
        .I3(c_identifier_channel_number[7]),
        .I4(c_identifier_operating_class[3]),
        .I5(\ap_CS_fsm[2]_i_4_n_1 ),
        .O(\ap_CS_fsm[2]_i_2__4_n_1 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(c_identifier_channel_number[4]),
        .I1(c_identifier_operating_class[4]),
        .I2(c_identifier_channel_number[0]),
        .I3(c_identifier_channel_number[6]),
        .O(\ap_CS_fsm[2]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(c_identifier_operating_class[1]),
        .I1(c_identifier_channel_number[2]),
        .I2(c_identifier_operating_class[2]),
        .I3(c_identifier_channel_number[1]),
        .I4(\ap_CS_fsm[2]_i_5_n_1 ),
        .O(\ap_CS_fsm[2]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(c_identifier_operating_class[0]),
        .I1(c_identifier_operating_class[6]),
        .I2(c_identifier_channel_number[3]),
        .I3(c_identifier_operating_class[5]),
        .O(\ap_CS_fsm[2]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_NS_fsm1181_out),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(grp_ma_unitdatax_request_fu_344_data_ce0),
        .I1(\ap_CS_fsm[4]_i_2__2_n_1 ),
        .I2(\i_0_reg_246_reg[6]_0 [1]),
        .I3(\i_0_reg_246_reg[6]_0 [4]),
        .I4(\i_0_reg_246_reg[6]_0 [3]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \ap_CS_fsm[4]_i_2__2 
       (.I0(\i_0_reg_246_reg[6]_0 [2]),
        .I1(\i_0_reg_246_reg[6]_0 [0]),
        .I2(\i_0_reg_246_reg[6]_0 [6]),
        .I3(\i_0_reg_246_reg[6]_0 [5]),
        .O(\ap_CS_fsm[4]_i_2__2_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(up[2]),
        .I1(up[1]),
        .I2(up[3]),
        .O(icmp_ln80_fu_582_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[8]_i_5 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state10),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg_n_1_[13] ),
        .I4(grp_ma_unitdatax_request_fu_344_data_ce0),
        .I5(ap_CS_fsm_state5),
        .O(\ap_CS_fsm[8]_i_5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(grp_ma_unitdatax_request_fu_344_data_ce0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_17),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9201_in),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h7)) 
    \be_backoff_counter[9]_i_10 
       (.I0(empty_34_reg_685),
        .I1(icmp_ln56_reg_718),
        .O(\be_backoff_counter[9]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hA8)) 
    data_ce0_INST_0
       (.I0(grp_ma_unitdatax_request_fu_344_data_ce0),
        .I1(ram_reg[3]),
        .I2(ram_reg[1]),
        .O(data_ce0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_15_reg_649[0]_i_1 
       (.I0(empty_15_fu_403_p2),
        .I1(\i_0_reg_246[6]_i_2_n_1 ),
        .I2(empty_15_reg_649),
        .O(\empty_15_reg_649[0]_i_1_n_1 ));
  FDRE \empty_15_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_15_reg_649[0]_i_1_n_1 ),
        .Q(empty_15_reg_649),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_30_reg_653[0]_i_1 
       (.I0(empty_30_fu_493_p2),
        .I1(empty_15_fu_403_p2),
        .I2(\i_0_reg_246[6]_i_2_n_1 ),
        .I3(\empty_30_reg_653_reg_n_1_[0] ),
        .O(\empty_30_reg_653[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \empty_30_reg_653[0]_i_2 
       (.I0(tx_power_lvl[3]),
        .I1(tx_power_lvl[2]),
        .I2(tx_power_lvl[0]),
        .I3(tx_power_lvl[1]),
        .O(empty_30_fu_493_p2));
  FDRE \empty_30_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_30_reg_653[0]_i_1_n_1 ),
        .Q(\empty_30_reg_653_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \empty_34_reg_685_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_52),
        .Q(empty_34_reg_685),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compose_mac_frame grp_compose_mac_frame_fu_303
       (.ADDRARDADDR(grp_compose_mac_frame_fu_303_mac_frame_address1),
        .ADDRBWRADDR(mac_data_address0[0]),
        .D({ap_NS_fsm[13],ap_NS_fsm[11],ap_NS_fsm[9],grp_compose_mac_frame_fu_303_n_17,ap_NS_fsm[5]}),
        .DIADI(grp_compose_mac_frame_fu_303_mac_frame_d1),
        .DIBDI(mac_data_d0),
        .DOADO(mac_data_q1),
        .E(llc_data_ce0),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,grp_ma_unitdatax_request_fu_344_data_ce0}),
        .WEBWE(mac_data_we0),
        .\ap_CS_fsm_reg[10]_0 (grp_compose_mac_frame_fu_303_n_12),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[18]_0 (grp_compose_mac_frame_fu_303_n_22),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .empty_34_reg_685(empty_34_reg_685),
        .grp_compose_mac_frame_fu_303_ap_start_reg(grp_compose_mac_frame_fu_303_ap_start_reg),
        .grp_compose_mac_frame_fu_303_ap_start_reg_reg(ap_NS_fsm1171_out),
        .icmp_ln41_reg_681(icmp_ln41_reg_681),
        .icmp_ln67_reg_689(icmp_ln67_reg_689),
        .icmp_ln80_reg_693(icmp_ln80_reg_693),
        .\icmp_ln80_reg_693_reg[0] (grp_compose_mac_frame_fu_303_n_55),
        .\k_0_reg_539_reg[1]_0 (grp_compose_mac_frame_fu_303_n_56),
        .\k_0_reg_539_reg[2]_0 (grp_compose_mac_frame_fu_303_n_21),
        .\k_0_reg_539_reg[2]_1 (grp_compose_mac_frame_fu_303_n_23),
        .\k_0_reg_539_reg[2]_2 (grp_compose_mac_frame_fu_303_n_50),
        .\k_0_reg_539_reg[2]_3 (grp_compose_mac_frame_fu_303_n_51),
        .llc_data_address0(llc_data_address0),
        .mac_data_ce0(mac_data_ce0),
        .mac_data_ce1(mac_data_ce1),
        .mac_data_we1(mac_data_we1),
        .mac_frame_d0(mac_frame_d0),
        .q0(llc_data_q0),
        .\q0_reg[7] ({\zext_ln36_reg_665_reg_n_1_[6] ,\zext_ln36_reg_665_reg_n_1_[5] ,\zext_ln36_reg_665_reg_n_1_[4] ,\zext_ln36_reg_665_reg_n_1_[3] ,\zext_ln36_reg_665_reg_n_1_[2] ,\zext_ln36_reg_665_reg_n_1_[1] ,\zext_ln36_reg_665_reg_n_1_[0] }),
        .ram_reg(mac_data_U_n_9),
        .ram_reg_0(grp_enqueue_dequeue_fram_fu_257_n_48),
        .ram_reg_1(grp_enqueue_dequeue_fram_fu_257_n_35),
        .ram_reg_2(grp_enqueue_dequeue_fram_fu_257_n_47),
        .ram_reg_i_60__0_0(seq_number_load_reg_675),
        .source_addr_mac_address1(source_addr_mac_address1),
        .source_addr_mac_ce0(source_addr_mac_ce0),
        .source_addr_mac_ce0_0({ram_reg[3],ram_reg[1]}),
        .source_addr_mac_q0(source_addr_mac_q0),
        .source_addr_mac_q1(source_addr_mac_q1),
        .up(up),
        .\up[1]_0 (grp_compose_mac_frame_fu_303_n_54),
        .up_0_sp_1(grp_compose_mac_frame_fu_303_n_53),
        .up_1_sp_1(grp_compose_mac_frame_fu_303_n_19),
        .up_3_sp_1(grp_compose_mac_frame_fu_303_n_52));
  FDRE #(
    .INIT(1'b0)) 
    grp_compose_mac_frame_fu_303_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_56),
        .Q(grp_compose_mac_frame_fu_303_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_18 grp_enqueue_dequeue_fram_fu_257
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(mac_data_address0[6:1]),
        .D({ap_NS_fsm[14],ap_NS_fsm[12],ap_NS_fsm[10],ap_NS_fsm[7]}),
        .Q({ap_CS_fsm_state15,\ap_CS_fsm_reg_n_1_[13] ,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .WEA(WEA),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[10]_1 (\ap_CS_fsm_reg[10]_1 ),
        .\ap_CS_fsm_reg[10]_2 (\ap_CS_fsm_reg[10]_2 ),
        .\ap_CS_fsm_reg[10]_3 (\ap_CS_fsm_reg[10]_3 ),
        .\ap_CS_fsm_reg[10]_4 (\ap_CS_fsm_reg[10]_4 ),
        .\ap_CS_fsm_reg[10]_5 (\ap_CS_fsm_reg[10]_5 ),
        .\ap_CS_fsm_reg[10]_6 (\ap_CS_fsm_reg[10]_6 ),
        .\ap_CS_fsm_reg[10]_7 (\ap_CS_fsm_reg[10]_7 ),
        .\ap_CS_fsm_reg[12]_0 (grp_enqueue_dequeue_fram_fu_257_n_30),
        .\ap_CS_fsm_reg[12]_1 (grp_enqueue_dequeue_fram_fu_257_n_56),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15]_0 ),
        .\ap_CS_fsm_reg[16]_0 (grp_enqueue_dequeue_fram_fu_257_n_48),
        .\ap_CS_fsm_reg[17]_0 (grp_enqueue_dequeue_fram_fu_257_n_42),
        .\ap_CS_fsm_reg[17]_1 (grp_enqueue_dequeue_fram_fu_257_n_63),
        .\ap_CS_fsm_reg[1]_0 (grp_enqueue_dequeue_fram_fu_257_n_35),
        .\ap_CS_fsm_reg[7]_0 (grp_enqueue_dequeue_fram_fu_257_n_60),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[0] (\available_spaces_be_reg[0] ),
        .\available_spaces_be_reg[0]_0 (\available_spaces_be_reg[0]_0 ),
        .\available_spaces_be_reg[1] (\available_spaces_be_reg[1] ),
        .\available_spaces_be_reg[1]_0 (\available_spaces_be_reg[1]_0 ),
        .\available_spaces_be_reg[2] (\available_spaces_be_reg[2] ),
        .\available_spaces_be_reg[2]_0 (\available_spaces_be_reg[2]_0 ),
        .\available_spaces_be_s_reg_1114_reg[0]_0 (\available_spaces_be_s_reg_1114_reg[0] ),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[0] (\available_spaces_bk_reg[0] ),
        .\available_spaces_bk_reg[0]_0 (\available_spaces_bk_reg[0]_0 ),
        .\available_spaces_bk_reg[1] (\available_spaces_bk_reg[1] ),
        .\available_spaces_bk_s_reg_1103_reg[0]_0 (\available_spaces_bk_s_reg_1103_reg[0] ),
        .\available_spaces_bk_s_reg_1103_reg[2]_0 (\available_spaces_bk_s_reg_1103_reg[2] ),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[0] (\available_spaces_vi_reg[0] ),
        .\available_spaces_vi_reg[1] (\available_spaces_vi_reg[1] ),
        .\available_spaces_vi_reg[1]_0 (\available_spaces_vi_reg[1]_0 ),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_reg[2]_1 (\available_spaces_vi_reg[2]_1 ),
        .\available_spaces_vi_s_reg_1125_reg[0]_0 (\available_spaces_vi_s_reg_1125_reg[0] ),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo_reg[0] (\available_spaces_vo_reg[0] ),
        .\available_spaces_vo_reg[1] (\available_spaces_vo_reg[1] ),
        .\available_spaces_vo_reg[1]_0 (\available_spaces_vo_reg[1]_0 ),
        .\available_spaces_vo_reg[2] (\available_spaces_vo_reg[2] ),
        .\available_spaces_vo_reg[2]_0 (\available_spaces_vo_reg[2]_0 ),
        .\available_spaces_vo_reg[2]_1 (\available_spaces_vo_reg[2]_1 ),
        .\available_spaces_vo_s_reg_1136_reg[0]_0 (\available_spaces_vo_s_reg_1136_reg[0] ),
        .\be2_0_reg_328_reg[0]_0 (grp_enqueue_dequeue_fram_fu_257_n_47),
        .\be2_0_reg_328_reg[0]_1 (\be2_0_reg_328_reg[0] ),
        .\be2_0_reg_328_reg[1]_0 (\be2_0_reg_328_reg[1] ),
        .\be2_0_reg_328_reg[2]_0 (\be2_0_reg_328_reg[2] ),
        .\be2_0_reg_328_reg[3]_0 (\be2_0_reg_328_reg[3] ),
        .\be2_0_reg_328_reg[4]_0 (\be2_0_reg_328_reg[4] ),
        .edca_queues_ce0(edca_queues_ce0),
        .grp_enqueue_dequeue_fram_fu_257_ap_start_reg(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_edca_queues_address0(grp_phy_txend_confirm_fu_292_edca_queues_address0),
        .grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld),
        .grp_random_int_gen_fu_295_ap_start_reg(grp_random_int_gen_fu_295_ap_start_reg),
        .grp_random_int_gen_fu_295_ap_start_reg_reg(grp_random_int_gen_fu_295_ap_ready),
        .icmp_ln43_reg_731(icmp_ln43_reg_731),
        .\icmp_ln43_reg_731_reg[0] (grp_enqueue_dequeue_fram_fu_257_n_61),
        .icmp_ln56_reg_718(icmp_ln56_reg_718),
        .icmp_ln69_reg_705(icmp_ln69_reg_705),
        .\icmp_ln69_reg_705_reg[0] (grp_enqueue_dequeue_fram_fu_257_n_58),
        .icmp_ln82_reg_697(icmp_ln82_reg_697),
        .medium_state(medium_state),
        .\medium_state[0]_0 (grp_enqueue_dequeue_fram_fu_257_n_59),
        .\medium_state[0]_1 (grp_enqueue_dequeue_fram_fu_257_n_62),
        .\medium_state[0]_2 (grp_enqueue_dequeue_fram_fu_257_n_66),
        .medium_state_0_sp_1(grp_enqueue_dequeue_fram_fu_257_n_55),
        .\medium_state_read_1_reg_722_reg[0] (\medium_state_read_1_reg_722_reg_n_1_[0] ),
        .\medium_state_read_2_reg_709_reg[0] (grp_enqueue_dequeue_fram_fu_257_n_57),
        .\medium_state_read_2_reg_709_reg[0]_0 (\medium_state_read_2_reg_709_reg_n_1_[0] ),
        .\medium_state_read_3_reg_701_reg[0] (\medium_state_read_3_reg_701_reg_n_1_[0] ),
        .\medium_state_read_reg_735_reg[0] (\medium_state_read_reg_735_reg_n_1_[0] ),
        .ram_reg({ram_reg[5:3],ram_reg[1]}),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(grp_compose_mac_frame_fu_303_n_23),
        .ram_reg_11(grp_compose_mac_frame_fu_303_n_50),
        .ram_reg_12(grp_compose_mac_frame_fu_303_n_51),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(mac_data_U_n_9),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(grp_compose_mac_frame_fu_303_n_12),
        .ram_reg_8(grp_compose_mac_frame_fu_303_n_21),
        .ram_reg_9(grp_compose_mac_frame_fu_303_n_22),
        .write_pointer_be(write_pointer_be),
        .\write_pointer_be_loa_reg_1120_reg[0]_0 (\write_pointer_be_loa_reg_1120_reg[0] ),
        .\write_pointer_be_loa_reg_1120_reg[0]_1 (\write_pointer_be_loa_reg_1120_reg[0]_0 ),
        .\write_pointer_be_reg[0] (\write_pointer_be_reg[0] ),
        .\write_pointer_be_reg[1] (\write_pointer_be_reg[1] ),
        .write_pointer_bk(write_pointer_bk),
        .\write_pointer_bk_loa_reg_1109_reg[0]_0 (\write_pointer_bk_loa_reg_1109_reg[0] ),
        .\write_pointer_bk_loa_reg_1109_reg[0]_1 (\write_pointer_bk_loa_reg_1109_reg[0]_0 ),
        .\write_pointer_bk_reg[0] (\write_pointer_bk_reg[0] ),
        .\write_pointer_bk_reg[1] (\write_pointer_bk_reg[1] ),
        .write_pointer_vi(write_pointer_vi),
        .\write_pointer_vi_loa_reg_1131_reg[0]_0 (\write_pointer_vi_loa_reg_1131_reg[0] ),
        .\write_pointer_vi_loa_reg_1131_reg[0]_1 (\write_pointer_vi_loa_reg_1131_reg[0]_0 ),
        .\write_pointer_vi_reg[0] (\write_pointer_vi_reg[0] ),
        .\write_pointer_vi_reg[1] (\write_pointer_vi_reg[1] ),
        .write_pointer_vo(write_pointer_vo),
        .\write_pointer_vo_loa_reg_1142_reg[0]_0 (\write_pointer_vo_loa_reg_1142_reg[0] ),
        .\write_pointer_vo_loa_reg_1142_reg[0]_1 (\write_pointer_vo_loa_reg_1142_reg[0]_0 ),
        .\write_pointer_vo_reg[0] (\write_pointer_vo_reg[0] ),
        .\write_pointer_vo_reg[1] (\write_pointer_vo_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_enqueue_dequeue_fram_fu_257_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_63),
        .Q(grp_enqueue_dequeue_fram_fu_257_ap_start_reg),
        .R(ap_rst));
  CARRY4 grp_fu_342_p2_carry
       (.CI(1'b0),
        .CO({grp_fu_342_p2_carry_n_1,grp_fu_342_p2_carry_n_2,grp_fu_342_p2_carry_n_3,grp_fu_342_p2_carry_n_4}),
        .CYINIT(seq_number_load_reg_675[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_342_p2[4:1]),
        .S(seq_number_load_reg_675[4:1]));
  CARRY4 grp_fu_342_p2_carry__0
       (.CI(grp_fu_342_p2_carry_n_1),
        .CO({grp_fu_342_p2_carry__0_n_1,grp_fu_342_p2_carry__0_n_2,grp_fu_342_p2_carry__0_n_3,grp_fu_342_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_342_p2[8:5]),
        .S(seq_number_load_reg_675[8:5]));
  CARRY4 grp_fu_342_p2_carry__1
       (.CI(grp_fu_342_p2_carry__0_n_1),
        .CO({NLW_grp_fu_342_p2_carry__1_CO_UNCONNECTED[3:2],grp_fu_342_p2_carry__1_n_3,grp_fu_342_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_grp_fu_342_p2_carry__1_O_UNCONNECTED[3],grp_fu_342_p2[11:9]}),
        .S({1'b0,seq_number_load_reg_675[11:9]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19 grp_random_int_gen_fu_295
       (.D(D),
        .E(seq_number0),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[0]_i_4_n_1 ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_295_ap_ready),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (ram_reg[3:0]),
        .\ap_CS_fsm_reg[5]_0 ({ap_NS_fsm[8],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[8]_0 ({ap_CS_fsm_state11,ap_CS_fsm_state9201_in,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[8]_1 (grp_compose_mac_frame_fu_303_n_19),
        .\ap_CS_fsm_reg[8]_2 (grp_enqueue_dequeue_fram_fu_257_n_42),
        .\ap_CS_fsm_reg[8]_3 (\ap_CS_fsm[8]_i_5_n_1 ),
        .\ap_CS_fsm_reg[8]_4 (grp_enqueue_dequeue_fram_fu_257_n_30),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[1]_0 (\be_backoff_counter[9]_i_10_n_1 ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\divisor0_reg[0] (\medium_state_read_1_reg_722_reg_n_1_[0] ),
        .\divisor0_reg[0]_0 (\medium_state_read_reg_735_reg_n_1_[0] ),
        .\divisor0_reg[0]_1 (\medium_state_read_2_reg_709_reg_n_1_[0] ),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9]_0 ),
        .\divisor0_reg[9]_1 (\divisor0_reg[9]_1 ),
        .empty_15_reg_649(empty_15_reg_649),
        .\empty_15_reg_649_reg[0] (\empty_15_reg_649_reg[0]_0 ),
        .empty_34_reg_685(empty_34_reg_685),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .grp_ma_unitdatax_request_fu_344_ap_start_reg(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(grp_ma_unitdatax_request_fu_344_ap_start_reg_reg),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .grp_random_int_gen_fu_295_ap_start_reg(grp_random_int_gen_fu_295_ap_start_reg),
        .icmp_ln41_reg_681(icmp_ln41_reg_681),
        .\icmp_ln41_reg_681_reg[0] (\icmp_ln41_reg_681_reg[0]_0 ),
        .\icmp_ln41_reg_681_reg[0]_0 (grp_random_int_gen_fu_295_n_51),
        .icmp_ln43_reg_731(icmp_ln43_reg_731),
        .icmp_ln56_reg_718(icmp_ln56_reg_718),
        .icmp_ln67_reg_689(icmp_ln67_reg_689),
        .icmp_ln69_reg_705(icmp_ln69_reg_705),
        .\icmp_ln69_reg_705_reg[0] (grp_random_int_gen_fu_295_n_48),
        .icmp_ln80_fu_582_p2(icmp_ln80_fu_582_p2),
        .icmp_ln80_reg_693(icmp_ln80_reg_693),
        .icmp_ln82_reg_697(icmp_ln82_reg_697),
        .\medium_state_read_3_reg_701_reg[0] (\medium_state_read_3_reg_701_reg[0]_0 ),
        .\medium_state_read_reg_735_reg[0] (\medium_state_read_reg_735_reg[0]_0 ),
        .\medium_state_read_reg_735_reg[0]_0 (grp_random_int_gen_fu_295_n_52),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state_reg[0] (ram_reg_2),
        .\rand_state_reg[0]_0 (\ap_CS_fsm[0]_i_3_n_1 ),
        .\remd_reg[9] (\remd_reg[9] ),
        .\remd_reg[9]_0 (\remd_reg[9]_0 ),
        .\remd_reg[9]_1 (\remd_reg[9]_1 ),
        .\seq_number_reg[0] (\seq_number[11]_i_5_n_1 ),
        .\seq_number_reg[0]_0 (\seq_number[11]_i_4_n_1 ),
        .\trunc_ln14_reg_176_reg[30]_0 (\trunc_ln14_reg_176_reg[30] ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter[9]_i_11_n_1 ),
        .\vo_backoff_counter_reg[9]_1 (\seq_number[11]_i_7_n_1 ),
        .\vo_backoff_counter_reg[9]_2 (\medium_state_read_3_reg_701_reg_n_1_[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_295_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_66),
        .Q(grp_random_int_gen_fu_295_ap_start_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    \i_0_reg_246[6]_i_1 
       (.I0(\i_0_reg_246[6]_i_2_n_1 ),
        .I1(tx_power_lvl[3]),
        .I2(tx_power_lvl[2]),
        .I3(tx_power_lvl[0]),
        .I4(tx_power_lvl[1]),
        .I5(empty_15_fu_403_p2),
        .O(ap_NS_fsm1181_out));
  LUT5 #(
    .INIT(32'h00000800)) 
    \i_0_reg_246[6]_i_2 
       (.I0(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(up[3]),
        .I3(s_class),
        .I4(\ap_CS_fsm[2]_i_2__4_n_1 ),
        .O(\i_0_reg_246[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00006660)) 
    \i_0_reg_246[6]_i_3 
       (.I0(d_rate[3]),
        .I1(d_rate[1]),
        .I2(d_rate[2]),
        .I3(d_rate[4]),
        .I4(\i_0_reg_246[6]_i_4_n_1 ),
        .O(empty_15_fu_403_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \i_0_reg_246[6]_i_4 
       (.I0(d_rate[5]),
        .I1(d_rate[0]),
        .I2(d_rate[6]),
        .I3(d_rate[1]),
        .I4(d_rate[2]),
        .I5(d_rate[4]),
        .O(\i_0_reg_246[6]_i_4_n_1 ));
  FDRE \i_0_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[0]),
        .Q(\i_0_reg_246_reg[6]_0 [0]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[1]),
        .Q(\i_0_reg_246_reg[6]_0 [1]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[2]),
        .Q(\i_0_reg_246_reg[6]_0 [2]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[3]),
        .Q(\i_0_reg_246_reg[6]_0 [3]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[4]),
        .Q(\i_0_reg_246_reg[6]_0 [4]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[5]),
        .Q(\i_0_reg_246_reg[6]_0 [5]),
        .R(ap_NS_fsm1181_out));
  FDRE \i_0_reg_246_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_660[6]),
        .Q(\i_0_reg_246_reg[6]_0 [6]),
        .R(ap_NS_fsm1181_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_660[0]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [0]),
        .O(i_fu_505_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_660[1]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [0]),
        .I1(\i_0_reg_246_reg[6]_0 [1]),
        .O(i_fu_505_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_660[2]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [2]),
        .I1(\i_0_reg_246_reg[6]_0 [1]),
        .I2(\i_0_reg_246_reg[6]_0 [0]),
        .O(i_fu_505_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_660[3]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [3]),
        .I1(\i_0_reg_246_reg[6]_0 [0]),
        .I2(\i_0_reg_246_reg[6]_0 [1]),
        .I3(\i_0_reg_246_reg[6]_0 [2]),
        .O(i_fu_505_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_660[4]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [4]),
        .I1(\i_0_reg_246_reg[6]_0 [2]),
        .I2(\i_0_reg_246_reg[6]_0 [1]),
        .I3(\i_0_reg_246_reg[6]_0 [0]),
        .I4(\i_0_reg_246_reg[6]_0 [3]),
        .O(i_fu_505_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_660[5]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [5]),
        .I1(\i_0_reg_246_reg[6]_0 [3]),
        .I2(\i_0_reg_246_reg[6]_0 [0]),
        .I3(\i_0_reg_246_reg[6]_0 [1]),
        .I4(\i_0_reg_246_reg[6]_0 [2]),
        .I5(\i_0_reg_246_reg[6]_0 [4]),
        .O(i_fu_505_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_660[6]_i_1 
       (.I0(\i_0_reg_246_reg[6]_0 [6]),
        .I1(\i_reg_660[6]_i_2_n_1 ),
        .I2(\i_0_reg_246_reg[6]_0 [5]),
        .O(i_fu_505_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_660[6]_i_2 
       (.I0(\i_0_reg_246_reg[6]_0 [4]),
        .I1(\i_0_reg_246_reg[6]_0 [2]),
        .I2(\i_0_reg_246_reg[6]_0 [1]),
        .I3(\i_0_reg_246_reg[6]_0 [0]),
        .I4(\i_0_reg_246_reg[6]_0 [3]),
        .O(\i_reg_660[6]_i_2_n_1 ));
  FDRE \i_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[0]),
        .Q(i_reg_660[0]),
        .R(1'b0));
  FDRE \i_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[1]),
        .Q(i_reg_660[1]),
        .R(1'b0));
  FDRE \i_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[2]),
        .Q(i_reg_660[2]),
        .R(1'b0));
  FDRE \i_reg_660_reg[3] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[3]),
        .Q(i_reg_660[3]),
        .R(1'b0));
  FDRE \i_reg_660_reg[4] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[4]),
        .Q(i_reg_660[4]),
        .R(1'b0));
  FDRE \i_reg_660_reg[5] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[5]),
        .Q(i_reg_660[5]),
        .R(1'b0));
  FDRE \i_reg_660_reg[6] 
       (.C(ap_clk),
        .CE(grp_ma_unitdatax_request_fu_344_data_ce0),
        .D(i_fu_505_p2[6]),
        .Q(i_reg_660[6]),
        .R(1'b0));
  FDRE \icmp_ln41_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_53),
        .Q(icmp_ln41_reg_681),
        .R(1'b0));
  FDRE \icmp_ln43_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_61),
        .Q(icmp_ln43_reg_731),
        .R(1'b0));
  FDRE \icmp_ln56_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_56),
        .Q(icmp_ln56_reg_718),
        .R(1'b0));
  FDRE \icmp_ln67_reg_689_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_54),
        .Q(icmp_ln67_reg_689),
        .R(1'b0));
  FDRE \icmp_ln69_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_58),
        .Q(icmp_ln69_reg_705),
        .R(1'b0));
  FDRE \icmp_ln80_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compose_mac_frame_fu_303_n_55),
        .Q(icmp_ln80_reg_693),
        .R(1'b0));
  FDRE \icmp_ln82_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_60),
        .Q(icmp_ln82_reg_697),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requdEe llc_data_U
       (.D(q00),
        .E(llc_data_ce0),
        .Q(ap_CS_fsm_state5),
        .ap_clk(ap_clk),
        .ap_clk_0(llc_data_U_n_1),
        .ap_clk_1(llc_data_U_n_2),
        .ap_clk_10(llc_data_U_n_11),
        .ap_clk_11(llc_data_U_n_12),
        .ap_clk_12(llc_data_U_n_13),
        .ap_clk_13(llc_data_U_n_14),
        .ap_clk_14(llc_data_U_n_15),
        .ap_clk_15(llc_data_U_n_16),
        .ap_clk_2(llc_data_U_n_3),
        .ap_clk_3(llc_data_U_n_4),
        .ap_clk_4(llc_data_U_n_5),
        .ap_clk_5(llc_data_U_n_6),
        .ap_clk_6(llc_data_U_n_7),
        .ap_clk_7(llc_data_U_n_8),
        .ap_clk_8(llc_data_U_n_9),
        .ap_clk_9(llc_data_U_n_10),
        .data_q0(data_q0),
        .llc_data_address0(llc_data_address0[5:0]),
        .\q0_reg[7] (llc_data_q0),
        .\q0_reg[7]_0 (\__8/ram_reg_0_15_0_0_i_1_n_1 ),
        .ram_reg_0_63_0_0__6(\zext_ln36_reg_665_reg_n_1_[6] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_requeOg mac_data_U
       (.ADDRARDADDR(grp_compose_mac_frame_fu_303_mac_frame_address1),
        .ADDRBWRADDR(mac_data_address0),
        .DIADI(grp_compose_mac_frame_fu_303_mac_frame_d1),
        .DIBDI(mac_data_d0),
        .DOADO(mac_data_q1),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state11,ap_CS_fsm_state8}),
        .WEBWE(mac_data_we0),
        .\ap_CS_fsm_reg[10] (mac_data_U_n_9),
        .ap_clk(ap_clk),
        .mac_data_ce0(mac_data_ce0),
        .mac_data_ce1(mac_data_ce1),
        .mac_data_we1(mac_data_we1),
        .mac_frame_q0(mac_frame_q0),
        .\mac_frame_q0[7] (DIADI),
        .ram_reg({ram_reg[3],ram_reg[1]}));
  FDRE \medium_state_read_1_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_55),
        .Q(\medium_state_read_1_reg_722_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \medium_state_read_2_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_57),
        .Q(\medium_state_read_2_reg_709_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \medium_state_read_3_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_59),
        .Q(\medium_state_read_3_reg_701_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \medium_state_read_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_257_n_62),
        .Q(\medium_state_read_reg_735_reg_n_1_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \seq_number[0]_i_1 
       (.I0(seq_number_load_reg_675[0]),
        .O(grp_fu_342_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h5555FF3F)) 
    \seq_number[11]_i_4 
       (.I0(icmp_ln43_reg_731),
        .I1(icmp_ln67_reg_689),
        .I2(icmp_ln69_reg_705),
        .I3(empty_34_reg_685),
        .I4(icmp_ln41_reg_681),
        .O(\seq_number[11]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \seq_number[11]_i_5 
       (.I0(\tmp_reg_641_reg_n_1_[0] ),
        .I1(\empty_30_reg_653_reg_n_1_[0] ),
        .I2(and_ln23_reg_645),
        .I3(s_class),
        .O(\seq_number[11]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \seq_number[11]_i_7 
       (.I0(empty_34_reg_685),
        .I1(icmp_ln41_reg_681),
        .O(\seq_number[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \seq_number_load_reg_675[11]_i_1 
       (.I0(grp_ma_unitdatax_request_fu_344_data_ce0),
        .I1(\ap_CS_fsm[4]_i_2__2_n_1 ),
        .I2(\i_0_reg_246_reg[6]_0 [1]),
        .I3(\i_0_reg_246_reg[6]_0 [4]),
        .I4(\i_0_reg_246_reg[6]_0 [3]),
        .O(ap_NS_fsm1171_out));
  FDRE \seq_number_load_reg_675_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[0]),
        .Q(seq_number_load_reg_675[0]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[10]),
        .Q(seq_number_load_reg_675[10]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[11]),
        .Q(seq_number_load_reg_675[11]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[1]),
        .Q(seq_number_load_reg_675[1]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[2]),
        .Q(seq_number_load_reg_675[2]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[3]),
        .Q(seq_number_load_reg_675[3]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[4]),
        .Q(seq_number_load_reg_675[4]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[5]),
        .Q(seq_number_load_reg_675[5]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[6]),
        .Q(seq_number_load_reg_675[6]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[7]),
        .Q(seq_number_load_reg_675[7]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[8]),
        .Q(seq_number_load_reg_675[8]),
        .R(1'b0));
  FDRE \seq_number_load_reg_675_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1171_out),
        .D(seq_number[9]),
        .Q(seq_number_load_reg_675[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[0] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[0]),
        .Q(seq_number[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[10] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[10]),
        .Q(seq_number[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[11] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[11]),
        .Q(seq_number[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[1] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[1]),
        .Q(seq_number[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[2] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[2]),
        .Q(seq_number[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[3] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[3]),
        .Q(seq_number[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[4] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[4]),
        .Q(seq_number[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[5] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[5]),
        .Q(seq_number[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[6] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[6]),
        .Q(seq_number[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[7] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[7]),
        .Q(seq_number[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[8] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[8]),
        .Q(seq_number[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \seq_number_reg[9] 
       (.C(ap_clk),
        .CE(seq_number0),
        .D(grp_fu_342_p2[9]),
        .Q(seq_number[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_reg_641[0]_i_1 
       (.I0(up[3]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I3(\tmp_reg_641_reg_n_1_[0] ),
        .O(\tmp_reg_641[0]_i_1_n_1 ));
  FDRE \tmp_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_641[0]_i_1_n_1 ),
        .Q(\tmp_reg_641_reg_n_1_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \vo_backoff_counter[9]_i_11 
       (.I0(icmp_ln67_reg_689),
        .I1(icmp_ln80_reg_693),
        .I2(icmp_ln82_reg_697),
        .O(\vo_backoff_counter[9]_i_11_n_1 ));
  FDRE \zext_ln36_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [0]),
        .Q(\zext_ln36_reg_665_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [1]),
        .Q(\zext_ln36_reg_665_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [2]),
        .Q(\zext_ln36_reg_665_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [3]),
        .Q(\zext_ln36_reg_665_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [4]),
        .Q(\zext_ln36_reg_665_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [5]),
        .Q(\zext_ln36_reg_665_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \zext_ln36_reg_665_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[4]),
        .D(\i_0_reg_246_reg[6]_0 [6]),
        .Q(\zext_ln36_reg_665_reg_n_1_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request
   (D,
    SR,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    ap_NS_fsm125_out,
    grp_phy_data_request_fu_422_ap_start_reg,
    icmp_ln16_reg_584,
    Q,
    icmp_ln16_fu_490_p2,
    ap_rst,
    ap_clk);
  output [1:0]D;
  output [0:0]SR;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  input ap_NS_fsm125_out;
  input grp_phy_data_request_fu_422_ap_start_reg;
  input icmp_ln16_reg_584;
  input [1:0]Q;
  input icmp_ln16_fu_490_p2;
  input ap_rst;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm125_out;
  wire ap_clk;
  wire ap_rst;
  wire grp_phy_data_request_fu_422_ap_ready;
  wire grp_phy_data_request_fu_422_ap_start_reg;
  wire icmp_ln16_fu_490_p2;
  wire icmp_ln16_reg_584;

  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[0]_i_1__30 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_phy_data_request_fu_422_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAAAA)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(ap_NS_fsm125_out),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_phy_data_request_fu_422_ap_start_reg),
        .I3(icmp_ln16_reg_584),
        .I4(grp_phy_data_request_fu_422_ap_ready),
        .I5(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[1]_i_1__26 
       (.I0(grp_phy_data_request_fu_422_ap_ready),
        .I1(grp_phy_data_request_fu_422_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAAAAA)) 
    \ap_CS_fsm[9]_i_1__2 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_phy_data_request_fu_422_ap_start_reg),
        .I3(icmp_ln16_reg_584),
        .I4(grp_phy_data_request_fu_422_ap_ready),
        .I5(Q[1]),
        .O(D[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_phy_data_request_fu_422_ap_ready),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    \count[6]_i_2 
       (.I0(Q[1]),
        .I1(grp_phy_data_request_fu_422_ap_ready),
        .I2(icmp_ln16_reg_584),
        .I3(grp_phy_data_request_fu_422_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    grp_phy_data_request_fu_422_ap_start_reg_i_1
       (.I0(grp_phy_data_request_fu_422_ap_ready),
        .I1(icmp_ln16_fu_490_p2),
        .I2(ap_NS_fsm125_out),
        .I3(grp_phy_data_request_fu_422_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000A2AAAAAAAA)) 
    \i_0_reg_208[6]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_phy_data_request_fu_422_ap_start_reg),
        .I3(icmp_ln16_reg_584),
        .I4(grp_phy_data_request_fu_422_ap_ready),
        .I5(Q[1]),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm
   (\mul_ln153_reg_1226_reg[-1111111105] ,
    grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld,
    grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld,
    \ap_CS_fsm_reg[4]_0 ,
    \available_spaces_vi_reg[0] ,
    \available_spaces_be_reg[0] ,
    \available_spaces_bk_reg[0] ,
    \available_spaces_vo_reg[0] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \bk1_0_reg_340_reg[6] ,
    \vo_0_reg_260_reg[6] ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    \be_backoff_counter_reg[9] ,
    \bk_backoff_counter_reg[9] ,
    icmp_ln268_fu_233_p2,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[13]_0 ,
    \available_spaces_bk_reg[1] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    ADDRARDADDR,
    \available_spaces_vo_s_reg_1136_reg[0] ,
    \ap_CS_fsm_reg[13]_1 ,
    \available_spaces_vo_reg[2] ,
    \write_pointer_vo_reg[1] ,
    \ap_CS_fsm_reg[13]_2 ,
    \available_spaces_vi_s_reg_1125_reg[0] ,
    \ap_CS_fsm_reg[13]_3 ,
    \available_spaces_vi_reg[2] ,
    \write_pointer_vi_reg[1] ,
    \ap_CS_fsm_reg[13]_4 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[13]_5 ,
    \available_spaces_be_s_reg_1114_reg[0] ,
    \ap_CS_fsm_reg[13]_6 ,
    \write_pointer_be_reg[1] ,
    \available_spaces_bk_s_reg_1103_reg[0] ,
    \ap_CS_fsm_reg[13]_7 ,
    \write_pointer_bk_reg[1] ,
    current_txop_holder_o,
    current_txop_holder_o_ap_vld,
    mac_frame_we0,
    \ap_CS_fsm_reg[2]_0 ,
    \vo_backoff_counter_reg[4] ,
    \ap_CS_fsm_reg[13]_8 ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    D,
    \ap_CS_fsm_reg[13]_9 ,
    \ap_CS_fsm_reg[13]_10 ,
    \vi_backoff_counter_reg[1] ,
    \ap_CS_fsm_reg[13]_11 ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[9]_0 ,
    \ap_CS_fsm_reg[13]_12 ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1] ,
    \ap_CS_fsm_reg[13]_13 ,
    \bk_backoff_counter_reg[3] ,
    \ap_CS_fsm_reg[13]_14 ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9]_0 ,
    \ap_CS_fsm_reg[13]_15 ,
    \ap_CS_fsm_reg[13]_16 ,
    ap_ready,
    \ap_CS_fsm_reg[13]_17 ,
    \idle_waited_0_reg_107_reg[0]_0 ,
    \available_spaces_bk_reg[2]_0 ,
    \bk_backoff_counter_reg[3]_0 ,
    \be_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[3] ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[7]_0 ,
    \read_pointer_vi_reg[0] ,
    \read_pointer_vo_reg[0] ,
    \read_pointer_be_reg[0] ,
    \read_pointer_bk_reg[0] ,
    \ap_CS_fsm_reg[13]_18 ,
    \ap_CS_fsm_reg[13]_19 ,
    \ap_CS_fsm_reg[13]_20 ,
    E,
    \ap_CS_fsm_reg[13]_21 ,
    \ap_CS_fsm_reg[13]_22 ,
    \available_spaces_be_reg[2]_0 ,
    \available_spaces_be_reg[2]_1 ,
    \available_spaces_be_reg[2]_2 ,
    \available_spaces_be_reg[2]_3 ,
    \available_spaces_be_reg[2]_4 ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_vi_reg[2]_1 ,
    \available_spaces_vi_reg[2]_2 ,
    \available_spaces_vi_reg[2]_3 ,
    \available_spaces_vi_reg[2]_4 ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    ap_rst,
    ap_clk,
    \r_stage_reg[32] ,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_37,
    ram_reg_i_33,
    grp_fu_211_p2,
    grp_phy_txend_confirm_fu_292_ap_start_reg,
    current_txop_holder_i,
    \available_spaces_bk_reg[2]_1 ,
    \available_spaces_bk_reg[2]_2 ,
    \available_spaces_bk_reg[1]_0 ,
    \read_pointer_bk_reg[1] ,
    Q,
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
    \read_pointer_bk_load_reg_1191_reg[0] ,
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
    \read_pointer_be_reg[1] ,
    \read_pointer_be_load_reg_1196_reg[0] ,
    \read_pointer_vi_reg[1] ,
    \read_pointer_vi_reg[1]_0 ,
    \read_pointer_vi_load_reg_1201_reg[0] ,
    \read_pointer_vo_reg[0]_0 ,
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
    \read_pointer_vo_load_reg_1206_reg[0] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    write_pointer_vo,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_start_tx_fu_119_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    write_pointer_vi,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    write_pointer_be,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    write_pointer_bk,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    ram_reg_5,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    current_txop_holder_o_0_sp_1,
    current_txop_holder_o_ap_vld_0,
    mac_frame_we0_0,
    mac_frame_we0_1,
    ram_reg_6,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[4]_0 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \rand_state_reg[31] ,
    \rand_state_reg[0] ,
    grp_initial_edca_process_fu_240_rand_state_o,
    \CW_vi_reg[0] ,
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
    \CW_vi_reg[9] ,
    grp_initial_edca_process_fu_240_CW_vi_o,
    \vi_backoff_counter_reg[1]_0 ,
    \vi_backoff_counter_reg[1]_1 ,
    \vi_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[2]_0 ,
    \vi_backoff_counter_reg[2]_1 ,
    \vi_backoff_counter_reg[8]_0 ,
    \vi_backoff_counter_reg[8]_1 ,
    \vi_backoff_counter_reg[9]_0 ,
    \vi_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_2 ,
    \be_backoff_counter_reg[9]_3 ,
    \be_backoff_counter_reg[8]_0 ,
    \be_backoff_counter_reg[8]_1 ,
    \be_backoff_counter_reg[2]_0 ,
    \be_backoff_counter_reg[2]_1 ,
    \be_backoff_counter_reg[1]_0 ,
    \be_backoff_counter_reg[1]_1 ,
    \CW_be_reg[0] ,
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
    \CW_be_reg[9] ,
    grp_initial_edca_process_fu_240_CW_be_o,
    \bk_backoff_counter_reg[3]_1 ,
    \bk_backoff_counter_reg[3]_2 ,
    \bk_backoff_counter_reg[3]_3 ,
    \bk_backoff_counter_reg[4]_0 ,
    \bk_backoff_counter_reg[4]_1 ,
    \bk_backoff_counter_reg[5]_0 ,
    \bk_backoff_counter_reg[5]_1 ,
    \bk_backoff_counter_reg[6]_0 ,
    \bk_backoff_counter_reg[6]_1 ,
    \bk_backoff_counter_reg[7]_0 ,
    \bk_backoff_counter_reg[7]_1 ,
    \bk_backoff_counter_reg[1]_0 ,
    \bk_backoff_counter_reg[1]_1 ,
    \bk_backoff_counter_reg[2]_0 ,
    \bk_backoff_counter_reg[2]_1 ,
    \bk_backoff_counter_reg[8]_0 ,
    \bk_backoff_counter_reg[8]_1 ,
    \bk_backoff_counter_reg[9]_1 ,
    \bk_backoff_counter_reg[9]_2 ,
    \CW_bk_reg[0] ,
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
    \CW_bk_reg[9] ,
    grp_initial_edca_process_fu_240_CW_bk_o,
    ap_start,
    grp_phy_txend_confirm_fu_292_ap_start_reg0,
    \vo_backoff_counter_reg[9]_0 ,
    current_txop_holder_o_2_sp_1,
    medium_state,
    \ap_CS_fsm_reg[13]_23 ,
    \icmp_ln286_reg_362_reg[0]_0 ,
    \icmp_ln268_reg_350_reg[0]_0 ,
    current_txop_holder_o_1_sp_1,
    \available_spaces_vo_reg[2]_0 ,
    \available_spaces_vi_reg[2]_5 ,
    \available_spaces_be_reg[0]_0 ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[7]_0 ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[6]_0 ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[5]_0 ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[4]_0 ,
    \be_backoff_counter_reg[3]_0 ,
    \be_backoff_counter_reg[3]_1 ,
    \vi_backoff_counter_reg[3]_0 ,
    \vi_backoff_counter_reg[3]_1 ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[4]_0 ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[5]_0 ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[6]_0 ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[7]_0 ,
    p,
    \vo_backoff_counter[1]_i_2 ,
    \vo_backoff_counter[2]_i_2 ,
    \vo_backoff_counter[3]_i_2 );
  output [3:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  output grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  output grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  output grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  output grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  output [4:0]\ap_CS_fsm_reg[4]_0 ;
  output \available_spaces_vi_reg[0] ;
  output \available_spaces_be_reg[0] ;
  output \available_spaces_bk_reg[0] ;
  output \available_spaces_vo_reg[0] ;
  output [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  output \bk1_0_reg_340_reg[6] ;
  output \vo_0_reg_260_reg[6] ;
  output [4:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  output grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  output [2:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  output \be_backoff_counter_reg[9] ;
  output \bk_backoff_counter_reg[9] ;
  output icmp_ln268_fu_233_p2;
  output \available_spaces_bk_reg[2] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \available_spaces_bk_reg[1] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output [5:0]ADDRARDADDR;
  output \available_spaces_vo_s_reg_1136_reg[0] ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \available_spaces_vo_reg[2] ;
  output \write_pointer_vo_reg[1] ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \available_spaces_vi_s_reg_1125_reg[0] ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \available_spaces_vi_reg[2] ;
  output \write_pointer_vi_reg[1] ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \available_spaces_be_reg[2] ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \available_spaces_be_s_reg_1114_reg[0] ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \write_pointer_be_reg[1] ;
  output \available_spaces_bk_s_reg_1103_reg[0] ;
  output \ap_CS_fsm_reg[13]_7 ;
  output \write_pointer_bk_reg[1] ;
  output [2:0]current_txop_holder_o;
  output current_txop_holder_o_ap_vld;
  output mac_frame_we0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \vo_backoff_counter_reg[4] ;
  output \ap_CS_fsm_reg[13]_8 ;
  output \vo_backoff_counter_reg[5] ;
  output \vo_backoff_counter_reg[6] ;
  output \vo_backoff_counter_reg[7] ;
  output [31:0]D;
  output \ap_CS_fsm_reg[13]_9 ;
  output [9:0]\ap_CS_fsm_reg[13]_10 ;
  output \vi_backoff_counter_reg[1] ;
  output \ap_CS_fsm_reg[13]_11 ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output \be_backoff_counter_reg[9]_0 ;
  output \ap_CS_fsm_reg[13]_12 ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[1] ;
  output [9:0]\ap_CS_fsm_reg[13]_13 ;
  output \bk_backoff_counter_reg[3] ;
  output \ap_CS_fsm_reg[13]_14 ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9]_0 ;
  output [9:0]\ap_CS_fsm_reg[13]_15 ;
  output [1:0]\ap_CS_fsm_reg[13]_16 ;
  output ap_ready;
  output \ap_CS_fsm_reg[13]_17 ;
  output \idle_waited_0_reg_107_reg[0]_0 ;
  output \available_spaces_bk_reg[2]_0 ;
  output \bk_backoff_counter_reg[3]_0 ;
  output \be_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[3] ;
  output \vo_backoff_counter_reg[2] ;
  output \vo_backoff_counter_reg[7]_0 ;
  output [2:0]\read_pointer_vi_reg[0] ;
  output [2:0]\read_pointer_vo_reg[0] ;
  output [2:0]\read_pointer_be_reg[0] ;
  output [2:0]\read_pointer_bk_reg[0] ;
  output \ap_CS_fsm_reg[13]_18 ;
  output \ap_CS_fsm_reg[13]_19 ;
  output \ap_CS_fsm_reg[13]_20 ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[13]_21 ;
  output [0:0]\ap_CS_fsm_reg[13]_22 ;
  output \available_spaces_be_reg[2]_0 ;
  output \available_spaces_be_reg[2]_1 ;
  output \available_spaces_be_reg[2]_2 ;
  output \available_spaces_be_reg[2]_3 ;
  output \available_spaces_be_reg[2]_4 ;
  output [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  output \available_spaces_vi_reg[2]_0 ;
  output \available_spaces_vi_reg[2]_1 ;
  output \available_spaces_vi_reg[2]_2 ;
  output \available_spaces_vi_reg[2]_3 ;
  output \available_spaces_vi_reg[2]_4 ;
  output [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  output [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  output [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  input ap_rst;
  input ap_clk;
  input \r_stage_reg[32] ;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_37;
  input ram_reg_i_33;
  input grp_fu_211_p2;
  input grp_phy_txend_confirm_fu_292_ap_start_reg;
  input [2:0]current_txop_holder_i;
  input \available_spaces_bk_reg[2]_1 ;
  input \available_spaces_bk_reg[2]_2 ;
  input \available_spaces_bk_reg[1]_0 ;
  input \read_pointer_bk_reg[1] ;
  input [4:0]Q;
  input grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  input [1:0]\read_pointer_bk_load_reg_1191_reg[0] ;
  input grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  input \read_pointer_be_reg[1] ;
  input [1:0]\read_pointer_be_load_reg_1196_reg[0] ;
  input \read_pointer_vi_reg[1] ;
  input \read_pointer_vi_reg[1]_0 ;
  input [1:0]\read_pointer_vi_load_reg_1201_reg[0] ;
  input \read_pointer_vo_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  input [1:0]\read_pointer_vo_load_reg_1206_reg[0] ;
  input [5:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  input grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  input [1:0]write_pointer_vo;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  input grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  input [1:0]write_pointer_vi;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  input grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  input [1:0]write_pointer_be;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  input grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  input [1:0]write_pointer_bk;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  input ram_reg_5;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  input current_txop_holder_o_0_sp_1;
  input current_txop_holder_o_ap_vld_0;
  input mac_frame_we0_0;
  input mac_frame_we0_1;
  input ram_reg_6;
  input grp_initial_edca_process_fu_240_edca_queues_we0;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[4]_0 ;
  input [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input [31:0]\rand_state_reg[31] ;
  input \rand_state_reg[0] ;
  input [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  input \CW_vi_reg[0] ;
  input grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  input [9:0]\CW_vi_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  input \vi_backoff_counter_reg[1]_0 ;
  input \vi_backoff_counter_reg[1]_1 ;
  input \vi_backoff_counter_reg[1]_2 ;
  input \vi_backoff_counter_reg[2]_0 ;
  input \vi_backoff_counter_reg[2]_1 ;
  input \vi_backoff_counter_reg[8]_0 ;
  input \vi_backoff_counter_reg[8]_1 ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \vi_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_2 ;
  input \be_backoff_counter_reg[9]_3 ;
  input \be_backoff_counter_reg[8]_0 ;
  input \be_backoff_counter_reg[8]_1 ;
  input \be_backoff_counter_reg[2]_0 ;
  input \be_backoff_counter_reg[2]_1 ;
  input \be_backoff_counter_reg[1]_0 ;
  input \be_backoff_counter_reg[1]_1 ;
  input \CW_be_reg[0] ;
  input grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  input [9:0]\CW_be_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  input \bk_backoff_counter_reg[3]_1 ;
  input \bk_backoff_counter_reg[3]_2 ;
  input \bk_backoff_counter_reg[3]_3 ;
  input \bk_backoff_counter_reg[4]_0 ;
  input \bk_backoff_counter_reg[4]_1 ;
  input \bk_backoff_counter_reg[5]_0 ;
  input \bk_backoff_counter_reg[5]_1 ;
  input \bk_backoff_counter_reg[6]_0 ;
  input \bk_backoff_counter_reg[6]_1 ;
  input \bk_backoff_counter_reg[7]_0 ;
  input \bk_backoff_counter_reg[7]_1 ;
  input \bk_backoff_counter_reg[1]_0 ;
  input \bk_backoff_counter_reg[1]_1 ;
  input \bk_backoff_counter_reg[2]_0 ;
  input \bk_backoff_counter_reg[2]_1 ;
  input \bk_backoff_counter_reg[8]_0 ;
  input \bk_backoff_counter_reg[8]_1 ;
  input \bk_backoff_counter_reg[9]_1 ;
  input \bk_backoff_counter_reg[9]_2 ;
  input \CW_bk_reg[0] ;
  input grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  input [9:0]\CW_bk_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  input ap_start;
  input grp_phy_txend_confirm_fu_292_ap_start_reg0;
  input \vo_backoff_counter_reg[9]_0 ;
  input current_txop_holder_o_2_sp_1;
  input [0:0]medium_state;
  input [9:0]\ap_CS_fsm_reg[13]_23 ;
  input [9:0]\icmp_ln286_reg_362_reg[0]_0 ;
  input [9:0]\icmp_ln268_reg_350_reg[0]_0 ;
  input current_txop_holder_o_1_sp_1;
  input \available_spaces_vo_reg[2]_0 ;
  input \available_spaces_vi_reg[2]_5 ;
  input \available_spaces_be_reg[0]_0 ;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[7]_0 ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[6]_0 ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[5]_0 ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[4]_0 ;
  input \be_backoff_counter_reg[3]_0 ;
  input \be_backoff_counter_reg[3]_1 ;
  input \vi_backoff_counter_reg[3]_0 ;
  input \vi_backoff_counter_reg[3]_1 ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[4]_0 ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[5]_0 ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[6]_0 ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[7]_0 ;
  input [31:0]p;
  input \vo_backoff_counter[1]_i_2 ;
  input \vo_backoff_counter[2]_i_2 ;
  input \vo_backoff_counter[3]_i_2 ;

  wire [5:0]ADDRARDADDR;
  wire \CW_be_reg[0] ;
  wire [9:0]\CW_be_reg[9] ;
  wire \CW_bk_reg[0] ;
  wire [9:0]\CW_bk_reg[9] ;
  wire \CW_vi_reg[0] ;
  wire [9:0]\CW_vi_reg[9] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[7]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire [9:0]\ap_CS_fsm_reg[13]_10 ;
  wire \ap_CS_fsm_reg[13]_11 ;
  wire \ap_CS_fsm_reg[13]_12 ;
  wire [9:0]\ap_CS_fsm_reg[13]_13 ;
  wire \ap_CS_fsm_reg[13]_14 ;
  wire [9:0]\ap_CS_fsm_reg[13]_15 ;
  wire [1:0]\ap_CS_fsm_reg[13]_16 ;
  wire \ap_CS_fsm_reg[13]_17 ;
  wire \ap_CS_fsm_reg[13]_18 ;
  wire \ap_CS_fsm_reg[13]_19 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_20 ;
  wire [0:0]\ap_CS_fsm_reg[13]_21 ;
  wire [0:0]\ap_CS_fsm_reg[13]_22 ;
  wire [9:0]\ap_CS_fsm_reg[13]_23 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire \ap_CS_fsm_reg[13]_7 ;
  wire \ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[13]_9 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [4:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [16:1]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be_reg[0] ;
  wire \available_spaces_be_reg[0]_0 ;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_reg[2]_1 ;
  wire \available_spaces_be_reg[2]_2 ;
  wire \available_spaces_be_reg[2]_3 ;
  wire \available_spaces_be_reg[2]_4 ;
  wire \available_spaces_be_s_reg_1114_reg[0] ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk_reg[0] ;
  wire \available_spaces_bk_reg[1] ;
  wire \available_spaces_bk_reg[1]_0 ;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire \available_spaces_bk_reg[2]_1 ;
  wire \available_spaces_bk_reg[2]_2 ;
  wire \available_spaces_bk_s_reg_1103_reg[0] ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi_reg[0] ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_reg[2]_2 ;
  wire \available_spaces_vi_reg[2]_3 ;
  wire \available_spaces_vi_reg[2]_4 ;
  wire \available_spaces_vi_reg[2]_5 ;
  wire \available_spaces_vi_s_reg_1125_reg[0] ;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo_reg[0] ;
  wire \available_spaces_vo_reg[2] ;
  wire \available_spaces_vo_reg[2]_0 ;
  wire \available_spaces_vo_s_reg_1136_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[1]_1 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[2]_0 ;
  wire \be_backoff_counter_reg[2]_1 ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[3]_0 ;
  wire \be_backoff_counter_reg[3]_1 ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[4]_0 ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[5]_0 ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[6]_0 ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[7]_0 ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[8]_0 ;
  wire \be_backoff_counter_reg[8]_1 ;
  wire \be_backoff_counter_reg[9] ;
  wire \be_backoff_counter_reg[9]_0 ;
  wire \be_backoff_counter_reg[9]_1 ;
  wire \be_backoff_counter_reg[9]_2 ;
  wire \be_backoff_counter_reg[9]_3 ;
  wire \bk1_0_reg_340_reg[6] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[1]_0 ;
  wire \bk_backoff_counter_reg[1]_1 ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[2]_0 ;
  wire \bk_backoff_counter_reg[2]_1 ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[3]_0 ;
  wire \bk_backoff_counter_reg[3]_1 ;
  wire \bk_backoff_counter_reg[3]_2 ;
  wire \bk_backoff_counter_reg[3]_3 ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[4]_0 ;
  wire \bk_backoff_counter_reg[4]_1 ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[5]_0 ;
  wire \bk_backoff_counter_reg[5]_1 ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[6]_0 ;
  wire \bk_backoff_counter_reg[6]_1 ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[7]_0 ;
  wire \bk_backoff_counter_reg[7]_1 ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[8]_0 ;
  wire \bk_backoff_counter_reg[8]_1 ;
  wire \bk_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[9]_0 ;
  wire \bk_backoff_counter_reg[9]_1 ;
  wire \bk_backoff_counter_reg[9]_2 ;
  wire [1:0]current_txop_holder_3_reg_382;
  wire [2:0]current_txop_holder_i;
  wire [2:0]current_txop_holder_o;
  wire current_txop_holder_o_0_sn_1;
  wire current_txop_holder_o_1_sn_1;
  wire current_txop_holder_o_2_sn_1;
  wire current_txop_holder_o_ap_vld;
  wire current_txop_holder_o_ap_vld_0;
  wire current_txop_holder_o_ap_vld_INST_0_i_3_n_1;
  wire grp_backoff_vo_fu_151_ap_start_reg;
  wire grp_backoff_vo_fu_151_n_1;
  wire grp_backoff_vo_fu_151_n_12;
  wire grp_backoff_vo_fu_151_n_19;
  wire grp_backoff_vo_fu_151_n_20;
  wire grp_backoff_vo_fu_151_n_21;
  wire grp_backoff_vo_fu_151_n_22;
  wire grp_backoff_vo_fu_151_n_23;
  wire grp_backoff_vo_fu_151_n_24;
  wire grp_backoff_vo_fu_151_n_25;
  wire grp_backoff_vo_fu_151_n_26;
  wire grp_backoff_vo_fu_151_n_27;
  wire grp_backoff_vo_fu_151_n_28;
  wire grp_backoff_vo_fu_151_n_29;
  wire grp_backoff_vo_fu_151_n_30;
  wire grp_backoff_vo_fu_151_n_31;
  wire grp_backoff_vo_fu_151_n_32;
  wire grp_backoff_vo_fu_151_n_33;
  wire grp_backoff_vo_fu_151_n_34;
  wire grp_backoff_vo_fu_151_n_35;
  wire grp_backoff_vo_fu_151_n_36;
  wire grp_backoff_vo_fu_151_n_37;
  wire grp_backoff_vo_fu_151_n_38;
  wire grp_backoff_vo_fu_151_n_39;
  wire grp_backoff_vo_fu_151_n_40;
  wire grp_backoff_vo_fu_151_n_41;
  wire grp_backoff_vo_fu_151_n_42;
  wire grp_backoff_vo_fu_151_n_43;
  wire grp_backoff_vo_fu_151_n_44;
  wire grp_backoff_vo_fu_151_n_45;
  wire grp_backoff_vo_fu_151_n_46;
  wire grp_backoff_vo_fu_151_n_47;
  wire grp_backoff_vo_fu_151_n_48;
  wire grp_backoff_vo_fu_151_n_49;
  wire grp_backoff_vo_fu_151_n_50;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire grp_fu_211_p2;
  wire [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  wire grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  wire [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  wire grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  wire [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  wire grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire grp_phy_txend_confirm_fu_292_ap_done;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg0;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  wire grp_slot_boundary_timing_fu_202_ap_done;
  wire grp_slot_boundary_timing_fu_202_ap_start_reg;
  wire grp_slot_boundary_timing_fu_202_n_1;
  wire grp_slot_boundary_timing_fu_202_n_2;
  wire grp_slot_boundary_timing_fu_202_n_4;
  wire grp_slot_boundary_timing_fu_202_n_5;
  wire grp_start_backoff_be_fu_176_ap_start_reg;
  wire grp_start_backoff_be_fu_176_ap_start_reg0;
  wire grp_start_backoff_be_fu_176_invoke_reason;
  wire grp_start_backoff_be_fu_176_n_1;
  wire grp_start_backoff_be_fu_176_n_15;
  wire grp_start_backoff_be_fu_176_n_2;
  wire grp_start_backoff_be_fu_176_n_27;
  wire grp_start_backoff_be_fu_176_n_3;
  wire grp_start_backoff_be_fu_176_n_31;
  wire grp_start_backoff_be_fu_176_n_32;
  wire grp_start_backoff_be_fu_176_n_33;
  wire grp_start_backoff_be_fu_176_n_34;
  wire grp_start_backoff_be_fu_176_n_35;
  wire grp_start_backoff_be_fu_176_n_36;
  wire grp_start_backoff_be_fu_176_n_37;
  wire grp_start_backoff_be_fu_176_n_38;
  wire grp_start_backoff_be_fu_176_n_39;
  wire grp_start_backoff_be_fu_176_n_40;
  wire grp_start_backoff_be_fu_176_n_41;
  wire grp_start_backoff_be_fu_176_n_42;
  wire grp_start_backoff_be_fu_176_n_44;
  wire grp_start_backoff_be_fu_176_n_45;
  wire grp_start_backoff_be_fu_176_n_46;
  wire grp_start_backoff_be_fu_176_n_47;
  wire grp_start_backoff_be_fu_176_n_48;
  wire grp_start_backoff_be_fu_176_n_49;
  wire grp_start_backoff_be_fu_176_n_50;
  wire grp_start_backoff_be_fu_176_n_51;
  wire grp_start_backoff_be_fu_176_n_52;
  wire grp_start_backoff_be_fu_176_n_53;
  wire grp_start_backoff_be_fu_176_n_54;
  wire grp_start_backoff_be_fu_176_n_55;
  wire grp_start_backoff_be_fu_176_n_56;
  wire grp_start_backoff_be_fu_176_n_57;
  wire grp_start_backoff_be_fu_176_n_58;
  wire grp_start_backoff_be_fu_176_n_59;
  wire grp_start_backoff_be_fu_176_n_60;
  wire grp_start_backoff_be_fu_176_n_61;
  wire grp_start_backoff_be_fu_176_n_62;
  wire grp_start_backoff_be_fu_176_n_63;
  wire grp_start_backoff_be_fu_176_n_64;
  wire grp_start_backoff_be_fu_176_n_65;
  wire grp_start_backoff_be_fu_176_n_66;
  wire grp_start_backoff_be_fu_176_n_67;
  wire grp_start_backoff_be_fu_176_n_68;
  wire grp_start_backoff_be_fu_176_n_69;
  wire grp_start_backoff_be_fu_176_n_70;
  wire grp_start_backoff_be_fu_176_n_71;
  wire grp_start_backoff_be_fu_176_n_72;
  wire grp_start_backoff_be_fu_176_n_73;
  wire grp_start_backoff_be_fu_176_n_74;
  wire grp_start_backoff_be_fu_176_n_75;
  wire grp_start_backoff_be_fu_176_rand_state_o_ap_vld;
  wire grp_start_backoff_bk_fu_189_ap_start_reg;
  wire grp_start_backoff_bk_fu_189_invoke_reason;
  wire grp_start_backoff_bk_fu_189_n_1;
  wire grp_start_backoff_bk_fu_189_n_44;
  wire grp_start_backoff_bk_fu_189_n_46;
  wire grp_start_backoff_bk_fu_189_n_48;
  wire grp_start_backoff_bk_fu_189_n_51;
  wire grp_start_backoff_bk_fu_189_n_53;
  wire grp_start_backoff_bk_fu_189_n_54;
  wire grp_start_backoff_bk_fu_189_n_55;
  wire grp_start_backoff_bk_fu_189_n_56;
  wire grp_start_backoff_bk_fu_189_n_57;
  wire grp_start_backoff_bk_fu_189_n_58;
  wire grp_start_backoff_bk_fu_189_n_59;
  wire grp_start_backoff_bk_fu_189_n_60;
  wire grp_start_backoff_bk_fu_189_n_61;
  wire grp_start_backoff_bk_fu_189_n_63;
  wire grp_start_backoff_bk_fu_189_n_64;
  wire grp_start_backoff_bk_fu_189_rand_state_o_ap_vld;
  wire grp_start_backoff_vi_fu_163_ap_start_reg;
  wire grp_start_backoff_vi_fu_163_invoke_reason;
  wire grp_start_backoff_vi_fu_163_n_1;
  wire grp_start_backoff_vi_fu_163_n_2;
  wire grp_start_backoff_vi_fu_163_n_21;
  wire grp_start_backoff_vi_fu_163_n_26;
  wire grp_start_backoff_vi_fu_163_n_27;
  wire grp_start_backoff_vi_fu_163_n_29;
  wire grp_start_backoff_vi_fu_163_n_3;
  wire grp_start_backoff_vi_fu_163_n_43;
  wire grp_start_backoff_vi_fu_163_n_44;
  wire grp_start_backoff_vi_fu_163_n_45;
  wire grp_start_backoff_vi_fu_163_n_46;
  wire grp_start_backoff_vi_fu_163_n_47;
  wire grp_start_backoff_vi_fu_163_n_48;
  wire grp_start_backoff_vi_fu_163_n_49;
  wire grp_start_backoff_vi_fu_163_n_50;
  wire grp_start_backoff_vi_fu_163_n_51;
  wire grp_start_backoff_vi_fu_163_n_52;
  wire grp_start_backoff_vi_fu_163_n_53;
  wire grp_start_backoff_vi_fu_163_n_54;
  wire grp_start_backoff_vi_fu_163_n_55;
  wire grp_start_backoff_vi_fu_163_n_56;
  wire grp_start_backoff_vi_fu_163_n_57;
  wire grp_start_backoff_vi_fu_163_n_58;
  wire grp_start_backoff_vi_fu_163_n_59;
  wire grp_start_backoff_vi_fu_163_n_60;
  wire grp_start_backoff_vi_fu_163_n_61;
  wire grp_start_backoff_vi_fu_163_n_62;
  wire grp_start_backoff_vi_fu_163_n_63;
  wire grp_start_backoff_vi_fu_163_n_64;
  wire grp_start_backoff_vi_fu_163_n_65;
  wire grp_start_backoff_vi_fu_163_n_66;
  wire grp_start_backoff_vi_fu_163_n_67;
  wire grp_start_backoff_vi_fu_163_n_68;
  wire grp_start_backoff_vi_fu_163_n_69;
  wire grp_start_backoff_vi_fu_163_n_70;
  wire grp_start_backoff_vi_fu_163_n_71;
  wire grp_start_backoff_vi_fu_163_n_72;
  wire grp_start_backoff_vi_fu_163_n_73;
  wire grp_start_backoff_vi_fu_163_rand_state_o_ap_vld;
  wire grp_start_tx_fu_117_ap_done;
  wire grp_start_tx_fu_117_ap_start_reg;
  wire grp_start_tx_fu_117_n_36;
  wire grp_start_tx_fu_117_n_97;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire icmp_ln268_fu_233_p2;
  wire icmp_ln268_reg_350;
  wire \icmp_ln268_reg_350[0]_i_1_n_1 ;
  wire [9:0]\icmp_ln268_reg_350_reg[0]_0 ;
  wire icmp_ln269_reg_354;
  wire \icmp_ln269_reg_354[0]_i_1_n_1 ;
  wire icmp_ln286_reg_362;
  wire [9:0]\icmp_ln286_reg_362_reg[0]_0 ;
  wire icmp_ln287_reg_366;
  wire icmp_ln304_reg_374;
  wire icmp_ln305_reg_378;
  wire idle_waited_0_reg_107;
  wire \idle_waited_0_reg_107_reg[0]_0 ;
  wire idle_waited_reg_341;
  wire mac_frame_we0;
  wire mac_frame_we0_0;
  wire mac_frame_we0_1;
  wire [0:0]medium_state;
  wire [4:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  wire [2:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  wire [3:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_33;
  wire ram_reg_i_37;
  wire \rand_state[31]_i_14_n_1 ;
  wire \rand_state[31]_i_15_n_1 ;
  wire \rand_state_reg[0] ;
  wire [31:0]\rand_state_reg[31] ;
  wire [1:0]\read_pointer_be_load_reg_1196_reg[0] ;
  wire [2:0]\read_pointer_be_reg[0] ;
  wire \read_pointer_be_reg[1] ;
  wire [1:0]\read_pointer_bk_load_reg_1191_reg[0] ;
  wire [2:0]\read_pointer_bk_reg[0] ;
  wire \read_pointer_bk_reg[1] ;
  wire [1:0]\read_pointer_vi_load_reg_1201_reg[0] ;
  wire [2:0]\read_pointer_vi_reg[0] ;
  wire \read_pointer_vi_reg[1] ;
  wire \read_pointer_vi_reg[1]_0 ;
  wire [1:0]\read_pointer_vo_load_reg_1206_reg[0] ;
  wire [2:0]\read_pointer_vo_reg[0] ;
  wire \read_pointer_vo_reg[0]_0 ;
  wire tmp_2_reg_358;
  wire tmp_4_reg_370;
  wire tmp_reg_346;
  wire \tmp_reg_346[0]_i_1_n_1 ;
  wire \vi_backoff_counter[9]_i_13_n_1 ;
  wire \vi_backoff_counter[9]_i_8_n_1 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[1]_0 ;
  wire \vi_backoff_counter_reg[1]_1 ;
  wire \vi_backoff_counter_reg[1]_2 ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[2]_0 ;
  wire \vi_backoff_counter_reg[2]_1 ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[3]_0 ;
  wire \vi_backoff_counter_reg[3]_1 ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[4]_0 ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[5]_0 ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[6]_0 ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[7]_0 ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[8]_0 ;
  wire \vi_backoff_counter_reg[8]_1 ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vi_backoff_counter_reg[9]_1 ;
  wire \vo_0_reg_260_reg[6] ;
  wire \vo_backoff_counter[1]_i_2 ;
  wire \vo_backoff_counter[2]_i_2 ;
  wire \vo_backoff_counter[3]_i_2 ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[4]_0 ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[7]_0 ;
  wire [9:0]\vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire [1:0]write_pointer_be;
  wire \write_pointer_be_reg[1] ;
  wire [1:0]write_pointer_bk;
  wire \write_pointer_bk_reg[1] ;
  wire [1:0]write_pointer_vi;
  wire \write_pointer_vi_reg[1] ;
  wire [1:0]write_pointer_vo;
  wire \write_pointer_vo_reg[1] ;

  assign current_txop_holder_o_0_sn_1 = current_txop_holder_o_0_sp_1;
  assign current_txop_holder_o_1_sn_1 = current_txop_holder_o_1_sp_1;
  assign current_txop_holder_o_2_sn_1 = current_txop_holder_o_2_sp_1;
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_be[3]_i_5 
       (.I0(icmp_ln287_reg_366),
        .I1(icmp_ln286_reg_362),
        .I2(tmp_2_reg_358),
        .O(grp_start_backoff_be_fu_176_invoke_reason));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_bk[3]_i_5 
       (.I0(icmp_ln305_reg_378),
        .I1(icmp_ln304_reg_374),
        .I2(tmp_4_reg_370),
        .O(grp_start_backoff_bk_fu_189_invoke_reason));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \CW_vi[3]_i_5 
       (.I0(icmp_ln269_reg_354),
        .I1(icmp_ln268_reg_350),
        .I2(tmp_reg_346),
        .O(grp_start_backoff_vi_fu_163_invoke_reason));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[10]_i_3__2 
       (.I0(ap_CS_fsm_state10),
        .I1(ap_CS_fsm_state12),
        .O(grp_start_backoff_be_fu_176_ap_start_reg0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[11]_i_2__0 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 [9]),
        .I1(\icmp_ln286_reg_362_reg[0]_0 [8]),
        .I2(\icmp_ln286_reg_362_reg[0]_0 [7]),
        .I3(\be_backoff_counter_reg[3] ),
        .I4(\icmp_ln286_reg_362_reg[0]_0 [6]),
        .O(\be_backoff_counter_reg[9] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[11]_i_4 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 [3]),
        .I1(\icmp_ln286_reg_362_reg[0]_0 [2]),
        .I2(\icmp_ln286_reg_362_reg[0]_0 [0]),
        .I3(\icmp_ln286_reg_362_reg[0]_0 [1]),
        .I4(\icmp_ln286_reg_362_reg[0]_0 [4]),
        .I5(\icmp_ln286_reg_362_reg[0]_0 [5]),
        .O(\be_backoff_counter_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[14]_i_2__3 
       (.I0(available_spaces_bk[2]),
        .I1(\ap_CS_fsm_reg[13]_23 [8]),
        .I2(\ap_CS_fsm_reg[13]_23 [7]),
        .I3(\ap_CS_fsm_reg[13]_23 [6]),
        .I4(\bk_backoff_counter_reg[3]_0 ),
        .I5(\ap_CS_fsm_reg[13]_23 [9]),
        .O(\available_spaces_bk_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[14]_i_4 
       (.I0(\ap_CS_fsm_reg[13]_23 [3]),
        .I1(\ap_CS_fsm_reg[13]_23 [2]),
        .I2(\ap_CS_fsm_reg[13]_23 [0]),
        .I3(\ap_CS_fsm_reg[13]_23 [1]),
        .I4(\ap_CS_fsm_reg[13]_23 [4]),
        .I5(\ap_CS_fsm_reg[13]_23 [5]),
        .O(\bk_backoff_counter_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h2020200020002000)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(available_spaces_vi[2]),
        .I2(icmp_ln268_fu_233_p2),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(current_txop_holder_i[1]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[7]_i_2__0 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(available_spaces_vi[2]),
        .I2(ap_CS_fsm_state6),
        .O(\ap_CS_fsm[7]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state6),
        .I1(available_spaces_vi[2]),
        .I2(icmp_ln268_fu_233_p2),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(current_txop_holder_i[1]),
        .O(ap_NS_fsm[8]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_CS_fsm[8]_i_2__3 
       (.I0(\icmp_ln268_reg_350_reg[0]_0 [8]),
        .I1(\icmp_ln268_reg_350_reg[0]_0 [7]),
        .I2(\vi_backoff_counter_reg[3] ),
        .I3(\icmp_ln268_reg_350_reg[0]_0 [6]),
        .I4(\icmp_ln268_reg_350_reg[0]_0 [9]),
        .O(icmp_ln268_fu_233_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[8]_i_3__0 
       (.I0(\icmp_ln268_reg_350_reg[0]_0 [3]),
        .I1(\icmp_ln268_reg_350_reg[0]_0 [2]),
        .I2(\icmp_ln268_reg_350_reg[0]_0 [0]),
        .I3(\icmp_ln268_reg_350_reg[0]_0 [1]),
        .I4(\icmp_ln268_reg_350_reg[0]_0 [4]),
        .I5(\icmp_ln268_reg_350_reg[0]_0 [5]),
        .O(\vi_backoff_counter_reg[3] ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_ap_done),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_27),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_n_5),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_29),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  FDRE \current_txop_holder_3_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_189_n_44),
        .Q(current_txop_holder_3_reg_382[0]),
        .R(1'b0));
  FDRE \current_txop_holder_3_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_189_n_46),
        .Q(current_txop_holder_3_reg_382[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    current_txop_holder_o_ap_vld_INST_0_i_3
       (.I0(idle_waited_0_reg_107),
        .I1(ap_CS_fsm_state17),
        .O(current_txop_holder_o_ap_vld_INST_0_i_3_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_backoff_vo grp_backoff_vo_fu_151
       (.D(ap_NS_fsm[5:4]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_8 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_9 ),
        .\ap_CS_fsm_reg[3] (grp_backoff_vo_fu_151_n_1),
        .\ap_CS_fsm_reg[4] (grp_backoff_vo_fu_151_n_12),
        .\ap_CS_fsm_reg[4]_0 (grp_backoff_vo_fu_151_n_19),
        .\ap_CS_fsm_reg[4]_1 (grp_backoff_vo_fu_151_n_20),
        .\ap_CS_fsm_reg[4]_10 (grp_backoff_vo_fu_151_n_29),
        .\ap_CS_fsm_reg[4]_11 (grp_backoff_vo_fu_151_n_30),
        .\ap_CS_fsm_reg[4]_12 (grp_backoff_vo_fu_151_n_31),
        .\ap_CS_fsm_reg[4]_13 (grp_backoff_vo_fu_151_n_32),
        .\ap_CS_fsm_reg[4]_14 (grp_backoff_vo_fu_151_n_33),
        .\ap_CS_fsm_reg[4]_15 (grp_backoff_vo_fu_151_n_34),
        .\ap_CS_fsm_reg[4]_16 (grp_backoff_vo_fu_151_n_35),
        .\ap_CS_fsm_reg[4]_17 (grp_backoff_vo_fu_151_n_36),
        .\ap_CS_fsm_reg[4]_18 (grp_backoff_vo_fu_151_n_37),
        .\ap_CS_fsm_reg[4]_19 (grp_backoff_vo_fu_151_n_38),
        .\ap_CS_fsm_reg[4]_2 (grp_backoff_vo_fu_151_n_21),
        .\ap_CS_fsm_reg[4]_20 (grp_backoff_vo_fu_151_n_39),
        .\ap_CS_fsm_reg[4]_21 (grp_backoff_vo_fu_151_n_40),
        .\ap_CS_fsm_reg[4]_22 (grp_backoff_vo_fu_151_n_41),
        .\ap_CS_fsm_reg[4]_23 (grp_backoff_vo_fu_151_n_42),
        .\ap_CS_fsm_reg[4]_24 (grp_backoff_vo_fu_151_n_43),
        .\ap_CS_fsm_reg[4]_25 (grp_backoff_vo_fu_151_n_44),
        .\ap_CS_fsm_reg[4]_26 (grp_backoff_vo_fu_151_n_45),
        .\ap_CS_fsm_reg[4]_27 (grp_backoff_vo_fu_151_n_46),
        .\ap_CS_fsm_reg[4]_28 (grp_backoff_vo_fu_151_n_47),
        .\ap_CS_fsm_reg[4]_29 (grp_backoff_vo_fu_151_n_48),
        .\ap_CS_fsm_reg[4]_3 (grp_backoff_vo_fu_151_n_22),
        .\ap_CS_fsm_reg[4]_30 (grp_backoff_vo_fu_151_n_49),
        .\ap_CS_fsm_reg[4]_31 (grp_backoff_vo_fu_151_n_50),
        .\ap_CS_fsm_reg[4]_4 (grp_backoff_vo_fu_151_n_23),
        .\ap_CS_fsm_reg[4]_5 (grp_backoff_vo_fu_151_n_24),
        .\ap_CS_fsm_reg[4]_6 (grp_backoff_vo_fu_151_n_25),
        .\ap_CS_fsm_reg[4]_7 (grp_backoff_vo_fu_151_n_26),
        .\ap_CS_fsm_reg[4]_8 (grp_backoff_vo_fu_151_n_27),
        .\ap_CS_fsm_reg[4]_9 (grp_backoff_vo_fu_151_n_28),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_vo(available_spaces_vo[2]),
        .current_txop_holder_i(current_txop_holder_i[0]),
        .current_txop_holder_o(current_txop_holder_o[0]),
        .\current_txop_holder_o[0]_0 (grp_start_tx_fu_117_n_97),
        .current_txop_holder_o_0_sp_1(current_txop_holder_o_0_sn_1),
        .current_txop_holder_o_ap_vld(current_txop_holder_o_ap_vld),
        .current_txop_holder_o_ap_vld_0(Q[4]),
        .current_txop_holder_o_ap_vld_1(current_txop_holder_o_ap_vld_0),
        .current_txop_holder_o_ap_vld_2(current_txop_holder_o_ap_vld_INST_0_i_3_n_1),
        .grp_backoff_vo_fu_151_ap_start_reg(grp_backoff_vo_fu_151_ap_start_reg),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .grp_start_tx_fu_117_ap_done(grp_start_tx_fu_117_ap_done),
        .icmp_ln268_reg_350(icmp_ln268_reg_350),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[31]_i_6 (grp_start_backoff_vi_fu_163_rand_state_o_ap_vld),
        .rand_state_o_ap_vld(grp_start_backoff_be_fu_176_rand_state_o_ap_vld),
        .\rand_state_reg[0] (\rand_state[31]_i_14_n_1 ),
        .\rand_state_reg[0]_0 (grp_start_backoff_bk_fu_189_rand_state_o_ap_vld),
        .\rand_state_reg[0]_1 (\rand_state[31]_i_15_n_1 ),
        .tmp_reg_346(tmp_reg_346),
        .\vo_backoff_counter[1]_i_2 (\vo_backoff_counter[1]_i_2 ),
        .\vo_backoff_counter[2]_i_2 (\vo_backoff_counter[2]_i_2 ),
        .\vo_backoff_counter[3]_i_2 (\vo_backoff_counter[3]_i_2 ),
        .\vo_backoff_counter_reg[2] (\vo_backoff_counter_reg[2] ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[4]_0 (\vo_backoff_counter_reg[4]_0 ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[7]_0 (\vo_backoff_counter_reg[7]_0 ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_backoff_vo_fu_151_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_backoff_vo_fu_151_n_1),
        .Q(grp_backoff_vo_fu_151_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing grp_slot_boundary_timing_fu_202
       (.D({grp_slot_boundary_timing_fu_202_n_5,ap_NS_fsm[2:1]}),
        .Q({ap_CS_fsm_state16,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[0]_0 (grp_slot_boundary_timing_fu_202_n_1),
        .\ap_CS_fsm_reg[1] (grp_slot_boundary_timing_fu_202_n_4),
        .ap_block_state14_on_subcall_done(ap_block_state14_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_phy_txend_confirm_fu_292_ap_start_reg(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .grp_slot_boundary_timing_fu_202_ap_done(grp_slot_boundary_timing_fu_202_ap_done),
        .grp_slot_boundary_timing_fu_202_ap_start_reg(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .idle_waited_reg_341(idle_waited_reg_341),
        .\idle_waited_reg_341_reg[0] (grp_slot_boundary_timing_fu_202_n_2),
        .medium_state(medium_state));
  FDRE #(
    .INIT(1'b0)) 
    grp_slot_boundary_timing_fu_202_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_n_1),
        .Q(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be grp_start_backoff_be_fu_176
       (.\CW_be_reg[0] (Q[4:3]),
        .\CW_be_reg[0]_0 (\CW_be_reg[0] ),
        .\CW_be_reg[9] (\CW_be_reg[9] ),
        .D(ap_NS_fsm[14:12]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10}),
        .\ap_CS_fsm_reg[0]_0 (grp_start_backoff_be_fu_176_n_41),
        .\ap_CS_fsm_reg[11] (grp_start_backoff_be_fu_176_n_1),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_13 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_14 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_21 ),
        .\ap_CS_fsm_reg[13]_2 (\available_spaces_bk_reg[2]_0 ),
        .\ap_CS_fsm_reg[13]_3 (grp_start_backoff_bk_fu_189_n_63),
        .\ap_CS_fsm_reg[1]_0 (grp_start_backoff_be_fu_176_n_27),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_be_fu_176_n_42),
        .\ap_CS_fsm_reg[2]_0 (grp_start_backoff_be_fu_176_rand_state_o_ap_vld),
        .\ap_CS_fsm_reg[2]_1 (grp_start_backoff_be_fu_176_n_44),
        .\ap_CS_fsm_reg[2]_10 (grp_start_backoff_be_fu_176_n_53),
        .\ap_CS_fsm_reg[2]_11 (grp_start_backoff_be_fu_176_n_54),
        .\ap_CS_fsm_reg[2]_12 (grp_start_backoff_be_fu_176_n_55),
        .\ap_CS_fsm_reg[2]_13 (grp_start_backoff_be_fu_176_n_56),
        .\ap_CS_fsm_reg[2]_14 (grp_start_backoff_be_fu_176_n_57),
        .\ap_CS_fsm_reg[2]_15 (grp_start_backoff_be_fu_176_n_58),
        .\ap_CS_fsm_reg[2]_16 (grp_start_backoff_be_fu_176_n_59),
        .\ap_CS_fsm_reg[2]_17 (grp_start_backoff_be_fu_176_n_60),
        .\ap_CS_fsm_reg[2]_18 (grp_start_backoff_be_fu_176_n_61),
        .\ap_CS_fsm_reg[2]_19 (grp_start_backoff_be_fu_176_n_62),
        .\ap_CS_fsm_reg[2]_2 (grp_start_backoff_be_fu_176_n_45),
        .\ap_CS_fsm_reg[2]_20 (grp_start_backoff_be_fu_176_n_63),
        .\ap_CS_fsm_reg[2]_21 (grp_start_backoff_be_fu_176_n_64),
        .\ap_CS_fsm_reg[2]_22 (grp_start_backoff_be_fu_176_n_65),
        .\ap_CS_fsm_reg[2]_23 (grp_start_backoff_be_fu_176_n_66),
        .\ap_CS_fsm_reg[2]_24 (grp_start_backoff_be_fu_176_n_67),
        .\ap_CS_fsm_reg[2]_25 (grp_start_backoff_be_fu_176_n_68),
        .\ap_CS_fsm_reg[2]_26 (grp_start_backoff_be_fu_176_n_69),
        .\ap_CS_fsm_reg[2]_27 (grp_start_backoff_be_fu_176_n_70),
        .\ap_CS_fsm_reg[2]_28 (grp_start_backoff_be_fu_176_n_71),
        .\ap_CS_fsm_reg[2]_29 (grp_start_backoff_be_fu_176_n_72),
        .\ap_CS_fsm_reg[2]_3 (grp_start_backoff_be_fu_176_n_46),
        .\ap_CS_fsm_reg[2]_30 (grp_start_backoff_be_fu_176_n_73),
        .\ap_CS_fsm_reg[2]_31 (grp_start_backoff_be_fu_176_n_74),
        .\ap_CS_fsm_reg[2]_32 (grp_start_backoff_be_fu_176_n_75),
        .\ap_CS_fsm_reg[2]_4 (grp_start_backoff_be_fu_176_n_47),
        .\ap_CS_fsm_reg[2]_5 (grp_start_backoff_be_fu_176_n_48),
        .\ap_CS_fsm_reg[2]_6 (grp_start_backoff_be_fu_176_n_49),
        .\ap_CS_fsm_reg[2]_7 (grp_start_backoff_be_fu_176_n_50),
        .\ap_CS_fsm_reg[2]_8 (grp_start_backoff_be_fu_176_n_51),
        .\ap_CS_fsm_reg[2]_9 (grp_start_backoff_be_fu_176_n_52),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_bk(available_spaces_bk[2]),
        .\available_spaces_bk_reg[2] (grp_start_backoff_be_fu_176_n_3),
        .\available_spaces_bk_reg[2]_0 (grp_start_backoff_be_fu_176_n_15),
        .\be_backoff_counter[9]_i_5 (\rand_state[31]_i_14_n_1 ),
        .\be_backoff_counter[9]_i_7 (\icmp_ln286_reg_362_reg[0]_0 ),
        .\be_backoff_counter_reg[0] (grp_start_backoff_vi_fu_163_n_21),
        .\be_backoff_counter_reg[1] (grp_start_backoff_be_fu_176_n_32),
        .\be_backoff_counter_reg[2] (grp_start_backoff_be_fu_176_n_33),
        .\be_backoff_counter_reg[3] (grp_start_backoff_be_fu_176_n_34),
        .\be_backoff_counter_reg[4] (grp_start_backoff_be_fu_176_n_35),
        .\be_backoff_counter_reg[5] (grp_start_backoff_be_fu_176_n_36),
        .\be_backoff_counter_reg[6] (grp_start_backoff_be_fu_176_n_37),
        .\be_backoff_counter_reg[7] (grp_start_backoff_be_fu_176_n_38),
        .\be_backoff_counter_reg[8] (grp_start_backoff_be_fu_176_n_39),
        .\be_backoff_counter_reg[9] (grp_start_backoff_be_fu_176_n_40),
        .\bk_backoff_counter_reg[0] (grp_start_backoff_bk_fu_189_n_48),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[1]_0 (grp_start_backoff_bk_fu_189_n_53),
        .\bk_backoff_counter_reg[1]_1 (\bk_backoff_counter_reg[1]_0 ),
        .\bk_backoff_counter_reg[1]_2 (\bk_backoff_counter_reg[1]_1 ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[2]_0 (grp_start_backoff_bk_fu_189_n_54),
        .\bk_backoff_counter_reg[2]_1 (\bk_backoff_counter_reg[2]_0 ),
        .\bk_backoff_counter_reg[2]_2 (\bk_backoff_counter_reg[2]_1 ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[3]_0 (grp_start_backoff_bk_fu_189_n_55),
        .\bk_backoff_counter_reg[3]_1 (\bk_backoff_counter_reg[3]_1 ),
        .\bk_backoff_counter_reg[3]_2 (\bk_backoff_counter_reg[3]_2 ),
        .\bk_backoff_counter_reg[3]_3 (\bk_backoff_counter_reg[3]_3 ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[4]_0 (grp_start_backoff_bk_fu_189_n_56),
        .\bk_backoff_counter_reg[4]_1 (\bk_backoff_counter_reg[4]_0 ),
        .\bk_backoff_counter_reg[4]_2 (\bk_backoff_counter_reg[4]_1 ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[5]_0 (grp_start_backoff_bk_fu_189_n_57),
        .\bk_backoff_counter_reg[5]_1 (\bk_backoff_counter_reg[5]_0 ),
        .\bk_backoff_counter_reg[5]_2 (\bk_backoff_counter_reg[5]_1 ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[6]_0 (grp_start_backoff_bk_fu_189_n_58),
        .\bk_backoff_counter_reg[6]_1 (\bk_backoff_counter_reg[6]_0 ),
        .\bk_backoff_counter_reg[6]_2 (\bk_backoff_counter_reg[6]_1 ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[7]_0 (grp_start_backoff_bk_fu_189_n_59),
        .\bk_backoff_counter_reg[7]_1 (\bk_backoff_counter_reg[7]_0 ),
        .\bk_backoff_counter_reg[7]_2 (\bk_backoff_counter_reg[7]_1 ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[8]_0 (grp_start_backoff_bk_fu_189_n_60),
        .\bk_backoff_counter_reg[8]_1 (\bk_backoff_counter_reg[8]_0 ),
        .\bk_backoff_counter_reg[8]_2 (\bk_backoff_counter_reg[8]_1 ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9]_0 ),
        .\bk_backoff_counter_reg[9]_0 (grp_start_backoff_bk_fu_189_n_61),
        .\bk_backoff_counter_reg[9]_1 (\bk_backoff_counter_reg[9]_1 ),
        .\bk_backoff_counter_reg[9]_2 (\bk_backoff_counter_reg[9]_2 ),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_1_sp_1(grp_start_backoff_be_fu_176_n_31),
        .grp_initial_edca_process_fu_240_CW_be_o(grp_initial_edca_process_fu_240_CW_be_o),
        .grp_initial_edca_process_fu_240_CW_be_o_ap_vld(grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_start_backoff_be_fu_176_ap_start_reg(grp_start_backoff_be_fu_176_ap_start_reg),
        .grp_start_backoff_be_fu_176_invoke_reason(grp_start_backoff_be_fu_176_invoke_reason),
        .icmp_ln286_reg_362(icmp_ln286_reg_362),
        .icmp_ln287_reg_366(icmp_ln287_reg_366),
        .icmp_ln304_reg_374(icmp_ln304_reg_374),
        .\icmp_ln304_reg_374_reg[0] (grp_start_backoff_be_fu_176_n_2),
        .\icmp_ln304_reg_374_reg[0]_0 (\bk_backoff_counter_reg[9] ),
        .icmp_ln305_reg_378(icmp_ln305_reg_378),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .tmp_2_reg_358(tmp_2_reg_358),
        .tmp_4_reg_370(tmp_4_reg_370));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_be_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_176_n_1),
        .Q(grp_start_backoff_be_fu_176_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk grp_start_backoff_bk_fu_189
       (.\CW_bk_reg[0] (Q[4:3]),
        .\CW_bk_reg[0]_0 (\CW_bk_reg[0] ),
        .\CW_bk_reg[9] (\CW_bk_reg[9] ),
        .D(D[31:1]),
        .Q({ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[0]_0 (grp_start_backoff_bk_fu_189_n_63),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_15 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_22 ),
        .\ap_CS_fsm_reg[14] (grp_start_backoff_bk_fu_189_n_1),
        .\ap_CS_fsm_reg[16] (ap_NS_fsm[16:15]),
        .\ap_CS_fsm_reg[1]_0 (grp_start_backoff_bk_fu_189_n_48),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_bk_fu_189_rand_state_o_ap_vld),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_block_state14_on_subcall_done(ap_block_state14_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_6 (\rand_state[31]_i_15_n_1 ),
        .\bk_backoff_counter[9]_i_7 (\ap_CS_fsm_reg[13]_23 ),
        .\bk_backoff_counter_reg[0] (grp_start_backoff_be_fu_176_n_15),
        .\bk_backoff_counter_reg[1] (grp_start_backoff_bk_fu_189_n_53),
        .\bk_backoff_counter_reg[2] (grp_start_backoff_bk_fu_189_n_54),
        .\bk_backoff_counter_reg[3] (grp_start_backoff_bk_fu_189_n_55),
        .\bk_backoff_counter_reg[4] (grp_start_backoff_bk_fu_189_n_56),
        .\bk_backoff_counter_reg[5] (grp_start_backoff_bk_fu_189_n_57),
        .\bk_backoff_counter_reg[6] (grp_start_backoff_bk_fu_189_n_58),
        .\bk_backoff_counter_reg[7] (grp_start_backoff_bk_fu_189_n_59),
        .\bk_backoff_counter_reg[8] (grp_start_backoff_bk_fu_189_n_60),
        .\bk_backoff_counter_reg[9] (grp_start_backoff_bk_fu_189_n_61),
        .current_txop_holder_3_reg_382(current_txop_holder_3_reg_382),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_0_sp_1(grp_start_backoff_bk_fu_189_n_44),
        .current_txop_holder_i_1_sp_1(grp_start_backoff_bk_fu_189_n_46),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_CW_bk_o(grp_initial_edca_process_fu_240_CW_bk_o),
        .grp_initial_edca_process_fu_240_CW_bk_o_ap_vld(grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o[31:1]),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_slot_boundary_timing_fu_202_ap_done(grp_slot_boundary_timing_fu_202_ap_done),
        .grp_start_backoff_bk_fu_189_ap_start_reg(grp_start_backoff_bk_fu_189_ap_start_reg),
        .grp_start_backoff_bk_fu_189_invoke_reason(grp_start_backoff_bk_fu_189_invoke_reason),
        .grp_start_tx_fu_117_ap_done(grp_start_tx_fu_117_ap_done),
        .icmp_ln304_reg_374(icmp_ln304_reg_374),
        .\icmp_ln304_reg_374_reg[0] (grp_start_backoff_bk_fu_189_n_64),
        .icmp_ln305_reg_378(icmp_ln305_reg_378),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[0]_i_2 (grp_start_backoff_be_fu_176_n_44),
        .\rand_state_reg[0] (grp_start_backoff_bk_fu_189_n_51),
        .\rand_state_reg[0]_0 (grp_start_backoff_be_fu_176_n_42),
        .\rand_state_reg[10] (grp_start_backoff_vi_fu_163_n_52),
        .\rand_state_reg[10]_0 (grp_start_backoff_be_fu_176_n_54),
        .\rand_state_reg[11] (grp_start_backoff_vi_fu_163_n_53),
        .\rand_state_reg[11]_0 (grp_start_backoff_be_fu_176_n_55),
        .\rand_state_reg[12] (grp_start_backoff_vi_fu_163_n_54),
        .\rand_state_reg[12]_0 (grp_start_backoff_be_fu_176_n_56),
        .\rand_state_reg[13] (grp_start_backoff_vi_fu_163_n_55),
        .\rand_state_reg[13]_0 (grp_start_backoff_be_fu_176_n_57),
        .\rand_state_reg[14] (grp_start_backoff_vi_fu_163_n_56),
        .\rand_state_reg[14]_0 (grp_start_backoff_be_fu_176_n_58),
        .\rand_state_reg[15] (grp_start_backoff_vi_fu_163_n_57),
        .\rand_state_reg[15]_0 (grp_start_backoff_be_fu_176_n_59),
        .\rand_state_reg[16] (grp_start_backoff_vi_fu_163_n_58),
        .\rand_state_reg[16]_0 (grp_start_backoff_be_fu_176_n_60),
        .\rand_state_reg[17] (grp_start_backoff_vi_fu_163_n_59),
        .\rand_state_reg[17]_0 (grp_start_backoff_be_fu_176_n_61),
        .\rand_state_reg[18] (grp_start_backoff_vi_fu_163_n_60),
        .\rand_state_reg[18]_0 (grp_start_backoff_be_fu_176_n_62),
        .\rand_state_reg[19] (grp_start_backoff_vi_fu_163_n_61),
        .\rand_state_reg[19]_0 (grp_start_backoff_be_fu_176_n_63),
        .\rand_state_reg[1] (\rand_state_reg[0] ),
        .\rand_state_reg[1]_0 (grp_start_backoff_vi_fu_163_n_43),
        .\rand_state_reg[1]_1 (\ap_CS_fsm_reg[13]_9 ),
        .\rand_state_reg[1]_2 (grp_start_backoff_be_fu_176_n_45),
        .\rand_state_reg[20] (grp_start_backoff_vi_fu_163_n_62),
        .\rand_state_reg[20]_0 (grp_start_backoff_be_fu_176_n_64),
        .\rand_state_reg[21] (grp_start_backoff_vi_fu_163_n_63),
        .\rand_state_reg[21]_0 (grp_start_backoff_be_fu_176_n_65),
        .\rand_state_reg[22] (grp_start_backoff_vi_fu_163_n_64),
        .\rand_state_reg[22]_0 (grp_start_backoff_be_fu_176_n_66),
        .\rand_state_reg[23] (grp_start_backoff_vi_fu_163_n_65),
        .\rand_state_reg[23]_0 (grp_start_backoff_be_fu_176_n_67),
        .\rand_state_reg[24] (grp_start_backoff_vi_fu_163_n_66),
        .\rand_state_reg[24]_0 (grp_start_backoff_be_fu_176_n_68),
        .\rand_state_reg[25] (grp_start_backoff_vi_fu_163_n_67),
        .\rand_state_reg[25]_0 (grp_start_backoff_be_fu_176_n_69),
        .\rand_state_reg[26] (grp_start_backoff_vi_fu_163_n_68),
        .\rand_state_reg[26]_0 (grp_start_backoff_be_fu_176_n_70),
        .\rand_state_reg[27] (grp_start_backoff_vi_fu_163_n_69),
        .\rand_state_reg[27]_0 (grp_start_backoff_be_fu_176_n_71),
        .\rand_state_reg[28] (grp_start_backoff_vi_fu_163_n_70),
        .\rand_state_reg[28]_0 (grp_start_backoff_be_fu_176_n_72),
        .\rand_state_reg[29] (grp_start_backoff_vi_fu_163_n_71),
        .\rand_state_reg[29]_0 (grp_start_backoff_be_fu_176_n_73),
        .\rand_state_reg[2] (grp_start_backoff_vi_fu_163_n_44),
        .\rand_state_reg[2]_0 (grp_start_backoff_be_fu_176_n_46),
        .\rand_state_reg[30] (grp_start_backoff_vi_fu_163_n_72),
        .\rand_state_reg[30]_0 (grp_start_backoff_be_fu_176_n_74),
        .\rand_state_reg[31] (\rand_state_reg[31] [31:1]),
        .\rand_state_reg[31]_0 (grp_start_backoff_vi_fu_163_n_73),
        .\rand_state_reg[31]_1 (grp_start_backoff_be_fu_176_n_75),
        .\rand_state_reg[3] (grp_start_backoff_vi_fu_163_n_45),
        .\rand_state_reg[3]_0 (grp_start_backoff_be_fu_176_n_47),
        .\rand_state_reg[4] (grp_start_backoff_vi_fu_163_n_46),
        .\rand_state_reg[4]_0 (grp_start_backoff_be_fu_176_n_48),
        .\rand_state_reg[5] (grp_start_backoff_vi_fu_163_n_47),
        .\rand_state_reg[5]_0 (grp_start_backoff_be_fu_176_n_49),
        .\rand_state_reg[6] (grp_start_backoff_vi_fu_163_n_48),
        .\rand_state_reg[6]_0 (grp_start_backoff_be_fu_176_n_50),
        .\rand_state_reg[7] (grp_start_backoff_vi_fu_163_n_49),
        .\rand_state_reg[7]_0 (grp_start_backoff_be_fu_176_n_51),
        .\rand_state_reg[8] (grp_start_backoff_vi_fu_163_n_50),
        .\rand_state_reg[8]_0 (grp_start_backoff_be_fu_176_n_52),
        .\rand_state_reg[9] (grp_start_backoff_vi_fu_163_n_51),
        .\rand_state_reg[9]_0 (grp_start_backoff_be_fu_176_n_53),
        .tmp_4_reg_370(tmp_4_reg_370));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_bk_fu_189_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_bk_fu_189_n_1),
        .Q(grp_start_backoff_bk_fu_189_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi grp_start_backoff_vi_fu_163
       (.\CW_vi_reg[0] (Q[4:3]),
        .\CW_vi_reg[0]_0 (\CW_vi_reg[0] ),
        .\CW_vi_reg[9] (\CW_vi_reg[9] ),
        .D(D[0]),
        .E(E),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[10] (grp_start_backoff_be_fu_176_n_41),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_10 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_11 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_12 ),
        .\ap_CS_fsm_reg[2] (grp_start_backoff_vi_fu_163_rand_state_o_ap_vld),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm[7]_i_2__0_n_1 ),
        .\ap_CS_fsm_reg[8] (grp_start_backoff_vi_fu_163_n_1),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be[2]),
        .\available_spaces_be_reg[2] (grp_start_backoff_vi_fu_163_n_3),
        .\available_spaces_be_reg[2]_0 (grp_start_backoff_vi_fu_163_n_21),
        .\available_spaces_be_reg[2]_1 (grp_start_backoff_vi_fu_163_n_26),
        .\available_spaces_be_reg[2]_2 ({grp_start_backoff_vi_fu_163_n_27,ap_NS_fsm[10],grp_start_backoff_vi_fu_163_n_29,ap_NS_fsm[7]}),
        .\available_spaces_be_reg[2]_3 (\available_spaces_be_reg[2]_0 ),
        .\available_spaces_be_reg[2]_4 (\available_spaces_be_reg[2]_1 ),
        .\available_spaces_be_reg[2]_5 (\available_spaces_be_reg[2]_2 ),
        .\available_spaces_be_reg[2]_6 (\available_spaces_be_reg[2]_3 ),
        .\available_spaces_be_reg[2]_7 (\available_spaces_be_reg[2]_4 ),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_1 ),
        .\available_spaces_vi_reg[2]_1 (\available_spaces_vi_reg[2]_2 ),
        .\available_spaces_vi_reg[2]_2 (\available_spaces_vi_reg[2]_3 ),
        .\available_spaces_vi_reg[2]_3 (\available_spaces_vi_reg[2]_4 ),
        .\be_backoff_counter_reg[0] (grp_start_backoff_be_fu_176_n_27),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[1]_0 (grp_start_backoff_be_fu_176_n_32),
        .\be_backoff_counter_reg[1]_1 (\be_backoff_counter_reg[1]_0 ),
        .\be_backoff_counter_reg[1]_2 (\be_backoff_counter_reg[1]_1 ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[2]_0 (grp_start_backoff_be_fu_176_n_33),
        .\be_backoff_counter_reg[2]_1 (\be_backoff_counter_reg[2]_0 ),
        .\be_backoff_counter_reg[2]_2 (\be_backoff_counter_reg[2]_1 ),
        .\be_backoff_counter_reg[3] (grp_start_backoff_be_fu_176_n_34),
        .\be_backoff_counter_reg[3]_0 (\be_backoff_counter_reg[3]_0 ),
        .\be_backoff_counter_reg[3]_1 (\be_backoff_counter_reg[3]_1 ),
        .\be_backoff_counter_reg[4] (grp_start_backoff_be_fu_176_n_35),
        .\be_backoff_counter_reg[4]_0 (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[4]_1 (\be_backoff_counter_reg[4]_0 ),
        .\be_backoff_counter_reg[5] (grp_start_backoff_be_fu_176_n_36),
        .\be_backoff_counter_reg[5]_0 (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[5]_1 (\be_backoff_counter_reg[5]_0 ),
        .\be_backoff_counter_reg[6] (grp_start_backoff_be_fu_176_n_37),
        .\be_backoff_counter_reg[6]_0 (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[6]_1 (\be_backoff_counter_reg[6]_0 ),
        .\be_backoff_counter_reg[7] (grp_start_backoff_be_fu_176_n_38),
        .\be_backoff_counter_reg[7]_0 (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[7]_1 (\be_backoff_counter_reg[7]_0 ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[8]_0 (grp_start_backoff_be_fu_176_n_39),
        .\be_backoff_counter_reg[8]_1 (\be_backoff_counter_reg[8]_0 ),
        .\be_backoff_counter_reg[8]_2 (\be_backoff_counter_reg[8]_1 ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9]_0 ),
        .\be_backoff_counter_reg[9]_0 (grp_start_backoff_be_fu_176_n_40),
        .\be_backoff_counter_reg[9]_1 (\be_backoff_counter_reg[9]_1 ),
        .\be_backoff_counter_reg[9]_2 (\be_backoff_counter_reg[9]_2 ),
        .\be_backoff_counter_reg[9]_3 (\be_backoff_counter_reg[9]_3 ),
        .current_txop_holder_i(current_txop_holder_i[2:1]),
        .grp_initial_edca_process_fu_240_CW_vi_o(grp_initial_edca_process_fu_240_CW_vi_o),
        .grp_initial_edca_process_fu_240_CW_vi_o_ap_vld(grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o[0]),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_start_backoff_be_fu_176_ap_start_reg0(grp_start_backoff_be_fu_176_ap_start_reg0),
        .grp_start_backoff_vi_fu_163_ap_start_reg(grp_start_backoff_vi_fu_163_ap_start_reg),
        .grp_start_backoff_vi_fu_163_invoke_reason(grp_start_backoff_vi_fu_163_invoke_reason),
        .icmp_ln268_reg_350(icmp_ln268_reg_350),
        .icmp_ln269_reg_354(icmp_ln269_reg_354),
        .icmp_ln286_reg_362(icmp_ln286_reg_362),
        .\icmp_ln286_reg_362_reg[0] (grp_start_backoff_vi_fu_163_n_2),
        .\icmp_ln286_reg_362_reg[0]_0 (\be_backoff_counter_reg[9] ),
        .icmp_ln287_reg_366(icmp_ln287_reg_366),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state_reg[0] (\rand_state_reg[31] [0]),
        .\rand_state_reg[0]_0 (\rand_state_reg[0] ),
        .\rand_state_reg[0]_1 (grp_start_backoff_bk_fu_189_n_51),
        .\rand_state_reg[0]_2 (\ap_CS_fsm_reg[13]_9 ),
        .\rand_state_reg[0]_3 (grp_backoff_vo_fu_151_n_19),
        .\rand_state_reg[10] (grp_start_backoff_vi_fu_163_n_52),
        .\rand_state_reg[10]_0 (grp_backoff_vo_fu_151_n_29),
        .\rand_state_reg[11] (grp_start_backoff_vi_fu_163_n_53),
        .\rand_state_reg[11]_0 (grp_backoff_vo_fu_151_n_30),
        .\rand_state_reg[12] (grp_start_backoff_vi_fu_163_n_54),
        .\rand_state_reg[12]_0 (grp_backoff_vo_fu_151_n_31),
        .\rand_state_reg[13] (grp_start_backoff_vi_fu_163_n_55),
        .\rand_state_reg[13]_0 (grp_backoff_vo_fu_151_n_32),
        .\rand_state_reg[14] (grp_start_backoff_vi_fu_163_n_56),
        .\rand_state_reg[14]_0 (grp_backoff_vo_fu_151_n_33),
        .\rand_state_reg[15] (grp_start_backoff_vi_fu_163_n_57),
        .\rand_state_reg[15]_0 (grp_backoff_vo_fu_151_n_34),
        .\rand_state_reg[16] (grp_start_backoff_vi_fu_163_n_58),
        .\rand_state_reg[16]_0 (grp_backoff_vo_fu_151_n_35),
        .\rand_state_reg[17] (grp_start_backoff_vi_fu_163_n_59),
        .\rand_state_reg[17]_0 (grp_backoff_vo_fu_151_n_36),
        .\rand_state_reg[18] (grp_start_backoff_vi_fu_163_n_60),
        .\rand_state_reg[18]_0 (grp_backoff_vo_fu_151_n_37),
        .\rand_state_reg[19] (grp_start_backoff_vi_fu_163_n_61),
        .\rand_state_reg[19]_0 (grp_backoff_vo_fu_151_n_38),
        .\rand_state_reg[1] (grp_start_backoff_vi_fu_163_n_43),
        .\rand_state_reg[1]_0 (grp_backoff_vo_fu_151_n_20),
        .\rand_state_reg[20] (grp_start_backoff_vi_fu_163_n_62),
        .\rand_state_reg[20]_0 (grp_backoff_vo_fu_151_n_39),
        .\rand_state_reg[21] (grp_start_backoff_vi_fu_163_n_63),
        .\rand_state_reg[21]_0 (grp_backoff_vo_fu_151_n_40),
        .\rand_state_reg[22] (grp_start_backoff_vi_fu_163_n_64),
        .\rand_state_reg[22]_0 (grp_backoff_vo_fu_151_n_41),
        .\rand_state_reg[23] (grp_start_backoff_vi_fu_163_n_65),
        .\rand_state_reg[23]_0 (grp_backoff_vo_fu_151_n_42),
        .\rand_state_reg[24] (grp_start_backoff_vi_fu_163_n_66),
        .\rand_state_reg[24]_0 (grp_backoff_vo_fu_151_n_43),
        .\rand_state_reg[25] (grp_start_backoff_vi_fu_163_n_67),
        .\rand_state_reg[25]_0 (grp_backoff_vo_fu_151_n_44),
        .\rand_state_reg[26] (grp_start_backoff_vi_fu_163_n_68),
        .\rand_state_reg[26]_0 (grp_backoff_vo_fu_151_n_45),
        .\rand_state_reg[27] (grp_start_backoff_vi_fu_163_n_69),
        .\rand_state_reg[27]_0 (grp_backoff_vo_fu_151_n_46),
        .\rand_state_reg[28] (grp_start_backoff_vi_fu_163_n_70),
        .\rand_state_reg[28]_0 (grp_backoff_vo_fu_151_n_47),
        .\rand_state_reg[29] (grp_start_backoff_vi_fu_163_n_71),
        .\rand_state_reg[29]_0 (grp_backoff_vo_fu_151_n_48),
        .\rand_state_reg[2] (grp_start_backoff_vi_fu_163_n_44),
        .\rand_state_reg[2]_0 (grp_backoff_vo_fu_151_n_21),
        .\rand_state_reg[30] (grp_start_backoff_vi_fu_163_n_72),
        .\rand_state_reg[30]_0 (grp_backoff_vo_fu_151_n_49),
        .\rand_state_reg[31] (grp_start_backoff_vi_fu_163_n_73),
        .\rand_state_reg[31]_0 (grp_start_backoff_bk_fu_189_n_64),
        .\rand_state_reg[31]_1 (grp_backoff_vo_fu_151_n_50),
        .\rand_state_reg[3] (grp_start_backoff_vi_fu_163_n_45),
        .\rand_state_reg[3]_0 (grp_backoff_vo_fu_151_n_22),
        .\rand_state_reg[4] (grp_start_backoff_vi_fu_163_n_46),
        .\rand_state_reg[4]_0 (grp_backoff_vo_fu_151_n_23),
        .\rand_state_reg[5] (grp_start_backoff_vi_fu_163_n_47),
        .\rand_state_reg[5]_0 (grp_backoff_vo_fu_151_n_24),
        .\rand_state_reg[6] (grp_start_backoff_vi_fu_163_n_48),
        .\rand_state_reg[6]_0 (grp_backoff_vo_fu_151_n_25),
        .\rand_state_reg[7] (grp_start_backoff_vi_fu_163_n_49),
        .\rand_state_reg[7]_0 (grp_backoff_vo_fu_151_n_26),
        .\rand_state_reg[8] (grp_start_backoff_vi_fu_163_n_50),
        .\rand_state_reg[8]_0 (grp_backoff_vo_fu_151_n_27),
        .\rand_state_reg[9] (grp_start_backoff_vi_fu_163_n_51),
        .\rand_state_reg[9]_0 (grp_backoff_vo_fu_151_n_28),
        .tmp_2_reg_358(tmp_2_reg_358),
        .tmp_reg_346(tmp_reg_346),
        .\vi_backoff_counter[9]_i_5 (\vi_backoff_counter[9]_i_13_n_1 ),
        .\vi_backoff_counter[9]_i_7 (\icmp_ln268_reg_350_reg[0]_0 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter[9]_i_8_n_1 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[1]_0 (\vi_backoff_counter_reg[1]_0 ),
        .\vi_backoff_counter_reg[1]_1 (\vi_backoff_counter_reg[1]_1 ),
        .\vi_backoff_counter_reg[1]_2 (\vi_backoff_counter_reg[1]_2 ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[2]_0 (\vi_backoff_counter_reg[2]_0 ),
        .\vi_backoff_counter_reg[2]_1 (\vi_backoff_counter_reg[2]_1 ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3]_0 ),
        .\vi_backoff_counter_reg[3]_0 (\vi_backoff_counter_reg[3]_1 ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[4]_0 (\vi_backoff_counter_reg[4]_0 ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[5]_0 (\vi_backoff_counter_reg[5]_0 ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[6]_0 (\vi_backoff_counter_reg[6]_0 ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[7]_0 (\vi_backoff_counter_reg[7]_0 ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[8]_0 (\vi_backoff_counter_reg[8]_0 ),
        .\vi_backoff_counter_reg[8]_1 (\vi_backoff_counter_reg[8]_1 ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9]_0 ),
        .\vi_backoff_counter_reg[9]_1 (\vi_backoff_counter_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_backoff_vi_fu_163_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_1),
        .Q(grp_start_backoff_vi_fu_163_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx grp_start_tx_fu_117
       (.ADDRARDADDR(ADDRARDADDR),
        .D(grp_phy_txend_confirm_fu_292_ap_done),
        .O(\mul_ln127_reg_1242_reg[-1111111105] [1:0]),
        .Q(Q),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[13]_10 (\ap_CS_fsm_reg[13]_19 ),
        .\ap_CS_fsm_reg[13]_11 (\ap_CS_fsm_reg[13]_20 ),
        .\ap_CS_fsm_reg[13]_2 (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[13]_3 (\ap_CS_fsm_reg[13]_4 ),
        .\ap_CS_fsm_reg[13]_4 (\ap_CS_fsm_reg[13]_5 ),
        .\ap_CS_fsm_reg[13]_5 (\ap_CS_fsm_reg[13]_6 ),
        .\ap_CS_fsm_reg[13]_6 (\ap_CS_fsm_reg[13]_7 ),
        .\ap_CS_fsm_reg[13]_7 (\ap_CS_fsm_reg[13]_16 ),
        .\ap_CS_fsm_reg[13]_8 (\ap_CS_fsm_reg[13]_17 ),
        .\ap_CS_fsm_reg[13]_9 (\ap_CS_fsm_reg[13]_18 ),
        .\ap_CS_fsm_reg[16] (grp_start_tx_fu_117_n_97),
        .\ap_CS_fsm_reg[17] (grp_start_tx_fu_117_n_36),
        .\ap_CS_fsm_reg[1]_0 (grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[5] (grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[5]_4 (\ap_CS_fsm_reg[5]_4 ),
        .\ap_CS_fsm_reg[5]_5 (\ap_CS_fsm_reg[5]_5 ),
        .\ap_CS_fsm_reg[5]_6 (\ap_CS_fsm_reg[5]_6 ),
        .\ap_CS_fsm_reg[5]_7 (\ap_CS_fsm_reg[5]_7 ),
        .\ap_CS_fsm_reg[7] (grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[0] (\available_spaces_be_reg[0] ),
        .\available_spaces_be_reg[0]_0 (\available_spaces_be_reg[0]_0 ),
        .\available_spaces_be_reg[2] (\available_spaces_be_reg[2] ),
        .\available_spaces_be_s_reg_1114_reg[0] (\available_spaces_be_s_reg_1114_reg[0] ),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[0] (\available_spaces_bk_reg[0] ),
        .\available_spaces_bk_reg[1] (\available_spaces_bk_reg[1] ),
        .\available_spaces_bk_reg[1]_0 (\available_spaces_bk_reg[1]_0 ),
        .\available_spaces_bk_reg[2] (\available_spaces_bk_reg[2] ),
        .\available_spaces_bk_reg[2]_0 (\available_spaces_bk_reg[2]_1 ),
        .\available_spaces_bk_reg[2]_1 (\available_spaces_bk_reg[2]_2 ),
        .\available_spaces_bk_s_reg_1103_reg[0] (\available_spaces_bk_s_reg_1103_reg[0] ),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[0] (\available_spaces_vi_reg[0] ),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_5 ),
        .\available_spaces_vi_s_reg_1125_reg[0] (\available_spaces_vi_s_reg_1125_reg[0] ),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo_reg[0] (\available_spaces_vo_reg[0] ),
        .\available_spaces_vo_reg[2] (\available_spaces_vo_reg[2] ),
        .\available_spaces_vo_reg[2]_0 (\available_spaces_vo_reg[2]_0 ),
        .\available_spaces_vo_s_reg_1136_reg[0] (\available_spaces_vo_s_reg_1136_reg[0] ),
        .\bk1_0_reg_340_reg[6] (\bk1_0_reg_340_reg[6] ),
        .current_txop_holder_3_reg_382(current_txop_holder_3_reg_382),
        .current_txop_holder_o(current_txop_holder_o[2:1]),
        .\current_txop_holder_o[1]_0 (current_txop_holder_o_1_sn_1),
        .\current_txop_holder_o[2] (current_txop_holder_o_2_sn_1),
        .current_txop_holder_o_1_sp_1(grp_backoff_vo_fu_151_n_12),
        .grp_initial_edca_process_fu_240_available_spaces_be_o(grp_initial_edca_process_fu_240_available_spaces_be_o),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o(grp_initial_edca_process_fu_240_available_spaces_bk_o),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o(grp_initial_edca_process_fu_240_available_spaces_vi_o),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o(grp_initial_edca_process_fu_240_available_spaces_vo_o),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_phy_txend_confirm_fu_292_ap_start_reg(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .grp_phy_txend_confirm_fu_292_ap_start_reg0(grp_phy_txend_confirm_fu_292_ap_start_reg0),
        .grp_phy_txend_confirm_fu_292_ap_start_reg_reg({ap_CS_fsm_state17,ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state9,\ap_CS_fsm_reg_n_1_[0] }),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_start_tx_fu_117_ap_done(grp_start_tx_fu_117_ap_done),
        .grp_start_tx_fu_117_ap_start_reg(grp_start_tx_fu_117_ap_start_reg),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .\idle_waited_0_reg_107_reg[0] (\idle_waited_0_reg_107_reg[0]_0 ),
        .mac_frame_we0(mac_frame_we0),
        .mac_frame_we0_0(mac_frame_we0_0),
        .mac_frame_we0_1(mac_frame_we0_1),
        .\mul_ln127_reg_1242_reg[-1111111105] (\mul_ln127_reg_1242_reg[-1111111105] [4:2]),
        .\mul_ln140_reg_1234_reg[-1111111105] (\mul_ln140_reg_1234_reg[-1111111105] [2:1]),
        .\mul_ln140_reg_1234_reg[-1111111106] (\mul_ln140_reg_1234_reg[-1111111105] [0]),
        .\mul_ln153_reg_1226_reg[-1111111105] (\mul_ln153_reg_1226_reg[-1111111105] [3:2]),
        .\mul_ln153_reg_1226_reg[-1111111106] (\mul_ln153_reg_1226_reg[-1111111105] [1:0]),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(ram_reg_5),
        .ram_reg_6(ram_reg_6),
        .ram_reg_7(ram_reg_7),
        .ram_reg_8(ram_reg_8),
        .ram_reg_9(ram_reg_9),
        .ram_reg_i_33(ram_reg_i_33),
        .ram_reg_i_37(ram_reg_i_37),
        .\read_pointer_be_load_reg_1196_reg[0] (\read_pointer_be_load_reg_1196_reg[0] ),
        .\read_pointer_be_reg[0] (\read_pointer_be_reg[0] ),
        .\read_pointer_be_reg[1] (\read_pointer_be_reg[1] ),
        .\read_pointer_bk_load_reg_1191_reg[0] (\read_pointer_bk_load_reg_1191_reg[0] ),
        .\read_pointer_bk_reg[0] (\read_pointer_bk_reg[0] ),
        .\read_pointer_bk_reg[1] (\read_pointer_bk_reg[1] ),
        .\read_pointer_vi_load_reg_1201_reg[0] (\read_pointer_vi_load_reg_1201_reg[0] ),
        .\read_pointer_vi_reg[0] (\read_pointer_vi_reg[0] ),
        .\read_pointer_vi_reg[1] (\read_pointer_vi_reg[1] ),
        .\read_pointer_vi_reg[1]_0 (\read_pointer_vi_reg[1]_0 ),
        .\read_pointer_vo_load_reg_1206_reg[0] (\read_pointer_vo_load_reg_1206_reg[0] ),
        .\read_pointer_vo_reg[0] (\read_pointer_vo_reg[0] ),
        .\read_pointer_vo_reg[0]_0 (\read_pointer_vo_reg[0]_0 ),
        .\vo_0_reg_260_reg[6] (\vo_0_reg_260_reg[6] ),
        .write_pointer_be(write_pointer_be),
        .\write_pointer_be_reg[1] (\write_pointer_be_reg[1] ),
        .write_pointer_bk(write_pointer_bk),
        .\write_pointer_bk_reg[1] (\write_pointer_bk_reg[1] ),
        .\write_pointer_bk_reg[1]_0 (current_txop_holder_o_ap_vld_INST_0_i_3_n_1),
        .write_pointer_vi(write_pointer_vi),
        .\write_pointer_vi_reg[1] (\write_pointer_vi_reg[1] ),
        .write_pointer_vo(write_pointer_vo),
        .\write_pointer_vo_reg[1] (\write_pointer_vo_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_tx_fu_117_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_tx_fu_117_n_36),
        .Q(grp_start_tx_fu_117_ap_start_reg),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln268_reg_350[0]_i_1 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(ap_CS_fsm_state6),
        .I2(available_spaces_vi[2]),
        .I3(icmp_ln268_reg_350),
        .O(\icmp_ln268_reg_350[0]_i_1_n_1 ));
  FDRE \icmp_ln268_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln268_reg_350[0]_i_1_n_1 ),
        .Q(icmp_ln268_reg_350),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h07FF0700)) 
    \icmp_ln269_reg_354[0]_i_1 
       (.I0(current_txop_holder_i[1]),
        .I1(current_txop_holder_i[0]),
        .I2(current_txop_holder_i[2]),
        .I3(\ap_CS_fsm[7]_i_2__0_n_1 ),
        .I4(icmp_ln269_reg_354),
        .O(\icmp_ln269_reg_354[0]_i_1_n_1 ));
  FDRE \icmp_ln269_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln269_reg_354[0]_i_1_n_1 ),
        .Q(icmp_ln269_reg_354),
        .R(1'b0));
  FDRE \icmp_ln286_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_2),
        .Q(icmp_ln286_reg_362),
        .R(1'b0));
  FDRE \icmp_ln287_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_26),
        .Q(icmp_ln287_reg_366),
        .R(1'b0));
  FDRE \icmp_ln304_reg_374_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_176_n_2),
        .Q(icmp_ln304_reg_374),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \icmp_ln304_reg_376[0]_i_2 
       (.I0(\ap_CS_fsm_reg[13]_23 [9]),
        .I1(\bk_backoff_counter_reg[3]_0 ),
        .I2(\ap_CS_fsm_reg[13]_23 [6]),
        .I3(\ap_CS_fsm_reg[13]_23 [7]),
        .I4(\ap_CS_fsm_reg[13]_23 [8]),
        .O(\bk_backoff_counter_reg[9] ));
  FDRE \icmp_ln305_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_176_n_31),
        .Q(icmp_ln305_reg_378),
        .R(1'b0));
  FDRE \idle_waited_0_reg_107_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_n_2),
        .Q(idle_waited_0_reg_107),
        .R(1'b0));
  FDRE \idle_waited_reg_341_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_n_4),
        .Q(idle_waited_reg_341),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rand_state[31]_i_14 
       (.I0(icmp_ln286_reg_362),
        .I1(tmp_2_reg_358),
        .I2(ap_CS_fsm_state11),
        .O(\rand_state[31]_i_14_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \rand_state[31]_i_15 
       (.I0(icmp_ln304_reg_374),
        .I1(tmp_4_reg_370),
        .I2(ap_CS_fsm_state14),
        .O(\rand_state[31]_i_15_n_1 ));
  FDRE \tmp_2_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_vi_fu_163_n_3),
        .Q(tmp_2_reg_358),
        .R(1'b0));
  FDRE \tmp_4_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_176_n_3),
        .Q(tmp_4_reg_370),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_346[0]_i_1 
       (.I0(available_spaces_vi[2]),
        .I1(ap_CS_fsm_state6),
        .I2(tmp_reg_346),
        .O(\tmp_reg_346[0]_i_1_n_1 ));
  FDRE \tmp_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_reg_346[0]_i_1_n_1 ),
        .Q(tmp_reg_346),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \vi_backoff_counter[9]_i_13 
       (.I0(icmp_ln268_reg_350),
        .I1(tmp_reg_346),
        .I2(ap_CS_fsm_state8),
        .O(\vi_backoff_counter[9]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \vi_backoff_counter[9]_i_8 
       (.I0(icmp_ln268_fu_233_p2),
        .I1(available_spaces_vi[2]),
        .I2(ap_CS_fsm_state6),
        .O(\vi_backoff_counter[9]_i_8_n_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen
   (Q,
    \ap_CS_fsm_reg[8]_0 ,
    \icmp_ln286_reg_362_reg[0] ,
    \available_spaces_be_reg[2] ,
    D,
    \vi_backoff_counter_reg[1] ,
    \ap_CS_fsm_reg[13]_0 ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[9] ,
    \available_spaces_be_reg[2]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1] ,
    \available_spaces_be_reg[2]_1 ,
    \available_spaces_be_reg[2]_2 ,
    \available_spaces_be_reg[2]_3 ,
    \available_spaces_be_reg[2]_4 ,
    \available_spaces_be_reg[2]_5 ,
    \available_spaces_be_reg[2]_6 ,
    \available_spaces_be_reg[2]_7 ,
    \available_spaces_vi_reg[2] ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_vi_reg[2]_1 ,
    \available_spaces_vi_reg[2]_2 ,
    \available_spaces_vi_reg[2]_3 ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \rand_state_reg[1] ,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31] ,
    grp_start_backoff_vi_fu_163_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    \ap_CS_fsm_reg[10]_0 ,
    grp_start_backoff_vi_fu_163_ap_start_reg,
    icmp_ln286_reg_362,
    available_spaces_be,
    \icmp_ln286_reg_362_reg[0]_0 ,
    tmp_2_reg_358,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    \rand_state_reg[0]_2 ,
    grp_initial_edca_process_fu_240_rand_state_o,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[1]_0 ,
    \vi_backoff_counter_reg[1]_1 ,
    \vi_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[2]_0 ,
    \vi_backoff_counter_reg[2]_1 ,
    \vi_backoff_counter_reg[8]_0 ,
    \vi_backoff_counter_reg[8]_1 ,
    \vi_backoff_counter_reg[9]_0 ,
    \vi_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_0 ,
    \be_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_2 ,
    \be_backoff_counter_reg[9]_3 ,
    \be_backoff_counter_reg[8]_0 ,
    \be_backoff_counter_reg[8]_1 ,
    \be_backoff_counter_reg[8]_2 ,
    \be_backoff_counter_reg[2]_0 ,
    \be_backoff_counter_reg[2]_1 ,
    \be_backoff_counter_reg[2]_2 ,
    \be_backoff_counter_reg[1]_0 ,
    \be_backoff_counter_reg[1]_1 ,
    \be_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[0]_0 ,
    \be_backoff_counter_reg[0] ,
    icmp_ln287_reg_366,
    current_txop_holder_i,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[7]_0 ,
    \be_backoff_counter_reg[7]_1 ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[6]_0 ,
    \be_backoff_counter_reg[6]_1 ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[5]_0 ,
    \be_backoff_counter_reg[5]_1 ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[4]_0 ,
    \be_backoff_counter_reg[4]_1 ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[3]_0 ,
    \be_backoff_counter_reg[3]_1 ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[3]_0 ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[4]_0 ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[5]_0 ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[6]_0 ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[7]_0 ,
    \vi_backoff_counter[9]_i_7 ,
    \rand_state_reg[0]_3 ,
    \rand_state_reg[31]_0 ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31]_1 ,
    \vi_backoff_counter[9]_i_5_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    grp_start_backoff_be_fu_176_ap_start_reg0,
    tmp_reg_346,
    icmp_ln268_reg_350,
    \divisor0_reg[9] );
  output [0:0]Q;
  output \ap_CS_fsm_reg[8]_0 ;
  output \icmp_ln286_reg_362_reg[0] ;
  output \available_spaces_be_reg[2] ;
  output [0:0]D;
  output \vi_backoff_counter_reg[1] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output \be_backoff_counter_reg[9] ;
  output \available_spaces_be_reg[2]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[1] ;
  output \available_spaces_be_reg[2]_1 ;
  output [3:0]\available_spaces_be_reg[2]_2 ;
  output \available_spaces_be_reg[2]_3 ;
  output \available_spaces_be_reg[2]_4 ;
  output \available_spaces_be_reg[2]_5 ;
  output \available_spaces_be_reg[2]_6 ;
  output \available_spaces_be_reg[2]_7 ;
  output \available_spaces_vi_reg[2] ;
  output \available_spaces_vi_reg[2]_0 ;
  output \available_spaces_vi_reg[2]_1 ;
  output \available_spaces_vi_reg[2]_2 ;
  output \available_spaces_vi_reg[2]_3 ;
  output [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  output \rand_state_reg[1] ;
  output \rand_state_reg[2] ;
  output \rand_state_reg[3] ;
  output \rand_state_reg[4] ;
  output \rand_state_reg[5] ;
  output \rand_state_reg[6] ;
  output \rand_state_reg[7] ;
  output \rand_state_reg[8] ;
  output \rand_state_reg[9] ;
  output \rand_state_reg[10] ;
  output \rand_state_reg[11] ;
  output \rand_state_reg[12] ;
  output \rand_state_reg[13] ;
  output \rand_state_reg[14] ;
  output \rand_state_reg[15] ;
  output \rand_state_reg[16] ;
  output \rand_state_reg[17] ;
  output \rand_state_reg[18] ;
  output \rand_state_reg[19] ;
  output \rand_state_reg[20] ;
  output \rand_state_reg[21] ;
  output \rand_state_reg[22] ;
  output \rand_state_reg[23] ;
  output \rand_state_reg[24] ;
  output \rand_state_reg[25] ;
  output \rand_state_reg[26] ;
  output \rand_state_reg[27] ;
  output \rand_state_reg[28] ;
  output \rand_state_reg[29] ;
  output \rand_state_reg[30] ;
  output \rand_state_reg[31] ;
  output [1:0]grp_start_backoff_vi_fu_163_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [4:0]\ap_CS_fsm_reg[10]_0 ;
  input grp_start_backoff_vi_fu_163_ap_start_reg;
  input icmp_ln286_reg_362;
  input [0:0]available_spaces_be;
  input \icmp_ln286_reg_362_reg[0]_0 ;
  input tmp_2_reg_358;
  input [0:0]\rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input \rand_state_reg[0]_2 ;
  input [0:0]grp_initial_edca_process_fu_240_rand_state_o;
  input \vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[1]_0 ;
  input \vi_backoff_counter_reg[1]_1 ;
  input \vi_backoff_counter_reg[1]_2 ;
  input \vi_backoff_counter_reg[2]_0 ;
  input \vi_backoff_counter_reg[2]_1 ;
  input \vi_backoff_counter_reg[8]_0 ;
  input \vi_backoff_counter_reg[8]_1 ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \vi_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_0 ;
  input \be_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_2 ;
  input \be_backoff_counter_reg[9]_3 ;
  input \be_backoff_counter_reg[8]_0 ;
  input \be_backoff_counter_reg[8]_1 ;
  input \be_backoff_counter_reg[8]_2 ;
  input \be_backoff_counter_reg[2]_0 ;
  input \be_backoff_counter_reg[2]_1 ;
  input \be_backoff_counter_reg[2]_2 ;
  input \be_backoff_counter_reg[1]_0 ;
  input \be_backoff_counter_reg[1]_1 ;
  input \be_backoff_counter_reg[1]_2 ;
  input [0:0]\vi_backoff_counter_reg[0]_0 ;
  input \be_backoff_counter_reg[0] ;
  input icmp_ln287_reg_366;
  input [1:0]current_txop_holder_i;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[7]_0 ;
  input \be_backoff_counter_reg[7]_1 ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[6]_0 ;
  input \be_backoff_counter_reg[6]_1 ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[5]_0 ;
  input \be_backoff_counter_reg[5]_1 ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[4]_0 ;
  input \be_backoff_counter_reg[4]_1 ;
  input \be_backoff_counter_reg[3] ;
  input \be_backoff_counter_reg[3]_0 ;
  input \be_backoff_counter_reg[3]_1 ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[3]_0 ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[4]_0 ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[5]_0 ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[6]_0 ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[7]_0 ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \rand_state_reg[0]_3 ;
  input \rand_state_reg[31]_0 ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31]_1 ;
  input \vi_backoff_counter[9]_i_5_0 ;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input \ap_CS_fsm_reg[7]_0 ;
  input \ap_CS_fsm_reg[10]_1 ;
  input grp_start_backoff_be_fu_176_ap_start_reg0;
  input tmp_reg_346;
  input icmp_ln268_reg_350;
  input [8:0]\divisor0_reg[9] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__7_n_1 ;
  wire \ap_CS_fsm[1]_i_3__4_n_1 ;
  wire \ap_CS_fsm[1]_i_4__4_n_1 ;
  wire \ap_CS_fsm[1]_i_5__4_n_1 ;
  wire \ap_CS_fsm[1]_i_6__4_n_1 ;
  wire \ap_CS_fsm[1]_i_7__4_n_1 ;
  wire \ap_CS_fsm[1]_i_8__4_n_1 ;
  wire \ap_CS_fsm[7]_i_3__0_n_1 ;
  wire [4:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_state8_on_subcall_done;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_be;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_reg[2]_1 ;
  wire [3:0]\available_spaces_be_reg[2]_2 ;
  wire \available_spaces_be_reg[2]_3 ;
  wire \available_spaces_be_reg[2]_4 ;
  wire \available_spaces_be_reg[2]_5 ;
  wire \available_spaces_be_reg[2]_6 ;
  wire \available_spaces_be_reg[2]_7 ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_reg[2]_2 ;
  wire \available_spaces_vi_reg[2]_3 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[1]_1 ;
  wire \be_backoff_counter_reg[1]_2 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[2]_0 ;
  wire \be_backoff_counter_reg[2]_1 ;
  wire \be_backoff_counter_reg[2]_2 ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[3]_0 ;
  wire \be_backoff_counter_reg[3]_1 ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[4]_0 ;
  wire \be_backoff_counter_reg[4]_1 ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[5]_0 ;
  wire \be_backoff_counter_reg[5]_1 ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[6]_0 ;
  wire \be_backoff_counter_reg[6]_1 ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[7]_0 ;
  wire \be_backoff_counter_reg[7]_1 ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[8]_0 ;
  wire \be_backoff_counter_reg[8]_1 ;
  wire \be_backoff_counter_reg[8]_2 ;
  wire \be_backoff_counter_reg[9] ;
  wire \be_backoff_counter_reg[9]_0 ;
  wire \be_backoff_counter_reg[9]_1 ;
  wire \be_backoff_counter_reg[9]_2 ;
  wire \be_backoff_counter_reg[9]_3 ;
  wire [1:0]current_txop_holder_i;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire [0:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_start_backoff_be_fu_176_ap_start_reg0;
  wire grp_start_backoff_vi_fu_163_ap_ready;
  wire grp_start_backoff_vi_fu_163_ap_start_reg;
  wire [1:0]grp_start_backoff_vi_fu_163_ap_start_reg_reg;
  wire [0:0]high_2_reg_166;
  wire icmp_ln268_reg_350;
  wire icmp_ln286_reg_362;
  wire \icmp_ln286_reg_362_reg[0] ;
  wire \icmp_ln286_reg_362_reg[0]_0 ;
  wire icmp_ln287_reg_366;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_2_n_1 ;
  wire \rand_state[31]_i_19_n_1 ;
  wire \rand_state[31]_i_20_n_1 ;
  wire [0:0]\rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire \rand_state_reg[0]_2 ;
  wire \rand_state_reg[0]_3 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[31]_1 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_2_reg_358;
  wire tmp_reg_346;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__2_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire \vi_backoff_counter[9]_i_5_0 ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter[9]_i_9_n_1 ;
  wire \vi_backoff_counter_reg[0] ;
  wire [0:0]\vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[1]_0 ;
  wire \vi_backoff_counter_reg[1]_1 ;
  wire \vi_backoff_counter_reg[1]_2 ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[2]_0 ;
  wire \vi_backoff_counter_reg[2]_1 ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[3]_0 ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[4]_0 ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[5]_0 ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[6]_0 ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[7]_0 ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[8]_0 ;
  wire \vi_backoff_counter_reg[8]_1 ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vi_backoff_counter_reg[9]_1 ;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(\ap_CS_fsm_reg[1]_0 [0]),
        .O(grp_start_backoff_vi_fu_163_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \ap_CS_fsm[10]_i_1__2 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 ),
        .I1(available_spaces_be),
        .I2(ap_block_state8_on_subcall_done),
        .I3(\ap_CS_fsm_reg[10]_1 ),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .I5(grp_start_backoff_be_fu_176_ap_start_reg0),
        .O(\available_spaces_be_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[11]_i_1__4 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(current_txop_holder_i[0]),
        .I4(current_txop_holder_i[1]),
        .O(\available_spaces_be_reg[2]_2 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(\ap_CS_fsm_reg[10]_0 [2]),
        .I1(tmp_reg_346),
        .I2(icmp_ln268_reg_350),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_start_backoff_vi_fu_163_ap_ready),
        .O(ap_block_state8_on_subcall_done));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_vi_fu_163_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(\ap_CS_fsm[1]_i_2__7_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__4_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__4_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__4_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__7 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__4 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__4 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__4 
       (.I0(\ap_CS_fsm[1]_i_6__4_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__4_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__4_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__4 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__4 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__4 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(\ap_CS_fsm_reg[10]_0 [0]),
        .I2(\ap_CS_fsm[7]_i_3__0_n_1 ),
        .I3(\ap_CS_fsm_reg[10]_0 [2]),
        .I4(\ap_CS_fsm_reg[10]_0 [1]),
        .I5(\ap_CS_fsm_reg[10]_0 [3]),
        .O(\available_spaces_be_reg[2]_2 [0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[7]_i_3__0 
       (.I0(grp_start_backoff_vi_fu_163_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I3(icmp_ln268_reg_350),
        .I4(tmp_reg_346),
        .O(\ap_CS_fsm[7]_i_3__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    \ap_CS_fsm[9]_i_1__4 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(current_txop_holder_i[0]),
        .I4(current_txop_holder_i[1]),
        .O(\available_spaces_be_reg[2]_2 [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \be_backoff_counter[1]_i_2 
       (.I0(\be_backoff_counter_reg[1]_0 ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_1 ),
        .I3(\be_backoff_counter_reg[1]_1 ),
        .I4(\be_backoff_counter_reg[9]_2 ),
        .I5(\be_backoff_counter_reg[1]_2 ),
        .O(\be_backoff_counter_reg[1] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \be_backoff_counter[2]_i_2 
       (.I0(\be_backoff_counter_reg[2]_0 ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_1 ),
        .I3(\be_backoff_counter_reg[2]_1 ),
        .I4(\be_backoff_counter_reg[9]_2 ),
        .I5(\be_backoff_counter_reg[2]_2 ),
        .O(\be_backoff_counter_reg[2] ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \be_backoff_counter[3]_i_2 
       (.I0(\available_spaces_be_reg[2]_0 ),
        .I1(\be_backoff_counter_reg[9]_2 ),
        .I2(\be_backoff_counter_reg[3] ),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(\be_backoff_counter_reg[3]_0 ),
        .I5(\be_backoff_counter_reg[3]_1 ),
        .O(\available_spaces_be_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \be_backoff_counter[4]_i_2 
       (.I0(\available_spaces_be_reg[2]_0 ),
        .I1(\be_backoff_counter_reg[9]_2 ),
        .I2(\be_backoff_counter_reg[4] ),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(\be_backoff_counter_reg[4]_0 ),
        .I5(\be_backoff_counter_reg[4]_1 ),
        .O(\available_spaces_be_reg[2]_6 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \be_backoff_counter[5]_i_2 
       (.I0(\available_spaces_be_reg[2]_0 ),
        .I1(\be_backoff_counter_reg[9]_2 ),
        .I2(\be_backoff_counter_reg[5] ),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(\be_backoff_counter_reg[5]_0 ),
        .I5(\be_backoff_counter_reg[5]_1 ),
        .O(\available_spaces_be_reg[2]_5 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \be_backoff_counter[6]_i_2 
       (.I0(\available_spaces_be_reg[2]_0 ),
        .I1(\be_backoff_counter_reg[9]_2 ),
        .I2(\be_backoff_counter_reg[6] ),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(\be_backoff_counter_reg[6]_0 ),
        .I5(\be_backoff_counter_reg[6]_1 ),
        .O(\available_spaces_be_reg[2]_4 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \be_backoff_counter[7]_i_2 
       (.I0(\available_spaces_be_reg[2]_0 ),
        .I1(\be_backoff_counter_reg[9]_2 ),
        .I2(\be_backoff_counter_reg[7] ),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(\be_backoff_counter_reg[7]_0 ),
        .I5(\be_backoff_counter_reg[7]_1 ),
        .O(\available_spaces_be_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \be_backoff_counter[8]_i_2 
       (.I0(\be_backoff_counter_reg[8]_0 ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_1 ),
        .I3(\be_backoff_counter_reg[8]_1 ),
        .I4(\be_backoff_counter_reg[9]_2 ),
        .I5(\be_backoff_counter_reg[8]_2 ),
        .O(\be_backoff_counter_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \be_backoff_counter[9]_i_5 
       (.I0(\vi_backoff_counter_reg[0]_0 ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\be_backoff_counter_reg[0] ),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \be_backoff_counter[9]_i_7 
       (.I0(\be_backoff_counter_reg[9]_0 ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_1 ),
        .I3(\be_backoff_counter_reg[9]_1 ),
        .I4(\be_backoff_counter_reg[9]_2 ),
        .I5(\be_backoff_counter_reg[9]_3 ),
        .O(\be_backoff_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \be_backoff_counter[9]_i_8 
       (.I0(ap_block_state8_on_subcall_done),
        .I1(available_spaces_be),
        .I2(\icmp_ln286_reg_362_reg[0]_0 ),
        .O(\available_spaces_be_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1__2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_vi_fu_163_ap_start_reg_i_1
       (.I0(grp_start_backoff_vi_fu_163_ap_ready),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [1]),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_vi_fu_163_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .O(grp_start_backoff_vi_fu_163_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln286_reg_362[0]_i_1 
       (.I0(icmp_ln286_reg_362),
        .I1(available_spaces_be),
        .I2(ap_block_state8_on_subcall_done),
        .I3(\icmp_ln286_reg_362_reg[0]_0 ),
        .O(\icmp_ln286_reg_362_reg[0] ));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FF04)) 
    \icmp_ln287_reg_366[0]_i_1 
       (.I0(\icmp_ln286_reg_362_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(icmp_ln287_reg_366),
        .I4(current_txop_holder_i[1]),
        .I5(current_txop_holder_i[0]),
        .O(\available_spaces_be_reg[2]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[0]_i_1 
       (.I0(\rand_state_reg[0] ),
        .I1(\rand_state_reg[0]_0 ),
        .I2(\rand_state[0]_i_2_n_1 ),
        .I3(\rand_state_reg[0]_1 ),
        .I4(\rand_state_reg[0]_2 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000B8FFB800)) 
    \rand_state[0]_i_2 
       (.I0(p[0]),
        .I1(\rand_state[31]_i_20_n_1 ),
        .I2(grp_fu_144_p0[0]),
        .I3(\rand_state[31]_i_19_n_1 ),
        .I4(\rand_state_reg[0]_3 ),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[10]_i_3 
       (.I0(\rand_state_reg[10]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[10]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[10]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[11]_i_3 
       (.I0(\rand_state_reg[11]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[11]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[11]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[12]_i_3 
       (.I0(\rand_state_reg[12]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[12]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[12]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[13]_i_3 
       (.I0(\rand_state_reg[13]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[13]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[13]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[14]_i_3 
       (.I0(\rand_state_reg[14]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[14]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[14]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[14] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[15]_i_3 
       (.I0(\rand_state_reg[15]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[15]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[15]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[16]_i_3 
       (.I0(\rand_state_reg[16]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[16]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[16]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[16] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[17]_i_3 
       (.I0(\rand_state_reg[17]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[17]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[17]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[17] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[18]_i_3 
       (.I0(\rand_state_reg[18]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[18]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[18]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[18] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[19]_i_3 
       (.I0(\rand_state_reg[19]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[19]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[19]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[1]_i_3 
       (.I0(\rand_state_reg[1]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[1]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[1]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[20]_i_3 
       (.I0(\rand_state_reg[20]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[20]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[20]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[20] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[21]_i_3 
       (.I0(\rand_state_reg[21]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[21]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[21]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[21] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[22]_i_3 
       (.I0(\rand_state_reg[22]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[22]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[22]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[22] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[23]_i_3 
       (.I0(\rand_state_reg[23]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[23]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[23]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[24]_i_3 
       (.I0(\rand_state_reg[24]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[24]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[24]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[24] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[25]_i_3 
       (.I0(\rand_state_reg[25]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[25]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[25]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[25] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[26]_i_3 
       (.I0(\rand_state_reg[26]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[26]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[26]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[26] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[27]_i_3 
       (.I0(\rand_state_reg[27]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[27]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[27]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[27] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[28]_i_3 
       (.I0(\rand_state_reg[28]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[28]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[28]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[28] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[29]_i_3 
       (.I0(\rand_state_reg[29]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[29]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[29]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[29] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[2]_i_3 
       (.I0(\rand_state_reg[2]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[2]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[2]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[30]_i_3 
       (.I0(\rand_state_reg[30]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[30]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[30]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[30] ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rand_state[31]_i_19 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[10]_0 [2]),
        .I2(tmp_reg_346),
        .I3(icmp_ln268_reg_350),
        .O(\rand_state[31]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rand_state[31]_i_20 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(Q),
        .O(\rand_state[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[31]_i_8 
       (.I0(\rand_state_reg[31]_1 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[31]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[31]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[31] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[3]_i_3 
       (.I0(\rand_state_reg[3]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[3]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[3]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[4]_i_3 
       (.I0(\rand_state_reg[4]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[4]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[4]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[5]_i_3 
       (.I0(\rand_state_reg[5]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[5]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[5]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[6]_i_3 
       (.I0(\rand_state_reg[6]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[6]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[6]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[7]_i_3 
       (.I0(\rand_state_reg[7]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[7]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[7]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[8]_i_3 
       (.I0(\rand_state_reg[8]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[8]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[8]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rand_state[9]_i_3 
       (.I0(\rand_state_reg[9]_0 ),
        .I1(\rand_state[31]_i_19_n_1 ),
        .I2(grp_fu_144_p0[9]),
        .I3(\rand_state[31]_i_20_n_1 ),
        .I4(p[9]),
        .I5(\rand_state_reg[31]_0 ),
        .O(\rand_state_reg[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__2_n_1 ,\trunc_ln14_reg_176[30]_i_4__2_n_1 ,\trunc_ln14_reg_176[30]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__2 (\trunc_ln14_reg_176[30]_i_34__4_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__2_0 (\trunc_ln14_reg_176[3]_i_7__4_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__4 (\trunc_ln14_reg_176[3]_i_8__4_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__4_0 (\trunc_ln14_reg_176[3]_i_9__4_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__4_1 (\trunc_ln14_reg_176[30]_i_36__4_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__2 (\trunc_ln14_reg_176[30]_i_35__4_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__2_n_1 ,\trunc_ln14_reg_176[11]_i_3__2_n_1 ,\trunc_ln14_reg_176[11]_i_4__2_n_1 ,\trunc_ln14_reg_176[11]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__2_n_1 ,\trunc_ln14_reg_176[15]_i_3__2_n_1 ,\trunc_ln14_reg_176[15]_i_4__2_n_1 ,\trunc_ln14_reg_176[15]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__2_n_1 ,\trunc_ln14_reg_176[19]_i_3__2_n_1 ,\trunc_ln14_reg_176[19]_i_4__2_n_1 ,\trunc_ln14_reg_176[19]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__2_n_1 ,\trunc_ln14_reg_176[23]_i_3__2_n_1 ,\trunc_ln14_reg_176[23]_i_4__2_n_1 ,\trunc_ln14_reg_176[23]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__2_n_1 ,\trunc_ln14_reg_176[27]_i_3__2_n_1 ,\trunc_ln14_reg_176[27]_i_4__2_n_1 ,\trunc_ln14_reg_176[27]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__2_n_1 ,\trunc_ln14_reg_176[3]_i_3__2_n_1 ,\trunc_ln14_reg_176[3]_i_4__2_n_1 ,\trunc_ln14_reg_176[3]_i_5__2_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__2_n_1 ,\trunc_ln14_reg_176[7]_i_3__2_n_1 ,\trunc_ln14_reg_176[7]_i_4__2_n_1 ,\trunc_ln14_reg_176[7]_i_5__2_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,Q}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_reg[2]_1 (\available_spaces_vi_reg[2]_1 ),
        .\available_spaces_vi_reg[2]_2 (\available_spaces_vi_reg[2]_2 ),
        .\available_spaces_vi_reg[2]_3 (\available_spaces_vi_reg[2]_3 ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_0 (\vi_backoff_counter[9]_i_9_n_1 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[1]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\vi_backoff_counter_reg[1]_1 (\vi_backoff_counter_reg[1]_0 ),
        .\vi_backoff_counter_reg[1]_2 (\vi_backoff_counter_reg[1]_1 ),
        .\vi_backoff_counter_reg[1]_3 (\vi_backoff_counter_reg[1]_2 ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[2]_0 (\vi_backoff_counter_reg[2]_0 ),
        .\vi_backoff_counter_reg[2]_1 (\vi_backoff_counter_reg[2]_1 ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[3]_0 (\vi_backoff_counter_reg[3]_0 ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[4]_0 (\vi_backoff_counter_reg[4]_0 ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[5]_0 (\vi_backoff_counter_reg[5]_0 ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[6]_0 (\vi_backoff_counter_reg[6]_0 ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[7]_0 (\vi_backoff_counter_reg[7]_0 ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[8]_0 (\vi_backoff_counter_reg[8]_0 ),
        .\vi_backoff_counter_reg[8]_1 (\vi_backoff_counter_reg[8]_1 ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9]_0 ),
        .\vi_backoff_counter_reg[9]_1 (\vi_backoff_counter_reg[9]_1 ));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_2_reg_358[0]_i_1 
       (.I0(available_spaces_be),
        .I1(ap_block_state8_on_subcall_done),
        .I2(tmp_2_reg_358),
        .O(\available_spaces_be_reg[2] ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__2 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__2 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__2 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__2 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__2 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__2 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__2 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__2 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__2_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__2 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__2 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__2 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__2 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__2_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__2 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__2 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__2 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__2 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__2_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__2 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__2 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__2 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__2 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__2_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__4 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__4 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__4_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__4 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__4_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__2 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__2 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__2 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__2_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__2 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__2_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__2 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__2_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__2 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__2 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__4_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__4 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__4_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__4 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__4_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__4 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__2 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__2 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__2 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__2 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__2_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \vi_backoff_counter[9]_i_5 
       (.I0(\vi_backoff_counter_reg[0]_0 ),
        .I1(\vi_backoff_counter_reg[0] ),
        .I2(\vi_backoff_counter[9]_i_9_n_1 ),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \vi_backoff_counter[9]_i_9 
       (.I0(\vi_backoff_counter[9]_i_5_0 ),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\vi_backoff_counter[9]_i_9_n_1 ));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0
   (Q,
    \ap_CS_fsm_reg[14]_0 ,
    D,
    current_txop_holder_i_0_sp_1,
    \ap_CS_fsm_reg[13]_0 ,
    current_txop_holder_i_1_sp_1,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[16]_0 ,
    \rand_state_reg[0] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    ap_NS_fsm118_out,
    \ap_CS_fsm_reg[0]_0 ,
    \icmp_ln304_reg_374_reg[0] ,
    grp_start_backoff_bk_fu_189_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    \ap_CS_fsm_reg[16]_1 ,
    grp_start_backoff_bk_fu_189_ap_start_reg,
    \rand_state_reg[31] ,
    \rand_state_reg[1] ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[1]_1 ,
    grp_initial_edca_process_fu_240_rand_state_o,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31]_0 ,
    current_txop_holder_i,
    current_txop_holder_3_reg_382,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter[9]_i_7 ,
    grp_fu_211_p2,
    grp_start_tx_fu_117_ap_done,
    idle_waited_0_reg_107,
    \ap_CS_fsm_reg[1]_1 ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[1]_2 ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31]_1 ,
    \bk_backoff_counter[9]_i_6 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    grp_slot_boundary_timing_fu_202_ap_done,
    tmp_4_reg_370,
    icmp_ln304_reg_374,
    \rand_state[0]_i_2 ,
    \divisor0_reg[9] );
  output [0:0]Q;
  output \ap_CS_fsm_reg[14]_0 ;
  output [30:0]D;
  output current_txop_holder_i_0_sp_1;
  output \ap_CS_fsm_reg[13]_0 ;
  output current_txop_holder_i_1_sp_1;
  output [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[16]_0 ;
  output \rand_state_reg[0] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output ap_NS_fsm118_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output \icmp_ln304_reg_374_reg[0] ;
  output [1:0]grp_start_backoff_bk_fu_189_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [5:0]\ap_CS_fsm_reg[16]_1 ;
  input grp_start_backoff_bk_fu_189_ap_start_reg;
  input [30:0]\rand_state_reg[31] ;
  input \rand_state_reg[1] ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[1]_1 ;
  input [30:0]grp_initial_edca_process_fu_240_rand_state_o;
  input \rand_state_reg[2] ;
  input \rand_state_reg[3] ;
  input \rand_state_reg[4] ;
  input \rand_state_reg[5] ;
  input \rand_state_reg[6] ;
  input \rand_state_reg[7] ;
  input \rand_state_reg[8] ;
  input \rand_state_reg[9] ;
  input \rand_state_reg[10] ;
  input \rand_state_reg[11] ;
  input \rand_state_reg[12] ;
  input \rand_state_reg[13] ;
  input \rand_state_reg[14] ;
  input \rand_state_reg[15] ;
  input \rand_state_reg[16] ;
  input \rand_state_reg[17] ;
  input \rand_state_reg[18] ;
  input \rand_state_reg[19] ;
  input \rand_state_reg[20] ;
  input \rand_state_reg[21] ;
  input \rand_state_reg[22] ;
  input \rand_state_reg[23] ;
  input \rand_state_reg[24] ;
  input \rand_state_reg[25] ;
  input \rand_state_reg[26] ;
  input \rand_state_reg[27] ;
  input \rand_state_reg[28] ;
  input \rand_state_reg[29] ;
  input \rand_state_reg[30] ;
  input \rand_state_reg[31]_0 ;
  input [2:0]current_txop_holder_i;
  input [1:0]current_txop_holder_3_reg_382;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input grp_fu_211_p2;
  input grp_start_tx_fu_117_ap_done;
  input idle_waited_0_reg_107;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[1]_2 ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31]_1 ;
  input \bk_backoff_counter[9]_i_6 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input grp_slot_boundary_timing_fu_202_ap_done;
  input tmp_4_reg_370;
  input icmp_ln304_reg_374;
  input \rand_state[0]_i_2 ;
  input [8:0]\divisor0_reg[9] ;

  wire [30:0]D;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__9_n_1 ;
  wire \ap_CS_fsm[1]_i_3__6_n_1 ;
  wire \ap_CS_fsm[1]_i_4__6_n_1 ;
  wire \ap_CS_fsm[1]_i_5__6_n_1 ;
  wire \ap_CS_fsm[1]_i_6__6_n_1 ;
  wire \ap_CS_fsm[1]_i_7__6_n_1 ;
  wire \ap_CS_fsm[1]_i_8__6_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire [1:0]\ap_CS_fsm_reg[16]_0 ;
  wire [5:0]\ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm118_out;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire \bk_backoff_counter[9]_i_6 ;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [1:0]current_txop_holder_3_reg_382;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_0_sn_1;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire grp_fu_211_p2;
  wire [30:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_slot_boundary_timing_fu_202_ap_done;
  wire grp_start_backoff_bk_fu_189_ap_ready;
  wire grp_start_backoff_bk_fu_189_ap_start_reg;
  wire [1:0]grp_start_backoff_bk_fu_189_ap_start_reg_reg;
  wire grp_start_tx_fu_117_ap_done;
  wire [0:0]high_2_reg_166;
  wire icmp_ln304_reg_374;
  wire \icmp_ln304_reg_374_reg[0] ;
  wire idle_waited_0_reg_107;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_2 ;
  wire \rand_state[10]_i_2_n_1 ;
  wire \rand_state[11]_i_2_n_1 ;
  wire \rand_state[12]_i_2_n_1 ;
  wire \rand_state[13]_i_2_n_1 ;
  wire \rand_state[14]_i_2_n_1 ;
  wire \rand_state[15]_i_2_n_1 ;
  wire \rand_state[16]_i_2_n_1 ;
  wire \rand_state[17]_i_2_n_1 ;
  wire \rand_state[18]_i_2_n_1 ;
  wire \rand_state[19]_i_2_n_1 ;
  wire \rand_state[1]_i_2_n_1 ;
  wire \rand_state[20]_i_2_n_1 ;
  wire \rand_state[21]_i_2_n_1 ;
  wire \rand_state[22]_i_2_n_1 ;
  wire \rand_state[23]_i_2_n_1 ;
  wire \rand_state[24]_i_2_n_1 ;
  wire \rand_state[25]_i_2_n_1 ;
  wire \rand_state[26]_i_2_n_1 ;
  wire \rand_state[27]_i_2_n_1 ;
  wire \rand_state[28]_i_2_n_1 ;
  wire \rand_state[29]_i_2_n_1 ;
  wire \rand_state[2]_i_2_n_1 ;
  wire \rand_state[30]_i_2_n_1 ;
  wire \rand_state[31]_i_16_n_1 ;
  wire \rand_state[31]_i_7_n_1 ;
  wire \rand_state[3]_i_2_n_1 ;
  wire \rand_state[4]_i_2_n_1 ;
  wire \rand_state[5]_i_2_n_1 ;
  wire \rand_state[6]_i_2_n_1 ;
  wire \rand_state[7]_i_2_n_1 ;
  wire \rand_state[8]_i_2_n_1 ;
  wire \rand_state[9]_i_2_n_1 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[1]_1 ;
  wire \rand_state_reg[1]_2 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire [30:0]\rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[31]_1 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_4_reg_370;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__6_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__6_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__6_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__4_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  assign current_txop_holder_i_0_sp_1 = current_txop_holder_i_0_sn_1;
  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__20 
       (.I0(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(grp_start_backoff_bk_fu_189_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__21 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[13]_i_2__0 
       (.I0(grp_start_backoff_bk_fu_189_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I3(icmp_ln304_reg_374),
        .I4(tmp_4_reg_370),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \ap_CS_fsm[15]_i_1__2 
       (.I0(current_txop_holder_i[1]),
        .I1(current_txop_holder_i[2]),
        .I2(current_txop_holder_i[0]),
        .I3(\ap_CS_fsm_reg[13]_0 ),
        .I4(grp_slot_boundary_timing_fu_202_ap_done),
        .I5(\ap_CS_fsm_reg[16]_1 [4]),
        .O(\ap_CS_fsm_reg[16]_0 [0]));
  LUT6 #(
    .INIT(64'h4F44FFFF4F444444)) 
    \ap_CS_fsm[16]_i_1__2 
       (.I0(grp_fu_211_p2),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(grp_start_tx_fu_117_ap_done),
        .I3(\ap_CS_fsm_reg[16]_1 [5]),
        .I4(idle_waited_0_reg_107),
        .I5(\ap_CS_fsm_reg[16]_1 [0]),
        .O(\ap_CS_fsm_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[16]_i_2__1 
       (.I0(\ap_CS_fsm_reg[16]_1 [2]),
        .I1(tmp_4_reg_370),
        .I2(icmp_ln304_reg_374),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_start_backoff_bk_fu_189_ap_ready),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_bk_fu_189_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(\ap_CS_fsm[1]_i_2__9_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__6_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__6_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__6_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__9 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__9_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__6 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__6 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__6_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__6 
       (.I0(\ap_CS_fsm[1]_i_6__6_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__6_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__6_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__6 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__6 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__6 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__6_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \bk_backoff_counter[9]_i_9 
       (.I0(\bk_backoff_counter[9]_i_6 ),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \current_txop_holder_3_reg_382[0]_i_1 
       (.I0(current_txop_holder_i[0]),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(current_txop_holder_3_reg_382[0]),
        .O(current_txop_holder_i_0_sn_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \current_txop_holder_3_reg_382[1]_i_1 
       (.I0(current_txop_holder_i[1]),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(current_txop_holder_3_reg_382[1]),
        .O(current_txop_holder_i_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1__4
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_bk_fu_189_ap_start_reg_i_1
       (.I0(grp_start_backoff_bk_fu_189_ap_ready),
        .I1(\ap_CS_fsm_reg[16]_1 [3]),
        .I2(\ap_CS_fsm_reg[16]_1 [1]),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_bk_fu_189_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(grp_start_backoff_bk_fu_189_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    grp_start_tx_fu_117_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(current_txop_holder_i[0]),
        .I2(current_txop_holder_i[2]),
        .I3(current_txop_holder_i[1]),
        .O(ap_NS_fsm118_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[0]_i_3 
       (.I0(p[0]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[0]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[0]_0 ),
        .O(\rand_state_reg[0] ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[10]_i_1 
       (.I0(\rand_state_reg[31] [9]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[10]_i_2_n_1 ),
        .I3(\rand_state_reg[10] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[10]_i_2 
       (.I0(p[10]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[10]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[10]_0 ),
        .O(\rand_state[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[11]_i_1 
       (.I0(\rand_state_reg[31] [10]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[11]_i_2_n_1 ),
        .I3(\rand_state_reg[11] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[11]_i_2 
       (.I0(p[11]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[11]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[11]_0 ),
        .O(\rand_state[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[12]_i_1 
       (.I0(\rand_state_reg[31] [11]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[12]_i_2_n_1 ),
        .I3(\rand_state_reg[12] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[12]_i_2 
       (.I0(p[12]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[12]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[12]_0 ),
        .O(\rand_state[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[13]_i_1 
       (.I0(\rand_state_reg[31] [12]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[13]_i_2_n_1 ),
        .I3(\rand_state_reg[13] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[13]_i_2 
       (.I0(p[13]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[13]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[13]_0 ),
        .O(\rand_state[13]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[14]_i_1 
       (.I0(\rand_state_reg[31] [13]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[14]_i_2_n_1 ),
        .I3(\rand_state_reg[14] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[14]_i_2 
       (.I0(p[14]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[14]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[14]_0 ),
        .O(\rand_state[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[15]_i_1 
       (.I0(\rand_state_reg[31] [14]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[15]_i_2_n_1 ),
        .I3(\rand_state_reg[15] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[15]_i_2 
       (.I0(p[15]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[15]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[15]_0 ),
        .O(\rand_state[15]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[16]_i_1 
       (.I0(\rand_state_reg[31] [15]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[16]_i_2_n_1 ),
        .I3(\rand_state_reg[16] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[16]_i_2 
       (.I0(p[16]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[16]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[16]_0 ),
        .O(\rand_state[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[17]_i_1 
       (.I0(\rand_state_reg[31] [16]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[17]_i_2_n_1 ),
        .I3(\rand_state_reg[17] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[17]_i_2 
       (.I0(p[17]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[17]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[17]_0 ),
        .O(\rand_state[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[18]_i_1 
       (.I0(\rand_state_reg[31] [17]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[18]_i_2_n_1 ),
        .I3(\rand_state_reg[18] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[18]_i_2 
       (.I0(p[18]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[18]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[18]_0 ),
        .O(\rand_state[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[19]_i_1 
       (.I0(\rand_state_reg[31] [18]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[19]_i_2_n_1 ),
        .I3(\rand_state_reg[19] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[19]_i_2 
       (.I0(p[19]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[19]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[19]_0 ),
        .O(\rand_state[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[1]_i_1 
       (.I0(\rand_state_reg[31] [0]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[1]_i_2_n_1 ),
        .I3(\rand_state_reg[1]_0 ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[1]_i_2 
       (.I0(p[1]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[1]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[1]_2 ),
        .O(\rand_state[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[20]_i_1 
       (.I0(\rand_state_reg[31] [19]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[20]_i_2_n_1 ),
        .I3(\rand_state_reg[20] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[20]_i_2 
       (.I0(p[20]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[20]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[20]_0 ),
        .O(\rand_state[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[21]_i_1 
       (.I0(\rand_state_reg[31] [20]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[21]_i_2_n_1 ),
        .I3(\rand_state_reg[21] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[21]_i_2 
       (.I0(p[21]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[21]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[21]_0 ),
        .O(\rand_state[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[22]_i_1 
       (.I0(\rand_state_reg[31] [21]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[22]_i_2_n_1 ),
        .I3(\rand_state_reg[22] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[22]_i_2 
       (.I0(p[22]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[22]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[22]_0 ),
        .O(\rand_state[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[23]_i_1 
       (.I0(\rand_state_reg[31] [22]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[23]_i_2_n_1 ),
        .I3(\rand_state_reg[23] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[23]_i_2 
       (.I0(p[23]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[23]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[23]_0 ),
        .O(\rand_state[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[24]_i_1 
       (.I0(\rand_state_reg[31] [23]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[24]_i_2_n_1 ),
        .I3(\rand_state_reg[24] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[24]_i_2 
       (.I0(p[24]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[24]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[24]_0 ),
        .O(\rand_state[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[25]_i_1 
       (.I0(\rand_state_reg[31] [24]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[25]_i_2_n_1 ),
        .I3(\rand_state_reg[25] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[25]_i_2 
       (.I0(p[25]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[25]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[25]_0 ),
        .O(\rand_state[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[26]_i_1 
       (.I0(\rand_state_reg[31] [25]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[26]_i_2_n_1 ),
        .I3(\rand_state_reg[26] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[26]_i_2 
       (.I0(p[26]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[26]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[26]_0 ),
        .O(\rand_state[26]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[27]_i_1 
       (.I0(\rand_state_reg[31] [26]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[27]_i_2_n_1 ),
        .I3(\rand_state_reg[27] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[27]_i_2 
       (.I0(p[27]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[27]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[27]_0 ),
        .O(\rand_state[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[28]_i_1 
       (.I0(\rand_state_reg[31] [27]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[28]_i_2_n_1 ),
        .I3(\rand_state_reg[28] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[28]_i_2 
       (.I0(p[28]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[28]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[28]_0 ),
        .O(\rand_state[28]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[29]_i_1 
       (.I0(\rand_state_reg[31] [28]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[29]_i_2_n_1 ),
        .I3(\rand_state_reg[29] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[28]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[29]_i_2 
       (.I0(p[29]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[29]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[29]_0 ),
        .O(\rand_state[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[2]_i_1 
       (.I0(\rand_state_reg[31] [1]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[2]_i_2_n_1 ),
        .I3(\rand_state_reg[2] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[2]_i_2 
       (.I0(p[2]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[2]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[2]_0 ),
        .O(\rand_state[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[30]_i_1 
       (.I0(\rand_state_reg[31] [29]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[30]_i_2_n_1 ),
        .I3(\rand_state_reg[30] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[30]_i_2 
       (.I0(p[30]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[30]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[30]_0 ),
        .O(\rand_state[30]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rand_state[31]_i_16 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[16]_1 [2]),
        .I2(tmp_4_reg_370),
        .I3(icmp_ln304_reg_374),
        .O(\rand_state[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[31]_i_2 
       (.I0(\rand_state_reg[31] [30]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[31]_i_7_n_1 ),
        .I3(\rand_state_reg[31]_0 ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \rand_state[31]_i_21 
       (.I0(icmp_ln304_reg_374),
        .I1(tmp_4_reg_370),
        .I2(\ap_CS_fsm_reg[16]_1 [2]),
        .I3(Q),
        .I4(\rand_state[0]_i_2 ),
        .O(\icmp_ln304_reg_374_reg[0] ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[31]_i_7 
       (.I0(p[31]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[31]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[31]_1 ),
        .O(\rand_state[31]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[3]_i_1 
       (.I0(\rand_state_reg[31] [2]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[3]_i_2_n_1 ),
        .I3(\rand_state_reg[3] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[3]_i_2 
       (.I0(p[3]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[3]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[3]_0 ),
        .O(\rand_state[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[4]_i_1 
       (.I0(\rand_state_reg[31] [3]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[4]_i_2_n_1 ),
        .I3(\rand_state_reg[4] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[4]_i_2 
       (.I0(p[4]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[4]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[4]_0 ),
        .O(\rand_state[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[5]_i_1 
       (.I0(\rand_state_reg[31] [4]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[5]_i_2_n_1 ),
        .I3(\rand_state_reg[5] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[5]_i_2 
       (.I0(p[5]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[5]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[5]_0 ),
        .O(\rand_state[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[6]_i_1 
       (.I0(\rand_state_reg[31] [5]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[6]_i_2_n_1 ),
        .I3(\rand_state_reg[6] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[6]_i_2 
       (.I0(p[6]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[6]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[6]_0 ),
        .O(\rand_state[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[7]_i_1 
       (.I0(\rand_state_reg[31] [6]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[7]_i_2_n_1 ),
        .I3(\rand_state_reg[7] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[7]_i_2 
       (.I0(p[7]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[7]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[7]_0 ),
        .O(\rand_state[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[8]_i_1 
       (.I0(\rand_state_reg[31] [7]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[8]_i_2_n_1 ),
        .I3(\rand_state_reg[8] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[8]_i_2 
       (.I0(p[8]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[8]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[8]_0 ),
        .O(\rand_state[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
    \rand_state[9]_i_1 
       (.I0(\rand_state_reg[31] [8]),
        .I1(\rand_state_reg[1] ),
        .I2(\rand_state[9]_i_2_n_1 ),
        .I3(\rand_state_reg[9] ),
        .I4(\rand_state_reg[1]_1 ),
        .I5(grp_initial_edca_process_fu_240_rand_state_o[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \rand_state[9]_i_2 
       (.I0(p[9]),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(Q),
        .I3(grp_fu_144_p0[9]),
        .I4(\rand_state[31]_i_16_n_1 ),
        .I5(\rand_state_reg[9]_0 ),
        .O(\rand_state[9]_i_2_n_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__4_n_1 ,\trunc_ln14_reg_176[30]_i_4__4_n_1 ,\trunc_ln14_reg_176[30]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__4 (\trunc_ln14_reg_176[30]_i_34__6_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__4_0 (\trunc_ln14_reg_176[3]_i_7__6_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__6 (\trunc_ln14_reg_176[3]_i_8__6_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__6_0 (\trunc_ln14_reg_176[3]_i_9__6_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__6_1 (\trunc_ln14_reg_176[30]_i_36__6_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__4 (\trunc_ln14_reg_176[30]_i_35__6_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__4_n_1 ,\trunc_ln14_reg_176[11]_i_3__4_n_1 ,\trunc_ln14_reg_176[11]_i_4__4_n_1 ,\trunc_ln14_reg_176[11]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__4_n_1 ,\trunc_ln14_reg_176[15]_i_3__4_n_1 ,\trunc_ln14_reg_176[15]_i_4__4_n_1 ,\trunc_ln14_reg_176[15]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__4_n_1 ,\trunc_ln14_reg_176[19]_i_3__4_n_1 ,\trunc_ln14_reg_176[19]_i_4__4_n_1 ,\trunc_ln14_reg_176[19]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__4_n_1 ,\trunc_ln14_reg_176[23]_i_3__4_n_1 ,\trunc_ln14_reg_176[23]_i_4__4_n_1 ,\trunc_ln14_reg_176[23]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__4_n_1 ,\trunc_ln14_reg_176[27]_i_3__4_n_1 ,\trunc_ln14_reg_176[27]_i_4__4_n_1 ,\trunc_ln14_reg_176[27]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__4_n_1 ,\trunc_ln14_reg_176[3]_i_3__4_n_1 ,\trunc_ln14_reg_176[3]_i_4__4_n_1 ,\trunc_ln14_reg_176[3]_i_5__4_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__4_n_1 ,\trunc_ln14_reg_176[7]_i_3__4_n_1 ,\trunc_ln14_reg_176[7]_i_4__4_n_1 ,\trunc_ln14_reg_176[7]_i_5__4_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,Q}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\ap_CS_fsm_reg[1]_0 ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__4 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__4 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__4 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__4 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__4 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__4 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__4 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__4 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__4_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__4 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__4_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__4 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__4_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__4 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__4 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__4_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__4 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__4_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__4 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__4_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__4 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__4 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__4_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__4 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__4_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__4 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__4_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__4 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__4 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__4_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__6 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__6 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__6_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__6 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__6_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__4 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__4_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__4 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__4 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__4_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__4 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__4_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__4 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__4_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__4 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__4_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__4 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__6_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__6 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__6_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__6 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__6_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__6 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__6_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__4 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__4 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__4 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__4 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__4_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_12
   (\ap_CS_fsm_reg[3]_0 ,
    current_txop_holder_o,
    current_txop_holder_o_ap_vld,
    \vo_backoff_counter_reg[4] ,
    \ap_CS_fsm_reg[13]_0 ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[4]_0 ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[4]_11 ,
    \ap_CS_fsm_reg[4]_12 ,
    \ap_CS_fsm_reg[4]_13 ,
    \ap_CS_fsm_reg[4]_14 ,
    \ap_CS_fsm_reg[4]_15 ,
    \ap_CS_fsm_reg[4]_16 ,
    \ap_CS_fsm_reg[4]_17 ,
    \ap_CS_fsm_reg[4]_18 ,
    \ap_CS_fsm_reg[4]_19 ,
    \ap_CS_fsm_reg[4]_20 ,
    \ap_CS_fsm_reg[4]_21 ,
    \ap_CS_fsm_reg[4]_22 ,
    \ap_CS_fsm_reg[4]_23 ,
    \ap_CS_fsm_reg[4]_24 ,
    \ap_CS_fsm_reg[4]_25 ,
    \ap_CS_fsm_reg[4]_26 ,
    \ap_CS_fsm_reg[4]_27 ,
    \ap_CS_fsm_reg[4]_28 ,
    \ap_CS_fsm_reg[4]_29 ,
    \ap_CS_fsm_reg[4]_30 ,
    \ap_CS_fsm_reg[4]_31 ,
    \ap_CS_fsm_reg[4]_32 ,
    D,
    grp_backoff_vo_fu_151_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    Q,
    idle_waited_0_reg_107,
    grp_backoff_vo_fu_151_ap_start_reg,
    current_txop_holder_o_0_sp_1,
    current_txop_holder_o_ap_vld_0,
    current_txop_holder_o_ap_vld_1,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[4]_0 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9]_0 ,
    available_spaces_vo,
    \ap_CS_fsm_reg[0]_0 ,
    rand_state_o_ap_vld,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    icmp_ln255_reg_84,
    \ap_CS_fsm_reg[0]_1 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    current_txop_holder_i,
    \current_txop_holder_o[0]_0 ,
    current_txop_holder_o_ap_vld_2,
    grp_start_tx_fu_117_ap_done,
    \current_txop_holder_o[1] ,
    icmp_ln268_reg_350,
    tmp_reg_346,
    \rand_state[31]_i_6_0 ,
    \vo_backoff_counter[0]_i_2 ,
    \vo_backoff_counter[0]_i_2_0 ,
    \vo_backoff_counter[1]_i_2 ,
    \vo_backoff_counter[1]_i_2_0 ,
    \vo_backoff_counter[2]_i_2 ,
    \vo_backoff_counter[2]_i_2_0 ,
    \vo_backoff_counter[3]_i_2 ,
    \vo_backoff_counter[5]_i_3 ,
    grp_random_int_gen_fu_32_ap_start_reg_reg,
    grp_random_int_gen_fu_32_ap_start_reg_reg_0,
    \vo_backoff_counter[9]_i_6 );
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]current_txop_holder_o;
  output current_txop_holder_o_ap_vld;
  output \vo_backoff_counter_reg[4] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \vo_backoff_counter_reg[5] ;
  output \vo_backoff_counter_reg[6] ;
  output \vo_backoff_counter_reg[7] ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[4]_11 ;
  output \ap_CS_fsm_reg[4]_12 ;
  output \ap_CS_fsm_reg[4]_13 ;
  output \ap_CS_fsm_reg[4]_14 ;
  output \ap_CS_fsm_reg[4]_15 ;
  output \ap_CS_fsm_reg[4]_16 ;
  output \ap_CS_fsm_reg[4]_17 ;
  output \ap_CS_fsm_reg[4]_18 ;
  output \ap_CS_fsm_reg[4]_19 ;
  output \ap_CS_fsm_reg[4]_20 ;
  output \ap_CS_fsm_reg[4]_21 ;
  output \ap_CS_fsm_reg[4]_22 ;
  output \ap_CS_fsm_reg[4]_23 ;
  output \ap_CS_fsm_reg[4]_24 ;
  output \ap_CS_fsm_reg[4]_25 ;
  output \ap_CS_fsm_reg[4]_26 ;
  output \ap_CS_fsm_reg[4]_27 ;
  output \ap_CS_fsm_reg[4]_28 ;
  output \ap_CS_fsm_reg[4]_29 ;
  output \ap_CS_fsm_reg[4]_30 ;
  output \ap_CS_fsm_reg[4]_31 ;
  output \ap_CS_fsm_reg[4]_32 ;
  output [1:0]D;
  output [1:0]grp_backoff_vo_fu_151_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [5:0]Q;
  input idle_waited_0_reg_107;
  input grp_backoff_vo_fu_151_ap_start_reg;
  input current_txop_holder_o_0_sp_1;
  input [0:0]current_txop_holder_o_ap_vld_0;
  input current_txop_holder_o_ap_vld_1;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[4]_0 ;
  input [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9]_0 ;
  input [0:0]available_spaces_vo;
  input [1:0]\ap_CS_fsm_reg[0]_0 ;
  input rand_state_o_ap_vld;
  input \rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input icmp_ln255_reg_84;
  input \ap_CS_fsm_reg[0]_1 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [0:0]current_txop_holder_i;
  input \current_txop_holder_o[0]_0 ;
  input current_txop_holder_o_ap_vld_2;
  input grp_start_tx_fu_117_ap_done;
  input \current_txop_holder_o[1] ;
  input icmp_ln268_reg_350;
  input tmp_reg_346;
  input \rand_state[31]_i_6_0 ;
  input \vo_backoff_counter[0]_i_2 ;
  input \vo_backoff_counter[0]_i_2_0 ;
  input \vo_backoff_counter[1]_i_2 ;
  input \vo_backoff_counter[1]_i_2_0 ;
  input \vo_backoff_counter[2]_i_2 ;
  input \vo_backoff_counter[2]_i_2_0 ;
  input \vo_backoff_counter[3]_i_2 ;
  input \vo_backoff_counter[5]_i_3 ;
  input grp_random_int_gen_fu_32_ap_start_reg_reg;
  input grp_random_int_gen_fu_32_ap_start_reg_reg_0;
  input \vo_backoff_counter[9]_i_6 ;

  wire [1:0]D;
  wire [5:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__5_n_1 ;
  wire \ap_CS_fsm[1]_i_2__6_n_1 ;
  wire \ap_CS_fsm[1]_i_3__3_n_1 ;
  wire \ap_CS_fsm[1]_i_4__3_n_1 ;
  wire \ap_CS_fsm[1]_i_5__3_n_1 ;
  wire \ap_CS_fsm[1]_i_6__3_n_1 ;
  wire \ap_CS_fsm[1]_i_7__3_n_1 ;
  wire \ap_CS_fsm[1]_i_8__3_n_1 ;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_11 ;
  wire \ap_CS_fsm_reg[4]_12 ;
  wire \ap_CS_fsm_reg[4]_13 ;
  wire \ap_CS_fsm_reg[4]_14 ;
  wire \ap_CS_fsm_reg[4]_15 ;
  wire \ap_CS_fsm_reg[4]_16 ;
  wire \ap_CS_fsm_reg[4]_17 ;
  wire \ap_CS_fsm_reg[4]_18 ;
  wire \ap_CS_fsm_reg[4]_19 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_20 ;
  wire \ap_CS_fsm_reg[4]_21 ;
  wire \ap_CS_fsm_reg[4]_22 ;
  wire \ap_CS_fsm_reg[4]_23 ;
  wire \ap_CS_fsm_reg[4]_24 ;
  wire \ap_CS_fsm_reg[4]_25 ;
  wire \ap_CS_fsm_reg[4]_26 ;
  wire \ap_CS_fsm_reg[4]_27 ;
  wire \ap_CS_fsm_reg[4]_28 ;
  wire \ap_CS_fsm_reg[4]_29 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_30 ;
  wire \ap_CS_fsm_reg[4]_31 ;
  wire \ap_CS_fsm_reg[4]_32 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_vo;
  wire [0:0]current_txop_holder_i;
  wire [0:0]current_txop_holder_o;
  wire \current_txop_holder_o[0]_0 ;
  wire \current_txop_holder_o[0]_INST_0_i_1_n_1 ;
  wire \current_txop_holder_o[1] ;
  wire current_txop_holder_o_0_sn_1;
  wire current_txop_holder_o_ap_vld;
  wire [0:0]current_txop_holder_o_ap_vld_0;
  wire current_txop_holder_o_ap_vld_1;
  wire current_txop_holder_o_ap_vld_2;
  wire grp_backoff_vo_fu_151_ap_start_reg;
  wire [1:0]grp_backoff_vo_fu_151_ap_start_reg_reg;
  wire grp_backoff_vo_fu_151_current_txop_holder_ap_vld;
  wire grp_backoff_vo_fu_151_rand_state_o_ap_vld;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [31:0]grp_fu_144_p0;
  wire [0:0]grp_phy_txend_confirm_fu_292_current_txop_holder_o;
  wire grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_random_int_gen_fu_32_ap_ready;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg_0;
  wire grp_start_tx_fu_117_ap_done;
  wire [0:0]high_2_reg_166;
  wire icmp_ln255_reg_84;
  wire icmp_ln268_reg_350;
  wire idle_waited_0_reg_107;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[31]_i_13_n_1 ;
  wire \rand_state[31]_i_27_n_1 ;
  wire \rand_state[31]_i_6_0 ;
  wire rand_state_o_ap_vld;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_reg_346;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__0_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire \vo_backoff_counter[0]_i_2 ;
  wire \vo_backoff_counter[0]_i_2_0 ;
  wire \vo_backoff_counter[0]_i_4_n_1 ;
  wire \vo_backoff_counter[1]_i_2 ;
  wire \vo_backoff_counter[1]_i_2_0 ;
  wire \vo_backoff_counter[1]_i_4_n_1 ;
  wire \vo_backoff_counter[2]_i_2 ;
  wire \vo_backoff_counter[2]_i_2_0 ;
  wire \vo_backoff_counter[2]_i_4_n_1 ;
  wire \vo_backoff_counter[3]_i_2 ;
  wire \vo_backoff_counter[3]_i_4_n_1 ;
  wire \vo_backoff_counter[4]_i_5_n_1 ;
  wire \vo_backoff_counter[5]_i_3 ;
  wire \vo_backoff_counter[5]_i_5_n_1 ;
  wire \vo_backoff_counter[6]_i_5_n_1 ;
  wire \vo_backoff_counter[7]_i_5_n_1 ;
  wire \vo_backoff_counter[8]_i_4_n_1 ;
  wire \vo_backoff_counter[9]_i_12_n_1 ;
  wire \vo_backoff_counter[9]_i_13_n_1 ;
  wire \vo_backoff_counter[9]_i_14_n_1 ;
  wire \vo_backoff_counter[9]_i_18_n_1 ;
  wire \vo_backoff_counter[9]_i_20_n_1 ;
  wire \vo_backoff_counter[9]_i_6 ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[4]_0 ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire [9:0]\vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  assign current_txop_holder_o_0_sn_1 = current_txop_holder_o_0_sp_1;
  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(grp_backoff_vo_fu_151_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(\ap_CS_fsm[1]_i_2__5_n_1 ),
        .O(grp_backoff_vo_fu_151_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_32_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\ap_CS_fsm[1]_i_2__5_n_1 ),
        .I1(grp_backoff_vo_fu_151_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0]_0 [0]),
        .O(grp_backoff_vo_fu_151_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(\ap_CS_fsm[1]_i_2__6_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__3_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__3_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__3_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h04040004FFFFFFFF)) 
    \ap_CS_fsm[1]_i_2__5 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(icmp_ln255_reg_84),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_32_ap_start_reg),
        .I5(\ap_CS_fsm_reg[0]_0 [1]),
        .O(\ap_CS_fsm[1]_i_2__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__6 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_32_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__3 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__3 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__3 
       (.I0(\ap_CS_fsm[1]_i_6__3_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__3_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__3_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__3 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__3 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__3 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__3_n_1 ));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(Q[0]),
        .I1(idle_waited_0_reg_107),
        .I2(grp_backoff_vo_fu_151_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0]_0 [0]),
        .I4(\ap_CS_fsm[1]_i_2__5_n_1 ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[1]_i_2__5_n_1 ),
        .I2(\ap_CS_fsm_reg[0]_0 [0]),
        .I3(grp_backoff_vo_fu_151_ap_start_reg),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_32_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  MUXF7 \current_txop_holder_o[0]_INST_0 
       (.I0(current_txop_holder_o_0_sn_1),
        .I1(grp_phy_txend_confirm_fu_292_current_txop_holder_o),
        .O(current_txop_holder_o),
        .S(\current_txop_holder_o[0]_INST_0_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \current_txop_holder_o[0]_INST_0_i_1 
       (.I0(current_txop_holder_o_ap_vld_0),
        .I1(grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld),
        .O(\current_txop_holder_o[0]_INST_0_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFF4544)) 
    \current_txop_holder_o[0]_INST_0_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(current_txop_holder_i),
        .I4(Q[5]),
        .I5(\current_txop_holder_o[0]_0 ),
        .O(grp_phy_txend_confirm_fu_292_current_txop_holder_o));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h20202220)) 
    \current_txop_holder_o[2]_INST_0_i_2 
       (.I0(Q[1]),
        .I1(\current_txop_holder_o[1] ),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    current_txop_holder_o_ap_vld_INST_0
       (.I0(grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld),
        .I1(current_txop_holder_o_ap_vld_0),
        .I2(current_txop_holder_o_ap_vld_1),
        .O(current_txop_holder_o_ap_vld));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    current_txop_holder_o_ap_vld_INST_0_i_1
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(Q[5]),
        .I2(current_txop_holder_o_ap_vld_2),
        .I3(grp_start_tx_fu_117_ap_done),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(grp_phy_txend_confirm_fu_292_current_txop_holder_o_ap_vld));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    grp_backoff_vo_fu_151_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(idle_waited_0_reg_107),
        .I2(\ap_CS_fsm[1]_i_2__5_n_1 ),
        .I3(grp_backoff_vo_fu_151_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_1__0
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .I1(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[0]_i_5 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[0]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[0]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[10]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[10]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[10]),
        .O(\ap_CS_fsm_reg[4]_11 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[11]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[11]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[11]),
        .O(\ap_CS_fsm_reg[4]_12 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[12]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[12]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[12]),
        .O(\ap_CS_fsm_reg[4]_13 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[13]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[13]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[13]),
        .O(\ap_CS_fsm_reg[4]_14 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[14]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[14]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[14]),
        .O(\ap_CS_fsm_reg[4]_15 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[15]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[15]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[15]),
        .O(\ap_CS_fsm_reg[4]_16 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[16]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[16]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[16]),
        .O(\ap_CS_fsm_reg[4]_17 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[17]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[17]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[17]),
        .O(\ap_CS_fsm_reg[4]_18 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[18]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[18]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[18]),
        .O(\ap_CS_fsm_reg[4]_19 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[19]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[19]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[19]),
        .O(\ap_CS_fsm_reg[4]_20 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[1]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[1]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[1]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[20]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[20]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[20]),
        .O(\ap_CS_fsm_reg[4]_21 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[21]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[21]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[21]),
        .O(\ap_CS_fsm_reg[4]_22 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[22]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[22]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[22]),
        .O(\ap_CS_fsm_reg[4]_23 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[23]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[23]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[23]),
        .O(\ap_CS_fsm_reg[4]_24 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[24]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[24]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[24]),
        .O(\ap_CS_fsm_reg[4]_25 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[25]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[25]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[25]),
        .O(\ap_CS_fsm_reg[4]_26 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[26]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[26]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[26]),
        .O(\ap_CS_fsm_reg[4]_27 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[27]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[27]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[27]),
        .O(\ap_CS_fsm_reg[4]_28 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[28]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[28]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[28]),
        .O(\ap_CS_fsm_reg[4]_29 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[29]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[29]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[29]),
        .O(\ap_CS_fsm_reg[4]_30 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[2]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[2]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[2]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[30]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[30]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[30]),
        .O(\ap_CS_fsm_reg[4]_31 ));
  LUT6 #(
    .INIT(64'h88F8888888088888)) 
    \rand_state[31]_i_13 
       (.I0(Q[1]),
        .I1(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I2(icmp_ln268_reg_350),
        .I3(tmp_reg_346),
        .I4(Q[2]),
        .I5(\rand_state[31]_i_6_0 ),
        .O(\rand_state[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[31]_i_18 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[31]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[31]),
        .O(\ap_CS_fsm_reg[4]_32 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rand_state[31]_i_27 
       (.I0(\ap_CS_fsm_reg[0]_0 [1]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(icmp_ln255_reg_84),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .O(\rand_state[31]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'h88A088A0AAAA0000)) 
    \rand_state[31]_i_6 
       (.I0(current_txop_holder_o_ap_vld_0),
        .I1(\rand_state[31]_i_13_n_1 ),
        .I2(rand_state_o_ap_vld),
        .I3(\rand_state_reg[0] ),
        .I4(\rand_state_reg[0]_0 ),
        .I5(\rand_state_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[3]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[3]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[3]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[4]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[4]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[4]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[5]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[5]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[5]),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[6]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[6]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[6]),
        .O(\ap_CS_fsm_reg[4]_7 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[7]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[7]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[7]),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[8]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[8]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[8]),
        .O(\ap_CS_fsm_reg[4]_9 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[9]_i_6 
       (.I0(\rand_state[31]_i_27_n_1 ),
        .I1(grp_fu_144_p0[9]),
        .I2(Q[1]),
        .I3(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .I4(p[9]),
        .O(\ap_CS_fsm_reg[4]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__0_n_1 ,\trunc_ln14_reg_176[30]_i_4__0_n_1 ,\trunc_ln14_reg_176[30]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__0 (\trunc_ln14_reg_176[30]_i_34__3_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__0_0 (\trunc_ln14_reg_176[3]_i_7__3_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__3 (\trunc_ln14_reg_176[3]_i_8__3_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__3_0 (\trunc_ln14_reg_176[3]_i_9__3_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__3_1 (\trunc_ln14_reg_176[30]_i_36__3_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__0 (\trunc_ln14_reg_176[30]_i_35__3_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__0_n_1 ,\trunc_ln14_reg_176[11]_i_3__0_n_1 ,\trunc_ln14_reg_176[11]_i_4__0_n_1 ,\trunc_ln14_reg_176[11]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__0_n_1 ,\trunc_ln14_reg_176[15]_i_3__0_n_1 ,\trunc_ln14_reg_176[15]_i_4__0_n_1 ,\trunc_ln14_reg_176[15]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__0_n_1 ,\trunc_ln14_reg_176[19]_i_3__0_n_1 ,\trunc_ln14_reg_176[19]_i_4__0_n_1 ,\trunc_ln14_reg_176[19]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__0_n_1 ,\trunc_ln14_reg_176[23]_i_3__0_n_1 ,\trunc_ln14_reg_176[23]_i_4__0_n_1 ,\trunc_ln14_reg_176[23]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__0_n_1 ,\trunc_ln14_reg_176[27]_i_3__0_n_1 ,\trunc_ln14_reg_176[27]_i_4__0_n_1 ,\trunc_ln14_reg_176[27]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__0_n_1 ,\trunc_ln14_reg_176[3]_i_3__0_n_1 ,\trunc_ln14_reg_176[3]_i_4__0_n_1 ,\trunc_ln14_reg_176[3]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__0_n_1 ,\trunc_ln14_reg_176[7]_i_3__0_n_1 ,\trunc_ln14_reg_176[7]_i_4__0_n_1 ,\trunc_ln14_reg_176[7]_i_5__0_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q(grp_backoff_vo_fu_151_rand_state_o_ap_vld),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg[7:4]),
        .ap_rst(ap_rst),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd),
        .\vo_backoff_counter[4]_i_2 (\vo_backoff_counter[4]_i_5_n_1 ),
        .\vo_backoff_counter[4]_i_2_0 (\vo_backoff_counter[9]_i_18_n_1 ),
        .\vo_backoff_counter[5]_i_2 (\vo_backoff_counter[5]_i_5_n_1 ),
        .\vo_backoff_counter[6]_i_2 (\vo_backoff_counter[6]_i_5_n_1 ),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[7]_i_5_n_1 ),
        .\vo_backoff_counter_reg[0] (\vo_backoff_counter[0]_i_4_n_1 ),
        .\vo_backoff_counter_reg[1] (\vo_backoff_counter[1]_i_4_n_1 ),
        .\vo_backoff_counter_reg[2] (\vo_backoff_counter[2]_i_4_n_1 ),
        .\vo_backoff_counter_reg[3] (\vo_backoff_counter[3]_i_4_n_1 ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[4]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\vo_backoff_counter_reg[4]_1 (\vo_backoff_counter_reg[4]_0 ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[8] (\vo_backoff_counter[8]_i_4_n_1 ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter[9]_i_12_n_1 ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_1 (\vo_backoff_counter[9]_i_13_n_1 ),
        .\vo_backoff_counter_reg[9]_2 (\vo_backoff_counter[9]_i_14_n_1 ));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__0 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__0 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__0 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__0 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__0 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__0 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__0 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__0 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__0 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__0 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__0 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__0 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__0_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__0 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__0 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__0 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__0 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__0 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__0 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__0 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__0 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__3 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__3 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__3_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__3 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__3_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__0 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__0 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__0 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__0 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__0 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__0 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__0 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__3_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__3 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__3_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__3 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__3_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__3 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__0 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__0 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__0 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__0 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__0_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF88F8888F8888888)) 
    \vo_backoff_counter[0]_i_4 
       (.I0(ap_return_preg[0]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter[0]_i_2 ),
        .I3(\vo_backoff_counter_reg[9] [0]),
        .I4(\vo_backoff_counter[9]_i_20_n_1 ),
        .I5(\vo_backoff_counter[0]_i_2_0 ),
        .O(\vo_backoff_counter[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF8F888888888F888)) 
    \vo_backoff_counter[1]_i_4 
       (.I0(ap_return_preg[1]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter[9]_i_20_n_1 ),
        .I3(\vo_backoff_counter[1]_i_2 ),
        .I4(\vo_backoff_counter_reg[9] [1]),
        .I5(\vo_backoff_counter[1]_i_2_0 ),
        .O(\vo_backoff_counter[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFF8888888888F888)) 
    \vo_backoff_counter[2]_i_4 
       (.I0(ap_return_preg[2]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter[2]_i_2 ),
        .I3(\vo_backoff_counter[9]_i_20_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [2]),
        .I5(\vo_backoff_counter[2]_i_2_0 ),
        .O(\vo_backoff_counter[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF8F888888888F888)) 
    \vo_backoff_counter[3]_i_4 
       (.I0(ap_return_preg[3]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter[9]_i_20_n_1 ),
        .I3(\vo_backoff_counter[3]_i_2 ),
        .I4(\vo_backoff_counter_reg[9] [3]),
        .I5(\vo_backoff_counter[5]_i_3 ),
        .O(\vo_backoff_counter[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hA900A900A900A800)) 
    \vo_backoff_counter[4]_i_5 
       (.I0(\vo_backoff_counter_reg[9] [4]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter[5]_i_3 ),
        .I3(\vo_backoff_counter[9]_i_20_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [5]),
        .I5(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .O(\vo_backoff_counter[4]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAAA90000AAA80000)) 
    \vo_backoff_counter[5]_i_5 
       (.I0(\vo_backoff_counter_reg[9] [5]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter_reg[9] [4]),
        .I3(\vo_backoff_counter[5]_i_3 ),
        .I4(\vo_backoff_counter[9]_i_20_n_1 ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .O(\vo_backoff_counter[5]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h9090909090909080)) 
    \vo_backoff_counter[6]_i_5 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I1(\vo_backoff_counter_reg[9] [6]),
        .I2(\vo_backoff_counter[9]_i_20_n_1 ),
        .I3(\vo_backoff_counter_reg[9] [7]),
        .I4(\vo_backoff_counter_reg[9] [8]),
        .I5(\vo_backoff_counter_reg[9] [9]),
        .O(\vo_backoff_counter[6]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hC900C900C900C800)) 
    \vo_backoff_counter[7]_i_5 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I1(\vo_backoff_counter_reg[9] [7]),
        .I2(\vo_backoff_counter_reg[9] [6]),
        .I3(\vo_backoff_counter[9]_i_20_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [9]),
        .I5(\vo_backoff_counter_reg[9] [8]),
        .O(\vo_backoff_counter[7]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFF8888888888F888)) 
    \vo_backoff_counter[8]_i_4 
       (.I0(ap_return_preg[8]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter_reg[9] [9]),
        .I3(\vo_backoff_counter[9]_i_20_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [8]),
        .I5(\vo_backoff_counter[9]_i_6 ),
        .O(\vo_backoff_counter[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h7757777777777777)) 
    \vo_backoff_counter[9]_i_12 
       (.I0(Q[1]),
        .I1(grp_backoff_vo_fu_151_current_txop_holder_ap_vld),
        .I2(\vo_backoff_counter_reg[9]_0 ),
        .I3(available_spaces_vo),
        .I4(\ap_CS_fsm_reg[0]_0 [0]),
        .I5(grp_backoff_vo_fu_151_ap_start_reg),
        .O(\vo_backoff_counter[9]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \vo_backoff_counter[9]_i_13 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(\ap_CS_fsm_reg[0]_0 [1]),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .I3(icmp_ln255_reg_84),
        .O(\vo_backoff_counter[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    \vo_backoff_counter[9]_i_14 
       (.I0(ap_return_preg[9]),
        .I1(\vo_backoff_counter[9]_i_18_n_1 ),
        .I2(\vo_backoff_counter[9]_i_6 ),
        .I3(\vo_backoff_counter_reg[9] [8]),
        .I4(\vo_backoff_counter[9]_i_20_n_1 ),
        .I5(\vo_backoff_counter_reg[9] [9]),
        .O(\vo_backoff_counter[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \vo_backoff_counter[9]_i_18 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(grp_random_int_gen_fu_32_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(icmp_ln255_reg_84),
        .O(\vo_backoff_counter[9]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFDFDFFF)) 
    \vo_backoff_counter[9]_i_20 
       (.I0(icmp_ln255_reg_84),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(grp_random_int_gen_fu_32_ap_ready),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\vo_backoff_counter[9]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    \vo_backoff_counter[9]_i_4 
       (.I0(current_txop_holder_o_ap_vld_0),
        .I1(grp_backoff_vo_fu_151_current_txop_holder_ap_vld),
        .I2(\vo_backoff_counter_reg[9]_0 ),
        .I3(available_spaces_vo),
        .I4(\ap_CS_fsm_reg[0]_0 [0]),
        .I5(grp_backoff_vo_fu_151_ap_start_reg),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000F40000000000)) 
    \vo_backoff_counter[9]_i_9 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg[0]_0 [1]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(icmp_ln255_reg_84),
        .O(grp_backoff_vo_fu_151_current_txop_holder_ap_vld));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_19
   (D,
    \medium_state_read_3_reg_701_reg[0] ,
    \ap_CS_fsm_reg[37]_0 ,
    \remd_reg[9] ,
    \ap_CS_fsm_reg[3]_0 ,
    \remd_reg[9]_0 ,
    \icmp_ln41_reg_681_reg[0] ,
    \remd_reg[9]_1 ,
    \medium_state_read_reg_735_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    \icmp_ln69_reg_705_reg[0] ,
    \empty_15_reg_649_reg[0] ,
    E,
    \icmp_ln41_reg_681_reg[0]_0 ,
    \medium_state_read_reg_735_reg[0]_0 ,
    \trunc_ln14_reg_176_reg[30]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    grp_ma_unitdatax_request_fu_344_ap_start_reg_reg,
    ap_clk,
    ap_rst,
    Q,
    \r_stage_reg[32] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9] ,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \vi_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[3] ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \be_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \be_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1] ,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \bk_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[8]_0 ,
    icmp_ln80_fu_582_p2,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[8]_3 ,
    \ap_CS_fsm_reg[8]_4 ,
    grp_random_int_gen_fu_295_ap_start_reg,
    grp_ma_unitdatax_request_fu_344_ap_start_reg,
    \seq_number_reg[0] ,
    \be_backoff_counter_reg[1]_0 ,
    icmp_ln41_reg_681,
    \rand_state_reg[0] ,
    \divisor0_reg[0] ,
    \divisor0_reg[0]_0 ,
    icmp_ln43_reg_731,
    \ap_CS_fsm_reg[3]_1 ,
    \vo_backoff_counter_reg[9]_0 ,
    \vo_backoff_counter_reg[9]_1 ,
    \vo_backoff_counter_reg[9]_2 ,
    empty_15_reg_649,
    \rand_state_reg[0]_0 ,
    \seq_number_reg[0]_0 ,
    icmp_ln67_reg_689,
    icmp_ln80_reg_693,
    icmp_ln82_reg_697,
    icmp_ln56_reg_718,
    empty_34_reg_685,
    \ap_CS_fsm_reg[1]_0 ,
    \divisor0_reg[9] ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[9]_1 ,
    icmp_ln69_reg_705,
    \divisor0_reg[0]_1 ,
    ap_start);
  output [9:0]D;
  output \medium_state_read_3_reg_701_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[37]_0 ;
  output [9:0]\remd_reg[9] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output [9:0]\remd_reg[9]_0 ;
  output \icmp_ln41_reg_681_reg[0] ;
  output [9:0]\remd_reg[9]_1 ;
  output \medium_state_read_reg_735_reg[0] ;
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output \icmp_ln69_reg_705_reg[0] ;
  output \empty_15_reg_649_reg[0] ;
  output [0:0]E;
  output \icmp_ln41_reg_681_reg[0]_0 ;
  output \medium_state_read_reg_735_reg[0]_0 ;
  output [31:0]\trunc_ln14_reg_176_reg[30]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output [3:0]grp_ma_unitdatax_request_fu_344_ap_start_reg_reg;
  input ap_clk;
  input ap_rst;
  input [31:0]Q;
  input \r_stage_reg[32] ;
  input [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9] ;
  input [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[4] ;
  input \vo_backoff_counter_reg[5] ;
  input \vo_backoff_counter_reg[6] ;
  input \vo_backoff_counter_reg[7] ;
  input [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[1] ;
  input \vi_backoff_counter_reg[2] ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[8] ;
  input \vi_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[3] ;
  input [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  input \be_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  input \be_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[8] ;
  input \be_backoff_counter_reg[2] ;
  input \be_backoff_counter_reg[1] ;
  input [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[3] ;
  input \bk_backoff_counter_reg[4] ;
  input \bk_backoff_counter_reg[5] ;
  input \bk_backoff_counter_reg[6] ;
  input \bk_backoff_counter_reg[7] ;
  input \bk_backoff_counter_reg[1] ;
  input \bk_backoff_counter_reg[2] ;
  input \bk_backoff_counter_reg[8] ;
  input \bk_backoff_counter_reg[9] ;
  input [5:0]\ap_CS_fsm_reg[8]_0 ;
  input icmp_ln80_fu_582_p2;
  input \ap_CS_fsm_reg[8]_1 ;
  input \ap_CS_fsm_reg[8]_2 ;
  input \ap_CS_fsm_reg[8]_3 ;
  input \ap_CS_fsm_reg[8]_4 ;
  input grp_random_int_gen_fu_295_ap_start_reg;
  input grp_ma_unitdatax_request_fu_344_ap_start_reg;
  input \seq_number_reg[0] ;
  input \be_backoff_counter_reg[1]_0 ;
  input icmp_ln41_reg_681;
  input \rand_state_reg[0] ;
  input \divisor0_reg[0] ;
  input \divisor0_reg[0]_0 ;
  input icmp_ln43_reg_731;
  input [3:0]\ap_CS_fsm_reg[3]_1 ;
  input \vo_backoff_counter_reg[9]_0 ;
  input \vo_backoff_counter_reg[9]_1 ;
  input \vo_backoff_counter_reg[9]_2 ;
  input empty_15_reg_649;
  input \rand_state_reg[0]_0 ;
  input \seq_number_reg[0]_0 ;
  input icmp_ln67_reg_689;
  input icmp_ln80_reg_693;
  input icmp_ln82_reg_697;
  input icmp_ln56_reg_718;
  input empty_34_reg_685;
  input \ap_CS_fsm_reg[1]_0 ;
  input [9:0]\divisor0_reg[9] ;
  input [9:0]\divisor0_reg[9]_0 ;
  input [9:0]\divisor0_reg[9]_1 ;
  input icmp_ln69_reg_705;
  input \divisor0_reg[0]_1 ;
  input ap_start;

  wire [9:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[0]_i_2__0_n_1 ;
  wire \ap_CS_fsm[1]_i_10_n_1 ;
  wire \ap_CS_fsm[1]_i_2__11_n_1 ;
  wire \ap_CS_fsm[1]_i_3__8_n_1 ;
  wire \ap_CS_fsm[1]_i_4__7_n_1 ;
  wire \ap_CS_fsm[1]_i_5__7_n_1 ;
  wire \ap_CS_fsm[1]_i_6__7_n_1 ;
  wire \ap_CS_fsm[1]_i_7__7_n_1 ;
  wire \ap_CS_fsm[1]_i_8__7_n_1 ;
  wire \ap_CS_fsm[1]_i_9_n_1 ;
  wire \ap_CS_fsm[8]_i_2__1_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [3:0]\ap_CS_fsm_reg[3]_1 ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire [5:0]\ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[8]_1 ;
  wire \ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[8]_3 ;
  wire \ap_CS_fsm_reg[8]_4 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire ap_start;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire \divisor0_reg[0] ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[0]_1 ;
  wire [9:0]\divisor0_reg[9] ;
  wire [9:0]\divisor0_reg[9]_0 ;
  wire [9:0]\divisor0_reg[9]_1 ;
  wire empty_15_reg_649;
  wire \empty_15_reg_649_reg[0] ;
  wire empty_34_reg_685;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire grp_ma_unitdatax_request_fu_344_ap_start_reg;
  wire [3:0]grp_ma_unitdatax_request_fu_344_ap_start_reg_reg;
  wire [9:0]grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_random_int_gen_fu_295_ap_start_reg;
  wire grp_random_int_gen_fu_295_rand_state_o_ap_vld;
  wire [0:0]high_2_reg_166;
  wire icmp_ln41_reg_681;
  wire \icmp_ln41_reg_681_reg[0] ;
  wire \icmp_ln41_reg_681_reg[0]_0 ;
  wire icmp_ln43_reg_731;
  wire icmp_ln56_reg_718;
  wire icmp_ln67_reg_689;
  wire icmp_ln69_reg_705;
  wire \icmp_ln69_reg_705_reg[0] ;
  wire icmp_ln80_fu_582_p2;
  wire icmp_ln80_reg_693;
  wire icmp_ln82_reg_697;
  wire [30:0]low_1_reg_161;
  wire \medium_state_read_3_reg_701_reg[0] ;
  wire \medium_state_read_reg_735_reg[0] ;
  wire \medium_state_read_reg_735_reg[0]_0 ;
  wire \r_stage_reg[32] ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire [9:0]\remd_reg[9] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire [9:0]\remd_reg[9]_1 ;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire \seq_number[11]_i_2_n_1 ;
  wire \seq_number[11]_i_3_n_1 ;
  wire \seq_number[11]_i_6_n_1 ;
  wire \seq_number_reg[0] ;
  wire \seq_number_reg[0]_0 ;
  wire tmp_1_reg_181;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_6_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__7_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__7_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5_n_1 ;
  wire [31:0]\trunc_ln14_reg_176_reg[30]_0 ;
  wire [15:0]trunc_ln1_reg_171;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[9]_1 ;
  wire \vo_backoff_counter_reg[9]_2 ;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[0]_i_1__27 
       (.I0(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I1(\ap_CS_fsm_reg[8]_0 [0]),
        .I2(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .O(\ap_CS_fsm_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__29 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_random_int_gen_fu_295_ap_start_reg),
        .I2(\ap_CS_fsm_reg[37]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA88A8)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm_reg[8]_0 [4]),
        .I1(\rand_state_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_295_ap_start_reg),
        .I4(\ap_CS_fsm_reg[37]_0 ),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_1_[32] ),
        .I1(\ap_CS_fsm_reg_n_1_[13] ),
        .I2(\ap_CS_fsm_reg_n_1_[29] ),
        .I3(\ap_CS_fsm_reg_n_1_[22] ),
        .O(\ap_CS_fsm[1]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_1__24 
       (.I0(\ap_CS_fsm_reg_n_1_[25] ),
        .I1(\ap_CS_fsm_reg_n_1_[36] ),
        .I2(\ap_CS_fsm_reg_n_1_[12] ),
        .I3(\ap_CS_fsm[1]_i_2__11_n_1 ),
        .I4(\ap_CS_fsm[1]_i_3__8_n_1 ),
        .I5(\ap_CS_fsm[1]_i_4__7_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFF454545FF000000)) 
    \ap_CS_fsm[1]_i_1__27 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg[8]_0 [0]),
        .I3(ap_start),
        .I4(\ap_CS_fsm_reg[3]_1 [0]),
        .I5(\ap_CS_fsm_reg[3]_1 [1]),
        .O(grp_ma_unitdatax_request_fu_344_ap_start_reg_reg[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_2__11 
       (.I0(\ap_CS_fsm_reg_n_1_[35] ),
        .I1(\ap_CS_fsm_reg_n_1_[16] ),
        .I2(\ap_CS_fsm_reg_n_1_[10] ),
        .I3(\ap_CS_fsm_reg_n_1_[7] ),
        .O(\ap_CS_fsm[1]_i_2__11_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_3__8 
       (.I0(\ap_CS_fsm_reg_n_1_[5] ),
        .I1(\ap_CS_fsm_reg_n_1_[26] ),
        .I2(\ap_CS_fsm_reg_n_1_[9] ),
        .I3(\ap_CS_fsm_reg_n_1_[20] ),
        .I4(\ap_CS_fsm[1]_i_5__7_n_1 ),
        .O(\ap_CS_fsm[1]_i_3__8_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4__7 
       (.I0(\ap_CS_fsm[1]_i_6__7_n_1 ),
        .I1(\ap_CS_fsm_reg_n_1_[24] ),
        .I2(\ap_CS_fsm_reg_n_1_[18] ),
        .I3(\ap_CS_fsm_reg_n_1_[34] ),
        .I4(\ap_CS_fsm_reg_n_1_[4] ),
        .I5(\ap_CS_fsm[1]_i_7__7_n_1 ),
        .O(\ap_CS_fsm[1]_i_4__7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5__7 
       (.I0(\ap_CS_fsm_reg_n_1_[8] ),
        .I1(\ap_CS_fsm_reg_n_1_[6] ),
        .I2(\ap_CS_fsm_reg_n_1_[33] ),
        .I3(\ap_CS_fsm_reg_n_1_[31] ),
        .O(\ap_CS_fsm[1]_i_5__7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[1]_i_6__7 
       (.I0(grp_random_int_gen_fu_295_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(\ap_CS_fsm_reg_n_1_[30] ),
        .I3(grp_random_int_gen_fu_295_rand_state_o_ap_vld),
        .O(\ap_CS_fsm[1]_i_6__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7__7 
       (.I0(\ap_CS_fsm[1]_i_8__7_n_1 ),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[19] ),
        .I4(\ap_CS_fsm_reg_n_1_[3] ),
        .I5(\ap_CS_fsm[1]_i_9_n_1 ),
        .O(\ap_CS_fsm[1]_i_7__7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8__7 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[15] ),
        .I2(\ap_CS_fsm_reg_n_1_[27] ),
        .I3(\ap_CS_fsm_reg_n_1_[17] ),
        .O(\ap_CS_fsm[1]_i_8__7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_1_[11] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg[37]_0 ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm[1]_i_10_n_1 ),
        .O(\ap_CS_fsm[1]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg[8]_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_1 [1]),
        .O(grp_ma_unitdatax_request_fu_344_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg[8]_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_1 [2]),
        .I4(\ap_CS_fsm_reg[3]_1 [3]),
        .O(grp_ma_unitdatax_request_fu_344_ap_start_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg[8]_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_1 [3]),
        .O(grp_ma_unitdatax_request_fu_344_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'h00000000FFFF1115)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(\ap_CS_fsm[8]_i_2__1_n_1 ),
        .I1(\ap_CS_fsm_reg[8]_0 [2]),
        .I2(icmp_ln80_fu_582_p2),
        .I3(\ap_CS_fsm_reg[8]_1 ),
        .I4(\ap_CS_fsm_reg[8]_0 [1]),
        .I5(\ap_CS_fsm_reg[8]_0 [0]),
        .O(\ap_CS_fsm_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEA)) 
    \ap_CS_fsm[8]_i_2__1 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(\ap_CS_fsm_reg[8]_2 ),
        .I2(\ap_CS_fsm_reg[8]_0 [3]),
        .I3(\ap_CS_fsm_reg[8]_3 ),
        .I4(\ap_CS_fsm_reg[8]_4 ),
        .I5(\ap_CS_fsm_reg[8]_0 [5]),
        .O(\ap_CS_fsm[8]_i_2__1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(grp_random_int_gen_fu_295_rand_state_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(\ap_CS_fsm_reg[37]_0 ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_295_rand_state_o_ap_vld),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \be_backoff_counter[9]_i_6 
       (.I0(\seq_number_reg[0] ),
        .I1(\be_backoff_counter_reg[1]_0 ),
        .I2(icmp_ln41_reg_681),
        .I3(\seq_number[11]_i_6_n_1 ),
        .I4(\rand_state_reg[0] ),
        .I5(\divisor0_reg[0] ),
        .O(\icmp_ln41_reg_681_reg[0] ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \bk_backoff_counter[9]_i_3 
       (.I0(\seq_number[11]_i_6_n_1 ),
        .I1(\rand_state_reg[0] ),
        .I2(\seq_number_reg[0] ),
        .I3(\divisor0_reg[0]_0 ),
        .I4(icmp_ln43_reg_731),
        .I5(icmp_ln41_reg_681),
        .O(\medium_state_read_reg_735_reg[0] ));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    grp_ma_unitdatax_request_fu_344_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 [0]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[3]_1 [2]),
        .I3(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I4(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \rand_state[31]_i_3 
       (.I0(\seq_number_reg[0] ),
        .I1(empty_15_reg_649),
        .I2(grp_random_int_gen_fu_295_rand_state_o_ap_vld),
        .I3(\ap_CS_fsm_reg[8]_0 [4]),
        .I4(\rand_state_reg[0] ),
        .I5(\rand_state_reg[0]_0 ),
        .O(\empty_15_reg_649_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_22,send_frame_mul_mucud_U24_n_23,send_frame_mul_mucud_U24_n_24,send_frame_mul_mucud_U24_n_25,send_frame_mul_mucud_U24_n_26,send_frame_mul_mucud_U24_n_27,send_frame_mul_mucud_U24_n_28,send_frame_mul_mucud_U24_n_29,send_frame_mul_mucud_U24_n_30,send_frame_mul_mucud_U24_n_31,send_frame_mul_mucud_U24_n_32,send_frame_mul_mucud_U24_n_33,send_frame_mul_mucud_U24_n_34,send_frame_mul_mucud_U24_n_35,send_frame_mul_mucud_U24_n_36,send_frame_mul_mucud_U24_n_37,send_frame_mul_mucud_U24_n_38,send_frame_mul_mucud_U24_n_39,send_frame_mul_mucud_U24_n_40,send_frame_mul_mucud_U24_n_41,send_frame_mul_mucud_U24_n_42,send_frame_mul_mucud_U24_n_43,send_frame_mul_mucud_U24_n_44,send_frame_mul_mucud_U24_n_45,send_frame_mul_mucud_U24_n_46,send_frame_mul_mucud_U24_n_47,send_frame_mul_mucud_U24_n_48,send_frame_mul_mucud_U24_n_49,send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52}),
        .O(send_frame_mul_mucud_U24_n_53),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(Q[31:15]),
        .S({\trunc_ln14_reg_176[3]_i_2_n_1 ,\trunc_ln14_reg_176[3]_i_3_n_1 ,\trunc_ln14_reg_176[3]_i_4_n_1 ,\trunc_ln14_reg_176[3]_i_5_n_1 }),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_295_ap_start_reg(grp_random_int_gen_fu_295_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_20),
        .p_1(send_frame_mul_mucud_U24_n_21),
        .p_10(send_frame_mul_mucud_U24_n_64),
        .p_11(send_frame_mul_mucud_U24_n_65),
        .p_12(send_frame_mul_mucud_U24_n_66),
        .p_13(send_frame_mul_mucud_U24_n_67),
        .p_14(send_frame_mul_mucud_U24_n_68),
        .p_15(send_frame_mul_mucud_U24_n_69),
        .p_16(send_frame_mul_mucud_U24_n_70),
        .p_17(send_frame_mul_mucud_U24_n_71),
        .p_18(send_frame_mul_mucud_U24_n_72),
        .p_19(send_frame_mul_mucud_U24_n_73),
        .p_2({send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56}),
        .p_20(send_frame_mul_mucud_U24_n_74),
        .p_21(send_frame_mul_mucud_U24_n_75),
        .p_22(send_frame_mul_mucud_U24_n_76),
        .p_23(send_frame_mul_mucud_U24_n_77),
        .p_24(send_frame_mul_mucud_U24_n_78),
        .p_25(send_frame_mul_mucud_U24_n_79),
        .p_26(send_frame_mul_mucud_U24_n_80),
        .p_27(send_frame_mul_mucud_U24_n_81),
        .p_28(\ap_CS_fsm_reg_n_1_[0] ),
        .p_3(send_frame_mul_mucud_U24_n_57),
        .p_4(send_frame_mul_mucud_U24_n_58),
        .p_5(send_frame_mul_mucud_U24_n_59),
        .p_6(send_frame_mul_mucud_U24_n_60),
        .p_7(send_frame_mul_mucud_U24_n_61),
        .p_8(send_frame_mul_mucud_U24_n_62),
        .p_9(send_frame_mul_mucud_U24_n_63),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3_n_1 ,\trunc_ln14_reg_176[30]_i_4_n_1 ,\trunc_ln14_reg_176[30]_i_5_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[30]_i_35__7_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[3]_i_6_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__7 (\trunc_ln14_reg_176[30]_i_36__7_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__7_0 (\trunc_ln14_reg_176[3]_i_9__7_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__7_1 (\trunc_ln14_reg_176[3]_i_8__7_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_34__7_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2_n_1 ,\trunc_ln14_reg_176[11]_i_3_n_1 ,\trunc_ln14_reg_176[11]_i_4_n_1 ,\trunc_ln14_reg_176[11]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2_n_1 ,\trunc_ln14_reg_176[15]_i_3_n_1 ,\trunc_ln14_reg_176[15]_i_4_n_1 ,\trunc_ln14_reg_176[15]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2_n_1 ,\trunc_ln14_reg_176[19]_i_3_n_1 ,\trunc_ln14_reg_176[19]_i_4_n_1 ,\trunc_ln14_reg_176[19]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2_n_1 ,\trunc_ln14_reg_176[23]_i_3_n_1 ,\trunc_ln14_reg_176[23]_i_4_n_1 ,\trunc_ln14_reg_176[23]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2_n_1 ,\trunc_ln14_reg_176[27]_i_3_n_1 ,\trunc_ln14_reg_176[27]_i_4_n_1 ,\trunc_ln14_reg_176[27]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2_n_1 ,\trunc_ln14_reg_176[7]_i_3_n_1 ,\trunc_ln14_reg_176[7]_i_4_n_1 ,\trunc_ln14_reg_176[7]_i_5_n_1 }),
        .zext_ln13_1_fu_95_p1({zext_ln13_1_fu_95_p1[11],zext_ln13_1_fu_95_p1[9],zext_ln13_1_fu_95_p1[7],zext_ln13_1_fu_95_p1[4:1]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21 send_frame_urem_3bkb_U23
       (.D(D),
        .DI(tmp_1_reg_181),
        .Q({\ap_CS_fsm_reg[37]_0 ,grp_random_int_gen_fu_295_rand_state_o_ap_vld}),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[9] (ap_return_preg),
        .ap_rst(ap_rst),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\icmp_ln41_reg_681_reg[0] ),
        .\be_backoff_counter_reg[1]_0 (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\medium_state_read_reg_735_reg[0] ),
        .\bk_backoff_counter_reg[9]_0 (\bk_backoff_counter_reg[9] ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[0] (\divisor0_reg[0]_1 ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0] ),
        .\divisor0_reg[0]_1 (\divisor0_reg[0]_0 ),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9]_0 ),
        .\divisor0_reg[9]_1 (\divisor0_reg[9]_1 ),
        .empty_34_reg_685(empty_34_reg_685),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .grp_ma_unitdatax_request_fu_344_vo_backoff_counter(grp_ma_unitdatax_request_fu_344_vo_backoff_counter),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .icmp_ln41_reg_681(icmp_ln41_reg_681),
        .\icmp_ln41_reg_681_reg[0] (\icmp_ln41_reg_681_reg[0]_0 ),
        .icmp_ln43_reg_731(icmp_ln43_reg_731),
        .icmp_ln56_reg_718(icmp_ln56_reg_718),
        .icmp_ln67_reg_689(icmp_ln67_reg_689),
        .icmp_ln69_reg_705(icmp_ln69_reg_705),
        .\icmp_ln69_reg_705_reg[0] (\icmp_ln69_reg_705_reg[0] ),
        .\medium_state_read_reg_735_reg[0] (\medium_state_read_reg_735_reg[0]_0 ),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (\remd_reg[9] ),
        .\remd_reg[9]_0 (\remd_reg[9]_0 ),
        .\remd_reg[9]_1 (\remd_reg[9]_1 ),
        .\trunc_ln14_reg_176_reg[30] (\trunc_ln14_reg_176_reg[30]_0 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\ap_CS_fsm_reg[3]_0 ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[9] (\medium_state_read_3_reg_701_reg[0] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9] ));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    \seq_number[11]_i_1 
       (.I0(\seq_number[11]_i_2_n_1 ),
        .I1(\seq_number[11]_i_3_n_1 ),
        .I2(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I3(\seq_number_reg[0]_0 ),
        .I4(\seq_number_reg[0] ),
        .I5(empty_15_reg_649),
        .O(E));
  LUT5 #(
    .INIT(32'h00002000)) 
    \seq_number[11]_i_2 
       (.I0(\seq_number[11]_i_6_n_1 ),
        .I1(icmp_ln41_reg_681),
        .I2(icmp_ln56_reg_718),
        .I3(empty_34_reg_685),
        .I4(\seq_number_reg[0] ),
        .O(\seq_number[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \seq_number[11]_i_3 
       (.I0(\seq_number[11]_i_6_n_1 ),
        .I1(\seq_number_reg[0] ),
        .I2(\vo_backoff_counter_reg[9]_1 ),
        .I3(icmp_ln67_reg_689),
        .I4(icmp_ln80_reg_693),
        .I5(icmp_ln82_reg_697),
        .O(\seq_number[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \seq_number[11]_i_6 
       (.I0(\ap_CS_fsm[0]_i_2__0_n_1 ),
        .I1(empty_15_reg_649),
        .O(\seq_number[11]_i_6_n_1 ));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[11]_i_2 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_79),
        .I4(send_frame_mul_mucud_U24_n_77),
        .O(\trunc_ln14_reg_176[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[11]_i_3 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_66),
        .I4(send_frame_mul_mucud_U24_n_68),
        .O(\trunc_ln14_reg_176[11]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[11]_i_4 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_21),
        .I4(send_frame_mul_mucud_U24_n_76),
        .O(\trunc_ln14_reg_176[11]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[11]_i_5 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_19),
        .I4(send_frame_mul_mucud_U24_n_67),
        .O(\trunc_ln14_reg_176[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hA6A5A6AA)) 
    \trunc_ln14_reg_176[15]_i_2 
       (.I0(low_1_reg_161[15]),
        .I1(send_frame_mul_mucud_U24_n_58),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(send_frame_mul_mucud_U24_n_57),
        .O(\trunc_ln14_reg_176[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA999AA9A)) 
    \trunc_ln14_reg_176[15]_i_3 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_65),
        .I4(send_frame_mul_mucud_U24_n_71),
        .O(\trunc_ln14_reg_176[15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[15]_i_4 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_78),
        .I4(send_frame_mul_mucud_U24_n_75),
        .O(\trunc_ln14_reg_176[15]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAA9AA999)) 
    \trunc_ln14_reg_176[15]_i_5 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_64),
        .I4(send_frame_mul_mucud_U24_n_69),
        .O(\trunc_ln14_reg_176[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h5555AA9A5555A59A)) 
    \trunc_ln14_reg_176[19]_i_2 
       (.I0(low_1_reg_161[19]),
        .I1(send_frame_mul_mucud_U24_n_77),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_62),
        .I5(send_frame_mul_mucud_U24_n_79),
        .O(\trunc_ln14_reg_176[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAA95AA9AA595A59A)) 
    \trunc_ln14_reg_176[19]_i_3 
       (.I0(low_1_reg_161[18]),
        .I1(send_frame_mul_mucud_U24_n_68),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_72),
        .I5(send_frame_mul_mucud_U24_n_66),
        .O(\trunc_ln14_reg_176[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hA9A5A9AAA955A95A)) 
    \trunc_ln14_reg_176[19]_i_4 
       (.I0(low_1_reg_161[17]),
        .I1(send_frame_mul_mucud_U24_n_21),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_60),
        .I5(send_frame_mul_mucud_U24_n_76),
        .O(\trunc_ln14_reg_176[19]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAA99A555AA99A5AA)) 
    \trunc_ln14_reg_176[19]_i_5 
       (.I0(low_1_reg_161[16]),
        .I1(send_frame_mul_mucud_U24_n_67),
        .I2(send_frame_mul_mucud_U24_n_19),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_70),
        .O(\trunc_ln14_reg_176[19]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hA65AA6AA)) 
    \trunc_ln14_reg_176[23]_i_2 
       (.I0(low_1_reg_161[23]),
        .I1(send_frame_mul_mucud_U24_n_57),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(send_frame_mul_mucud_U24_n_58),
        .O(\trunc_ln14_reg_176[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h6656666665566566)) 
    \trunc_ln14_reg_176[23]_i_3 
       (.I0(low_1_reg_161[22]),
        .I1(send_frame_mul_mucud_U24_n_81),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_71),
        .I5(send_frame_mul_mucud_U24_n_65),
        .O(\trunc_ln14_reg_176[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h6666656666556566)) 
    \trunc_ln14_reg_176[23]_i_4 
       (.I0(low_1_reg_161[21]),
        .I1(send_frame_mul_mucud_U24_n_59),
        .I2(send_frame_mul_mucud_U24_n_78),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_75),
        .O(\trunc_ln14_reg_176[23]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h6666656666556566)) 
    \trunc_ln14_reg_176[23]_i_5 
       (.I0(low_1_reg_161[20]),
        .I1(send_frame_mul_mucud_U24_n_73),
        .I2(send_frame_mul_mucud_U24_n_64),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_69),
        .O(\trunc_ln14_reg_176[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h5555AA9A55555A9A)) 
    \trunc_ln14_reg_176[27]_i_2 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_77),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(send_frame_mul_mucud_U24_n_63),
        .I5(send_frame_mul_mucud_U24_n_79),
        .O(\trunc_ln14_reg_176[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h9955A5AA99AAA5AA)) 
    \trunc_ln14_reg_176[27]_i_3 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_66),
        .I2(send_frame_mul_mucud_U24_n_68),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_72),
        .O(\trunc_ln14_reg_176[27]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h9955A5AA99AAA5AA)) 
    \trunc_ln14_reg_176[27]_i_4 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_21),
        .I2(send_frame_mul_mucud_U24_n_76),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_60),
        .O(\trunc_ln14_reg_176[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h9955A5AA99AAA5AA)) 
    \trunc_ln14_reg_176[27]_i_5 
       (.I0(low_1_reg_161[24]),
        .I1(send_frame_mul_mucud_U24_n_19),
        .I2(send_frame_mul_mucud_U24_n_67),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(zext_ln13_1_fu_95_p1[3]),
        .I5(send_frame_mul_mucud_U24_n_70),
        .O(\trunc_ln14_reg_176[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h5555AA6A55555A6A)) 
    \trunc_ln14_reg_176[30]_i_3 
       (.I0(low_1_reg_161[30]),
        .I1(send_frame_mul_mucud_U24_n_71),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(send_frame_mul_mucud_U24_n_80),
        .I5(send_frame_mul_mucud_U24_n_65),
        .O(\trunc_ln14_reg_176[30]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_34__7 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_34__7_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_35__7 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .O(\trunc_ln14_reg_176[30]_i_35__7_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln14_reg_176[30]_i_36__7 
       (.I0(zext_ln13_1_fu_95_p1[9]),
        .I1(zext_ln13_1_fu_95_p1[11]),
        .I2(zext_ln13_1_fu_95_p1[7]),
        .O(\trunc_ln14_reg_176[30]_i_36__7_n_1 ));
  LUT6 #(
    .INIT(64'h6566666665556666)) 
    \trunc_ln14_reg_176[30]_i_4 
       (.I0(low_1_reg_161[29]),
        .I1(send_frame_mul_mucud_U24_n_61),
        .I2(send_frame_mul_mucud_U24_n_78),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(send_frame_mul_mucud_U24_n_75),
        .O(\trunc_ln14_reg_176[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h6566666665556666)) 
    \trunc_ln14_reg_176[30]_i_5 
       (.I0(low_1_reg_161[28]),
        .I1(send_frame_mul_mucud_U24_n_74),
        .I2(send_frame_mul_mucud_U24_n_64),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(send_frame_mul_mucud_U24_n_69),
        .O(\trunc_ln14_reg_176[30]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[3]_i_2 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_79),
        .O(\trunc_ln14_reg_176[3]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[3]_i_3 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_66),
        .O(\trunc_ln14_reg_176[3]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[3]_i_4 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_21),
        .O(\trunc_ln14_reg_176[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA9A)) 
    \trunc_ln14_reg_176[3]_i_5 
       (.I0(low_1_reg_161[0]),
        .I1(\trunc_ln14_reg_176[3]_i_6_n_1 ),
        .I2(high_2_reg_166),
        .I3(send_frame_mul_mucud_U24_n_20),
        .I4(zext_ln13_1_fu_95_p1[2]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[3]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln14_reg_176[3]_i_6 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[3]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln14_reg_176[3]_i_8__7 
       (.I0(zext_ln13_1_fu_95_p1[14]),
        .I1(zext_ln13_1_fu_95_p1[13]),
        .I2(zext_ln13_1_fu_95_p1[15]),
        .I3(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[3]_i_8__7_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln14_reg_176[3]_i_9__7 
       (.I0(zext_ln13_1_fu_95_p1[12]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[10]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__7_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[7]_i_2 
       (.I0(low_1_reg_161[7]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_58),
        .O(\trunc_ln14_reg_176[7]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[7]_i_3 
       (.I0(low_1_reg_161[6]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_65),
        .O(\trunc_ln14_reg_176[7]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[7]_i_4 
       (.I0(low_1_reg_161[5]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_78),
        .O(\trunc_ln14_reg_176[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \trunc_ln14_reg_176[7]_i_5 
       (.I0(low_1_reg_161[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_64),
        .O(\trunc_ln14_reg_176[7]_i_5_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_42),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_41),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_40),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_39),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_38),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_37),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_36),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_35),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_34),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_33),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_32),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_31),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_30),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_29),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_28),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_27),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_26),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_25),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_24),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_23),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_22),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_49),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_48),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_47),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_46),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_45),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_44),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(send_frame_mul_mucud_U24_n_43),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \vi_backoff_counter[9]_i_6 
       (.I0(\seq_number[11]_i_6_n_1 ),
        .I1(\ap_CS_fsm_reg[3]_1 [3]),
        .I2(\ap_CS_fsm_reg[3]_1 [1]),
        .I3(\seq_number_reg[0] ),
        .I4(\icmp_ln69_reg_705_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \vo_backoff_counter[9]_i_5 
       (.I0(\vo_backoff_counter_reg[9]_0 ),
        .I1(\vo_backoff_counter_reg[9]_1 ),
        .I2(\seq_number_reg[0] ),
        .I3(\seq_number[11]_i_6_n_1 ),
        .I4(\rand_state_reg[0] ),
        .I5(\vo_backoff_counter_reg[9]_2 ),
        .O(\medium_state_read_3_reg_701_reg[0] ));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32
   (Q,
    \ap_CS_fsm_reg[8]_0 ,
    \icmp_ln286_reg_364_reg[0] ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \available_spaces_be_reg[2]_0 ,
    \available_spaces_be_reg[2]_1 ,
    D,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \rand_state_reg[0] ,
    \rand_state_reg[1] ,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31] ,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    grp_start_backoff_vi_fu_165_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    \ap_CS_fsm_reg[10]_0 ,
    grp_start_backoff_vi_fu_165_ap_start_reg,
    icmp_ln286_reg_364,
    available_spaces_be,
    \icmp_ln286_reg_364_reg[0]_0 ,
    tmp_7_reg_360,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[0]_0 ,
    \vi_backoff_counter_reg[0]_1 ,
    \vi_backoff_counter_reg[0]_2 ,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter_reg[0]_0 ,
    \be_backoff_counter_reg[0]_1 ,
    icmp_ln287_reg_368,
    current_txop_holder_i,
    \vi_backoff_counter[9]_i_7 ,
    \rand_state[0]_i_4 ,
    \rand_state[0]_i_4_0 ,
    \rand_state[1]_i_4 ,
    \rand_state[2]_i_4 ,
    \rand_state[3]_i_4 ,
    \rand_state[4]_i_4 ,
    \rand_state[5]_i_4 ,
    \rand_state[6]_i_4 ,
    \rand_state[7]_i_4 ,
    \rand_state[8]_i_4 ,
    \rand_state[9]_i_4 ,
    \rand_state[10]_i_4 ,
    \rand_state[11]_i_4 ,
    \rand_state[12]_i_4 ,
    \rand_state[13]_i_4 ,
    \rand_state[14]_i_4 ,
    \rand_state[15]_i_4 ,
    \rand_state[16]_i_4 ,
    \rand_state[17]_i_4 ,
    \rand_state[18]_i_4 ,
    \rand_state[19]_i_4 ,
    \rand_state[20]_i_4 ,
    \rand_state[21]_i_4 ,
    \rand_state[22]_i_4 ,
    \rand_state[23]_i_4 ,
    \rand_state[24]_i_4 ,
    \rand_state[25]_i_4 ,
    \rand_state[26]_i_4 ,
    \rand_state[27]_i_4 ,
    \rand_state[28]_i_4 ,
    \rand_state[29]_i_4 ,
    \rand_state[30]_i_4 ,
    \rand_state[31]_i_9 ,
    \vi_backoff_counter_reg[0]_3 ,
    \ap_CS_fsm_reg[1]_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[10]_1 ,
    grp_start_backoff_be_fu_178_ap_start_reg0,
    tmp_reg_348,
    icmp_ln268_reg_352,
    \divisor0_reg[9] );
  output [0:0]Q;
  output \ap_CS_fsm_reg[8]_0 ;
  output \icmp_ln286_reg_364_reg[0] ;
  output \available_spaces_be_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output \available_spaces_be_reg[2]_0 ;
  output \available_spaces_be_reg[2]_1 ;
  output [3:0]D;
  output [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  output \rand_state_reg[0] ;
  output \rand_state_reg[1] ;
  output \rand_state_reg[2] ;
  output \rand_state_reg[3] ;
  output \rand_state_reg[4] ;
  output \rand_state_reg[5] ;
  output \rand_state_reg[6] ;
  output \rand_state_reg[7] ;
  output \rand_state_reg[8] ;
  output \rand_state_reg[9] ;
  output \rand_state_reg[10] ;
  output \rand_state_reg[11] ;
  output \rand_state_reg[12] ;
  output \rand_state_reg[13] ;
  output \rand_state_reg[14] ;
  output \rand_state_reg[15] ;
  output \rand_state_reg[16] ;
  output \rand_state_reg[17] ;
  output \rand_state_reg[18] ;
  output \rand_state_reg[19] ;
  output \rand_state_reg[20] ;
  output \rand_state_reg[21] ;
  output \rand_state_reg[22] ;
  output \rand_state_reg[23] ;
  output \rand_state_reg[24] ;
  output \rand_state_reg[25] ;
  output \rand_state_reg[26] ;
  output \rand_state_reg[27] ;
  output \rand_state_reg[28] ;
  output \rand_state_reg[29] ;
  output \rand_state_reg[30] ;
  output \rand_state_reg[31] ;
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[4] ;
  output \vi_backoff_counter_reg[5] ;
  output \vi_backoff_counter_reg[6] ;
  output \vi_backoff_counter_reg[7] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output [1:0]grp_start_backoff_vi_fu_165_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [4:0]\ap_CS_fsm_reg[10]_0 ;
  input grp_start_backoff_vi_fu_165_ap_start_reg;
  input icmp_ln286_reg_364;
  input [0:0]available_spaces_be;
  input \icmp_ln286_reg_364_reg[0]_0 ;
  input tmp_7_reg_360;
  input [0:0]\vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[0]_0 ;
  input \vi_backoff_counter_reg[0]_1 ;
  input \vi_backoff_counter_reg[0]_2 ;
  input \be_backoff_counter_reg[0] ;
  input \be_backoff_counter_reg[0]_0 ;
  input \be_backoff_counter_reg[0]_1 ;
  input icmp_ln287_reg_368;
  input [1:0]current_txop_holder_i;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \rand_state[0]_i_4 ;
  input \rand_state[0]_i_4_0 ;
  input \rand_state[1]_i_4 ;
  input \rand_state[2]_i_4 ;
  input \rand_state[3]_i_4 ;
  input \rand_state[4]_i_4 ;
  input \rand_state[5]_i_4 ;
  input \rand_state[6]_i_4 ;
  input \rand_state[7]_i_4 ;
  input \rand_state[8]_i_4 ;
  input \rand_state[9]_i_4 ;
  input \rand_state[10]_i_4 ;
  input \rand_state[11]_i_4 ;
  input \rand_state[12]_i_4 ;
  input \rand_state[13]_i_4 ;
  input \rand_state[14]_i_4 ;
  input \rand_state[15]_i_4 ;
  input \rand_state[16]_i_4 ;
  input \rand_state[17]_i_4 ;
  input \rand_state[18]_i_4 ;
  input \rand_state[19]_i_4 ;
  input \rand_state[20]_i_4 ;
  input \rand_state[21]_i_4 ;
  input \rand_state[22]_i_4 ;
  input \rand_state[23]_i_4 ;
  input \rand_state[24]_i_4 ;
  input \rand_state[25]_i_4 ;
  input \rand_state[26]_i_4 ;
  input \rand_state[27]_i_4 ;
  input \rand_state[28]_i_4 ;
  input \rand_state[29]_i_4 ;
  input \rand_state[30]_i_4 ;
  input \rand_state[31]_i_9 ;
  input \vi_backoff_counter_reg[0]_3 ;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input \ap_CS_fsm_reg[7]_0 ;
  input \ap_CS_fsm_reg[10]_1 ;
  input grp_start_backoff_be_fu_178_ap_start_reg0;
  input tmp_reg_348;
  input icmp_ln268_reg_352;
  input [8:0]\divisor0_reg[9] ;

  wire [3:0]D;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__1_n_1 ;
  wire \ap_CS_fsm[1]_i_3__0_n_1 ;
  wire \ap_CS_fsm[1]_i_4__0_n_1 ;
  wire \ap_CS_fsm[1]_i_5__0_n_1 ;
  wire \ap_CS_fsm[1]_i_6__0_n_1 ;
  wire \ap_CS_fsm[1]_i_7__0_n_1 ;
  wire \ap_CS_fsm[1]_i_8__0_n_1 ;
  wire \ap_CS_fsm[7]_i_3_n_1 ;
  wire [4:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[10]_1 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_state8_on_subcall_done;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_be;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_reg[2]_1 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[0]_1 ;
  wire [1:0]current_txop_holder_i;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_start_backoff_be_fu_178_ap_start_reg0;
  wire grp_start_backoff_vi_fu_165_ap_ready;
  wire grp_start_backoff_vi_fu_165_ap_start_reg;
  wire [1:0]grp_start_backoff_vi_fu_165_ap_start_reg_reg;
  wire [0:0]high_2_reg_166;
  wire icmp_ln268_reg_352;
  wire icmp_ln286_reg_364;
  wire \icmp_ln286_reg_364_reg[0] ;
  wire \icmp_ln286_reg_364_reg[0]_0 ;
  wire icmp_ln287_reg_368;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_4 ;
  wire \rand_state[0]_i_4_0 ;
  wire \rand_state[10]_i_4 ;
  wire \rand_state[11]_i_4 ;
  wire \rand_state[12]_i_4 ;
  wire \rand_state[13]_i_4 ;
  wire \rand_state[14]_i_4 ;
  wire \rand_state[15]_i_4 ;
  wire \rand_state[16]_i_4 ;
  wire \rand_state[17]_i_4 ;
  wire \rand_state[18]_i_4 ;
  wire \rand_state[19]_i_4 ;
  wire \rand_state[1]_i_4 ;
  wire \rand_state[20]_i_4 ;
  wire \rand_state[21]_i_4 ;
  wire \rand_state[22]_i_4 ;
  wire \rand_state[23]_i_4 ;
  wire \rand_state[24]_i_4 ;
  wire \rand_state[25]_i_4 ;
  wire \rand_state[26]_i_4 ;
  wire \rand_state[27]_i_4 ;
  wire \rand_state[28]_i_4 ;
  wire \rand_state[29]_i_4 ;
  wire \rand_state[2]_i_4 ;
  wire \rand_state[30]_i_4 ;
  wire \rand_state[31]_i_30_n_1 ;
  wire \rand_state[31]_i_31_n_1 ;
  wire \rand_state[31]_i_9 ;
  wire \rand_state[3]_i_4 ;
  wire \rand_state[4]_i_4 ;
  wire \rand_state[5]_i_4 ;
  wire \rand_state[6]_i_4 ;
  wire \rand_state[7]_i_4 ;
  wire \rand_state[8]_i_4 ;
  wire \rand_state[9]_i_4 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[9] ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_7_reg_360;
  wire tmp_reg_348;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire \vi_backoff_counter[9]_i_4_n_1 ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire [0:0]\vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[0]_1 ;
  wire \vi_backoff_counter_reg[0]_2 ;
  wire \vi_backoff_counter_reg[0]_3 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_0 [1]),
        .I5(\ap_CS_fsm_reg[1]_0 [0]),
        .O(grp_start_backoff_vi_fu_165_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(\icmp_ln286_reg_364_reg[0]_0 ),
        .I1(available_spaces_be),
        .I2(ap_block_state8_on_subcall_done),
        .I3(\ap_CS_fsm_reg[10]_1 ),
        .I4(\ap_CS_fsm_reg[10]_0 [4]),
        .I5(grp_start_backoff_be_fu_178_ap_start_reg0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \ap_CS_fsm[11]_i_1__3 
       (.I0(\icmp_ln286_reg_364_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(current_txop_holder_i[0]),
        .I4(current_txop_holder_i[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[11]_i_3 
       (.I0(\ap_CS_fsm_reg[10]_0 [2]),
        .I1(tmp_reg_348),
        .I2(icmp_ln268_reg_352),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_start_backoff_vi_fu_165_ap_ready),
        .O(ap_block_state8_on_subcall_done));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_0 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_vi_fu_165_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[1]_i_2__1_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__0_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__0_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__0_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm[1]_i_6__0_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__0_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__0_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__0 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__0 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm_reg[7]_0 ),
        .I1(\ap_CS_fsm_reg[10]_0 [0]),
        .I2(\ap_CS_fsm[7]_i_3_n_1 ),
        .I3(\ap_CS_fsm_reg[10]_0 [2]),
        .I4(\ap_CS_fsm_reg[10]_0 [1]),
        .I5(\ap_CS_fsm_reg[10]_0 [3]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(grp_start_backoff_vi_fu_165_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I3(icmp_ln268_reg_352),
        .I4(tmp_reg_348),
        .O(\ap_CS_fsm[7]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    \ap_CS_fsm[9]_i_1__3 
       (.I0(\icmp_ln286_reg_364_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(current_txop_holder_i[0]),
        .I4(current_txop_holder_i[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hFFFFFF2A)) 
    \be_backoff_counter[9]_i_1 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\available_spaces_be_reg[2]_0 ),
        .I2(\be_backoff_counter_reg[0] ),
        .I3(\be_backoff_counter_reg[0]_0 ),
        .I4(\be_backoff_counter_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \be_backoff_counter[9]_i_3 
       (.I0(ap_block_state8_on_subcall_done),
        .I1(available_spaces_be),
        .I2(\icmp_ln286_reg_364_reg[0]_0 ),
        .O(\available_spaces_be_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_vi_fu_165_ap_start_reg_i_1
       (.I0(grp_start_backoff_vi_fu_165_ap_ready),
        .I1(\ap_CS_fsm_reg[10]_0 [3]),
        .I2(\ap_CS_fsm_reg[10]_0 [1]),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_vi_fu_165_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .O(grp_start_backoff_vi_fu_165_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln286_reg_364[0]_i_1 
       (.I0(icmp_ln286_reg_364),
        .I1(available_spaces_be),
        .I2(ap_block_state8_on_subcall_done),
        .I3(\icmp_ln286_reg_364_reg[0]_0 ),
        .O(\icmp_ln286_reg_364_reg[0] ));
  LUT6 #(
    .INIT(64'hFB00FB00FB00FF04)) 
    \icmp_ln287_reg_368[0]_i_1 
       (.I0(\icmp_ln286_reg_364_reg[0]_0 ),
        .I1(ap_block_state8_on_subcall_done),
        .I2(available_spaces_be),
        .I3(icmp_ln287_reg_368),
        .I4(current_txop_holder_i[1]),
        .I5(current_txop_holder_i[0]),
        .O(\available_spaces_be_reg[2]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[0]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[0]_i_4_0 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[0]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[0]),
        .O(\rand_state_reg[0] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[10]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[10]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[10]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[10]),
        .O(\rand_state_reg[10] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[11]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[11]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[11]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[11]),
        .O(\rand_state_reg[11] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[12]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[12]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[12]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[12]),
        .O(\rand_state_reg[12] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[13]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[13]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[13]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[13]),
        .O(\rand_state_reg[13] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[14]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[14]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[14]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[14]),
        .O(\rand_state_reg[14] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[15]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[15]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[15]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[15]),
        .O(\rand_state_reg[15] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[16]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[16]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[16]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[16]),
        .O(\rand_state_reg[16] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[17]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[17]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[17]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[17]),
        .O(\rand_state_reg[17] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[18]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[18]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[18]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[18]),
        .O(\rand_state_reg[18] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[19]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[19]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[19]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[19]),
        .O(\rand_state_reg[19] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[1]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[1]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[1]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[1]),
        .O(\rand_state_reg[1] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[20]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[20]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[20]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[20]),
        .O(\rand_state_reg[20] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[21]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[21]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[21]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[21]),
        .O(\rand_state_reg[21] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[22]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[22]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[22]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[22]),
        .O(\rand_state_reg[22] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[23]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[23]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[23]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[23]),
        .O(\rand_state_reg[23] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[24]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[24]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[24]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[24]),
        .O(\rand_state_reg[24] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[25]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[25]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[25]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[25]),
        .O(\rand_state_reg[25] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[26]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[26]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[26]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[26]),
        .O(\rand_state_reg[26] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[27]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[27]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[27]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[27]),
        .O(\rand_state_reg[27] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[28]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[28]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[28]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[28]),
        .O(\rand_state_reg[28] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[29]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[29]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[29]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[29]),
        .O(\rand_state_reg[29] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[2]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[2]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[2]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[2]),
        .O(\rand_state_reg[2] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[30]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[30]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[30]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[30]),
        .O(\rand_state_reg[30] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[31]_i_25 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[31]_i_9 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[31]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[31]),
        .O(\rand_state_reg[31] ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rand_state[31]_i_30 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[10]_0 [2]),
        .I2(tmp_reg_348),
        .I3(icmp_ln268_reg_352),
        .O(\rand_state[31]_i_30_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rand_state[31]_i_31 
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(Q),
        .O(\rand_state[31]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[3]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[3]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[3]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[3]),
        .O(\rand_state_reg[3] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[4]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[4]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[4]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[4]),
        .O(\rand_state_reg[4] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[5]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[5]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[5]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[5]),
        .O(\rand_state_reg[5] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[6]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[6]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[6]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[6]),
        .O(\rand_state_reg[6] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[7]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[7]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[7]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[7]),
        .O(\rand_state_reg[7] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[8]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[8]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[8]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[8]),
        .O(\rand_state_reg[8] ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \rand_state[9]_i_8 
       (.I0(\rand_state[0]_i_4 ),
        .I1(\rand_state[9]_i_4 ),
        .I2(\rand_state[31]_i_30_n_1 ),
        .I3(grp_fu_144_p0[9]),
        .I4(\rand_state[31]_i_31_n_1 ),
        .I5(p[9]),
        .O(\rand_state_reg[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3_n_1 ,\trunc_ln14_reg_176[30]_i_4_n_1 ,\trunc_ln14_reg_176[30]_i_5_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[30]_i_34__0_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[3]_i_7__0_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__0 (\trunc_ln14_reg_176[3]_i_8__0_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__0_0 (\trunc_ln14_reg_176[3]_i_9__0_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__0_1 (\trunc_ln14_reg_176[30]_i_36__0_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_35__0_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2_n_1 ,\trunc_ln14_reg_176[11]_i_3_n_1 ,\trunc_ln14_reg_176[11]_i_4_n_1 ,\trunc_ln14_reg_176[11]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2_n_1 ,\trunc_ln14_reg_176[15]_i_3_n_1 ,\trunc_ln14_reg_176[15]_i_4_n_1 ,\trunc_ln14_reg_176[15]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2_n_1 ,\trunc_ln14_reg_176[19]_i_3_n_1 ,\trunc_ln14_reg_176[19]_i_4_n_1 ,\trunc_ln14_reg_176[19]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2_n_1 ,\trunc_ln14_reg_176[23]_i_3_n_1 ,\trunc_ln14_reg_176[23]_i_4_n_1 ,\trunc_ln14_reg_176[23]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2_n_1 ,\trunc_ln14_reg_176[27]_i_3_n_1 ,\trunc_ln14_reg_176[27]_i_4_n_1 ,\trunc_ln14_reg_176[27]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2_n_1 ,\trunc_ln14_reg_176[3]_i_3_n_1 ,\trunc_ln14_reg_176[3]_i_4_n_1 ,\trunc_ln14_reg_176[3]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2_n_1 ,\trunc_ln14_reg_176[7]_i_3_n_1 ,\trunc_ln14_reg_176[7]_i_4_n_1 ,\trunc_ln14_reg_176[7]_i_5_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,Q}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0]_0 ),
        .\vi_backoff_counter_reg[0]_0 (\vi_backoff_counter[9]_i_4_n_1 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_7_reg_360[0]_i_1 
       (.I0(available_spaces_be),
        .I1(ap_block_state8_on_subcall_done),
        .I2(tmp_7_reg_360),
        .O(\available_spaces_be_reg[2] ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__0 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__0 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__0_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__0 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__0_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__0_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__0 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__0_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__0 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__0_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__0 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFF2A)) 
    \vi_backoff_counter[9]_i_1 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\vi_backoff_counter[9]_i_4_n_1 ),
        .I3(\vi_backoff_counter_reg[0]_1 ),
        .I4(\vi_backoff_counter_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \vi_backoff_counter[9]_i_4 
       (.I0(\vi_backoff_counter_reg[0]_3 ),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\vi_backoff_counter[9]_i_4_n_1 ));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38
   (Q,
    \ap_CS_fsm_reg[14]_0 ,
    current_txop_holder_i_0_sp_1,
    \ap_CS_fsm_reg[13]_0 ,
    current_txop_holder_i_1_sp_1,
    D,
    grp_initial_edca_process_fu_240_rand_state_o,
    \ap_CS_fsm_reg[2]_0 ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    ap_NS_fsm118_out,
    \ap_CS_fsm_reg[0]_0 ,
    grp_start_backoff_bk_fu_191_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    \ap_CS_fsm_reg[16]_0 ,
    grp_start_backoff_bk_fu_191_ap_start_reg,
    current_txop_holder_i,
    current_txop_holder_6_reg_384,
    grp_fu_211_p2,
    grp_start_tx_fu_119_ap_done,
    idle_waited_0_reg_109,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[1] ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[2] ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3] ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4] ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5] ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6] ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7] ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8] ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9] ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10] ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11] ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12] ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13] ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14] ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15] ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16] ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17] ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18] ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19] ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20] ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21] ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22] ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23] ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24] ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25] ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26] ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27] ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28] ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29] ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30] ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31] ,
    \rand_state_reg[31]_0 ,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter[9]_i_7 ,
    \bk_backoff_counter_reg[0]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    tmp_9_reg_372,
    icmp_ln304_reg_376,
    \divisor0_reg[9] );
  output [0:0]Q;
  output \ap_CS_fsm_reg[14]_0 ;
  output current_txop_holder_i_0_sp_1;
  output \ap_CS_fsm_reg[13]_0 ;
  output current_txop_holder_i_1_sp_1;
  output [0:0]D;
  output [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output ap_NS_fsm118_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output [1:0]grp_start_backoff_bk_fu_191_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [4:0]\ap_CS_fsm_reg[16]_0 ;
  input grp_start_backoff_bk_fu_191_ap_start_reg;
  input [2:0]current_txop_holder_i;
  input [1:0]current_txop_holder_6_reg_384;
  input grp_fu_211_p2;
  input grp_start_tx_fu_119_ap_done;
  input idle_waited_0_reg_109;
  input \rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[1] ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[2] ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3] ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4] ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5] ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6] ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7] ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8] ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9] ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10] ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11] ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12] ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13] ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14] ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15] ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16] ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17] ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18] ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19] ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20] ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21] ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22] ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23] ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24] ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25] ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26] ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27] ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28] ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29] ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30] ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31] ;
  input \rand_state_reg[31]_0 ;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input \bk_backoff_counter_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input tmp_9_reg_372;
  input icmp_ln304_reg_376;
  input [8:0]\divisor0_reg[9] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__3_n_1 ;
  wire \ap_CS_fsm[1]_i_3__2_n_1 ;
  wire \ap_CS_fsm[1]_i_4__2_n_1 ;
  wire \ap_CS_fsm[1]_i_5__2_n_1 ;
  wire \ap_CS_fsm[1]_i_6__2_n_1 ;
  wire \ap_CS_fsm[1]_i_7__2_n_1 ;
  wire \ap_CS_fsm[1]_i_8__2_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire [4:0]\ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm118_out;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [1:0]current_txop_holder_6_reg_384;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_0_sn_1;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire grp_fu_211_p2;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_start_backoff_bk_fu_191_ap_ready;
  wire grp_start_backoff_bk_fu_191_ap_start_reg;
  wire [1:0]grp_start_backoff_bk_fu_191_ap_start_reg_reg;
  wire grp_start_tx_fu_119_ap_done;
  wire [0:0]high_2_reg_166;
  wire icmp_ln304_reg_376;
  wire idle_waited_0_reg_109;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[31]_i_24_n_1 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_9_reg_372;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__1_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__1_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__1_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__1_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  assign current_txop_holder_i_0_sp_1 = current_txop_holder_i_0_sn_1;
  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(grp_start_backoff_bk_fu_191_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(grp_start_backoff_bk_fu_191_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I3(icmp_ln304_reg_376),
        .I4(tmp_9_reg_372),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4F44FFFF4F444444)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(grp_fu_211_p2),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(grp_start_tx_fu_119_ap_done),
        .I3(\ap_CS_fsm_reg[16]_0 [4]),
        .I4(idle_waited_0_reg_109),
        .I5(\ap_CS_fsm_reg[16]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[16]_i_3__0 
       (.I0(\ap_CS_fsm_reg[16]_0 [2]),
        .I1(tmp_9_reg_372),
        .I2(icmp_ln304_reg_376),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_start_backoff_bk_fu_191_ap_ready),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_bk_fu_191_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm[1]_i_2__3_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__2_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__2_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__2_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__2 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__2 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__2_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__2 
       (.I0(\ap_CS_fsm[1]_i_6__2_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__2_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__2_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__2 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__2 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__2 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \bk_backoff_counter[9]_i_5 
       (.I0(\bk_backoff_counter_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \current_txop_holder_6_reg_384[0]_i_1 
       (.I0(current_txop_holder_i[0]),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(current_txop_holder_6_reg_384[0]),
        .O(current_txop_holder_i_0_sn_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \current_txop_holder_6_reg_384[1]_i_1 
       (.I0(current_txop_holder_i[1]),
        .I1(\ap_CS_fsm_reg[13]_0 ),
        .I2(current_txop_holder_6_reg_384[1]),
        .O(current_txop_holder_i_1_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1__1
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_bk_fu_191_ap_start_reg_i_1
       (.I0(grp_start_backoff_bk_fu_191_ap_ready),
        .I1(\ap_CS_fsm_reg[16]_0 [3]),
        .I2(\ap_CS_fsm_reg[16]_0 [1]),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_bk_fu_191_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(grp_start_backoff_bk_fu_191_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    grp_start_tx_fu_119_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(current_txop_holder_i[0]),
        .I2(current_txop_holder_i[2]),
        .I3(current_txop_holder_i[1]),
        .O(ap_NS_fsm118_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[0]_i_4 
       (.I0(\rand_state_reg[0] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[0]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[0]),
        .I5(\rand_state_reg[0]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[10]_i_4 
       (.I0(\rand_state_reg[10] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[10]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[10]),
        .I5(\rand_state_reg[10]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[11]_i_4 
       (.I0(\rand_state_reg[11] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[11]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[11]),
        .I5(\rand_state_reg[11]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[12]_i_4 
       (.I0(\rand_state_reg[12] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[12]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[12]),
        .I5(\rand_state_reg[12]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[13]_i_4 
       (.I0(\rand_state_reg[13] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[13]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[13]),
        .I5(\rand_state_reg[13]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[14]_i_4 
       (.I0(\rand_state_reg[14] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[14]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[14]),
        .I5(\rand_state_reg[14]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[15]_i_4 
       (.I0(\rand_state_reg[15] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[15]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[15]),
        .I5(\rand_state_reg[15]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[16]_i_4 
       (.I0(\rand_state_reg[16] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[16]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[16]),
        .I5(\rand_state_reg[16]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[17]_i_4 
       (.I0(\rand_state_reg[17] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[17]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[17]),
        .I5(\rand_state_reg[17]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[18]_i_4 
       (.I0(\rand_state_reg[18] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[18]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[18]),
        .I5(\rand_state_reg[18]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[19]_i_4 
       (.I0(\rand_state_reg[19] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[19]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[19]),
        .I5(\rand_state_reg[19]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[1]_i_4 
       (.I0(\rand_state_reg[1] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[1]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[1]),
        .I5(\rand_state_reg[1]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[20]_i_4 
       (.I0(\rand_state_reg[20] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[20]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[20]),
        .I5(\rand_state_reg[20]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[21]_i_4 
       (.I0(\rand_state_reg[21] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[21]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[21]),
        .I5(\rand_state_reg[21]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[22]_i_4 
       (.I0(\rand_state_reg[22] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[22]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[22]),
        .I5(\rand_state_reg[22]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[23]_i_4 
       (.I0(\rand_state_reg[23] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[23]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[23]),
        .I5(\rand_state_reg[23]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[24]_i_4 
       (.I0(\rand_state_reg[24] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[24]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[24]),
        .I5(\rand_state_reg[24]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[25]_i_4 
       (.I0(\rand_state_reg[25] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[25]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[25]),
        .I5(\rand_state_reg[25]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[26]_i_4 
       (.I0(\rand_state_reg[26] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[26]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[26]),
        .I5(\rand_state_reg[26]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[27]_i_4 
       (.I0(\rand_state_reg[27] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[27]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[27]),
        .I5(\rand_state_reg[27]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[28]_i_4 
       (.I0(\rand_state_reg[28] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[28]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[28]),
        .I5(\rand_state_reg[28]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[29]_i_4 
       (.I0(\rand_state_reg[29] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[29]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[29]),
        .I5(\rand_state_reg[29]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[2]_i_4 
       (.I0(\rand_state_reg[2] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[2]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[2]),
        .I5(\rand_state_reg[2]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[30]_i_4 
       (.I0(\rand_state_reg[30] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[30]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[30]),
        .I5(\rand_state_reg[30]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \rand_state[31]_i_23 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[16]_0 [2]),
        .I2(tmp_9_reg_372),
        .I3(icmp_ln304_reg_376),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rand_state[31]_i_24 
       (.I0(\ap_CS_fsm_reg[1]_1 [1]),
        .I1(Q),
        .O(\rand_state[31]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[31]_i_9 
       (.I0(\rand_state_reg[31] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[31]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[31]),
        .I5(\rand_state_reg[31]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[3]_i_4 
       (.I0(\rand_state_reg[3] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[3]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[3]),
        .I5(\rand_state_reg[3]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[4]_i_4 
       (.I0(\rand_state_reg[4] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[4]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[4]),
        .I5(\rand_state_reg[4]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[5]_i_4 
       (.I0(\rand_state_reg[5] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[5]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[5]),
        .I5(\rand_state_reg[5]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[6]_i_4 
       (.I0(\rand_state_reg[6] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[6]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[6]),
        .I5(\rand_state_reg[6]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[7]_i_4 
       (.I0(\rand_state_reg[7] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[7]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[7]),
        .I5(\rand_state_reg[7]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[8]_i_4 
       (.I0(\rand_state_reg[8] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[8]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[8]),
        .I5(\rand_state_reg[8]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \rand_state[9]_i_4 
       (.I0(\rand_state_reg[9] ),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(grp_fu_144_p0[9]),
        .I3(\rand_state[31]_i_24_n_1 ),
        .I4(p[9]),
        .I5(\rand_state_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_rand_state_o[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__1_n_1 ,\trunc_ln14_reg_176[30]_i_4__1_n_1 ,\trunc_ln14_reg_176[30]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__1 (\trunc_ln14_reg_176[30]_i_34__2_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__1_0 (\trunc_ln14_reg_176[3]_i_7__2_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__2 (\trunc_ln14_reg_176[3]_i_8__2_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__2_0 (\trunc_ln14_reg_176[3]_i_9__2_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__2_1 (\trunc_ln14_reg_176[30]_i_36__2_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__1 (\trunc_ln14_reg_176[30]_i_35__2_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__1_n_1 ,\trunc_ln14_reg_176[11]_i_3__1_n_1 ,\trunc_ln14_reg_176[11]_i_4__1_n_1 ,\trunc_ln14_reg_176[11]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__1_n_1 ,\trunc_ln14_reg_176[15]_i_3__1_n_1 ,\trunc_ln14_reg_176[15]_i_4__1_n_1 ,\trunc_ln14_reg_176[15]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__1_n_1 ,\trunc_ln14_reg_176[19]_i_3__1_n_1 ,\trunc_ln14_reg_176[19]_i_4__1_n_1 ,\trunc_ln14_reg_176[19]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__1_n_1 ,\trunc_ln14_reg_176[23]_i_3__1_n_1 ,\trunc_ln14_reg_176[23]_i_4__1_n_1 ,\trunc_ln14_reg_176[23]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__1_n_1 ,\trunc_ln14_reg_176[27]_i_3__1_n_1 ,\trunc_ln14_reg_176[27]_i_4__1_n_1 ,\trunc_ln14_reg_176[27]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__1_n_1 ,\trunc_ln14_reg_176[3]_i_3__1_n_1 ,\trunc_ln14_reg_176[3]_i_4__1_n_1 ,\trunc_ln14_reg_176[3]_i_5__1_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__1_n_1 ,\trunc_ln14_reg_176[7]_i_3__1_n_1 ,\trunc_ln14_reg_176[7]_i_4__1_n_1 ,\trunc_ln14_reg_176[7]_i_5__1_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,Q}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\ap_CS_fsm_reg[1]_0 ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__1 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__1 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__1 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__1 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__1 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__1 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__1 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__1_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__1 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__1_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__1 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__1 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__1 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__1 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__1_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__1 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__1 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__1 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__1 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__1_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__1 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__1_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__1 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__1 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__1 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__2 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__2 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__2_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__2 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__2_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__1 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__1 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__1 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__1_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__1 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__1_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__1 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__1_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__1 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__1 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__2_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__2 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__2_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__2 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__2_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__2 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__1 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__1_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__1 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__1_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__1 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__1_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__1 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__1_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44
   (\ap_CS_fsm_reg[11]_0 ,
    \icmp_ln304_reg_376_reg[0] ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[5]_0 ,
    \available_spaces_bk_reg[2]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    current_txop_holder_i_1_sp_1,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    \ap_CS_fsm_reg[2]_13 ,
    \ap_CS_fsm_reg[2]_14 ,
    \ap_CS_fsm_reg[2]_15 ,
    \ap_CS_fsm_reg[2]_16 ,
    \ap_CS_fsm_reg[2]_17 ,
    \ap_CS_fsm_reg[2]_18 ,
    \ap_CS_fsm_reg[2]_19 ,
    \ap_CS_fsm_reg[2]_20 ,
    \ap_CS_fsm_reg[2]_21 ,
    \ap_CS_fsm_reg[2]_22 ,
    \ap_CS_fsm_reg[2]_23 ,
    \ap_CS_fsm_reg[2]_24 ,
    \ap_CS_fsm_reg[2]_25 ,
    \ap_CS_fsm_reg[2]_26 ,
    \ap_CS_fsm_reg[2]_27 ,
    \ap_CS_fsm_reg[2]_28 ,
    \ap_CS_fsm_reg[2]_29 ,
    \ap_CS_fsm_reg[2]_30 ,
    \ap_CS_fsm_reg[2]_31 ,
    \ap_CS_fsm_reg[2]_32 ,
    grp_start_backoff_be_fu_178_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    Q,
    grp_start_backoff_be_fu_178_ap_start_reg,
    icmp_ln304_reg_376,
    available_spaces_bk,
    \icmp_ln304_reg_376_reg[0]_0 ,
    tmp_9_reg_372,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter_reg[0]_1 ,
    \bk_backoff_counter_reg[0]_2 ,
    \rand_state_reg[0] ,
    rand_state_o_ap_vld,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \ap_CS_fsm_reg[13]_0 ,
    current_txop_holder_i,
    icmp_ln305_reg_380,
    \rand_state_reg[0]_2 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    \ap_CS_fsm_reg[13]_1 ,
    tmp_7_reg_360,
    icmp_ln286_reg_364,
    \rand_state_reg[0]_3 ,
    \rand_state_reg[0]_4 ,
    \rand_state_reg[0]_5 ,
    \rand_state[0]_i_8 ,
    \divisor0_reg[9] );
  output \ap_CS_fsm_reg[11]_0 ;
  output \icmp_ln304_reg_376_reg[0] ;
  output \available_spaces_bk_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \available_spaces_bk_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]D;
  output current_txop_holder_i_1_sp_1;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[2]_6 ;
  output \ap_CS_fsm_reg[2]_7 ;
  output \ap_CS_fsm_reg[2]_8 ;
  output \ap_CS_fsm_reg[2]_9 ;
  output \ap_CS_fsm_reg[2]_10 ;
  output \ap_CS_fsm_reg[2]_11 ;
  output \ap_CS_fsm_reg[2]_12 ;
  output \ap_CS_fsm_reg[2]_13 ;
  output \ap_CS_fsm_reg[2]_14 ;
  output \ap_CS_fsm_reg[2]_15 ;
  output \ap_CS_fsm_reg[2]_16 ;
  output \ap_CS_fsm_reg[2]_17 ;
  output \ap_CS_fsm_reg[2]_18 ;
  output \ap_CS_fsm_reg[2]_19 ;
  output \ap_CS_fsm_reg[2]_20 ;
  output \ap_CS_fsm_reg[2]_21 ;
  output \ap_CS_fsm_reg[2]_22 ;
  output \ap_CS_fsm_reg[2]_23 ;
  output \ap_CS_fsm_reg[2]_24 ;
  output \ap_CS_fsm_reg[2]_25 ;
  output \ap_CS_fsm_reg[2]_26 ;
  output \ap_CS_fsm_reg[2]_27 ;
  output \ap_CS_fsm_reg[2]_28 ;
  output \ap_CS_fsm_reg[2]_29 ;
  output \ap_CS_fsm_reg[2]_30 ;
  output \ap_CS_fsm_reg[2]_31 ;
  output \ap_CS_fsm_reg[2]_32 ;
  output [1:0]grp_start_backoff_be_fu_178_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [6:0]Q;
  input grp_start_backoff_be_fu_178_ap_start_reg;
  input icmp_ln304_reg_376;
  input [0:0]available_spaces_bk;
  input \icmp_ln304_reg_376_reg[0]_0 ;
  input tmp_9_reg_372;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]\bk_backoff_counter_reg[0]_0 ;
  input \bk_backoff_counter_reg[0]_1 ;
  input \bk_backoff_counter_reg[0]_2 ;
  input \rand_state_reg[0] ;
  input rand_state_o_ap_vld;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \ap_CS_fsm_reg[13]_0 ;
  input [2:0]current_txop_holder_i;
  input icmp_ln305_reg_380;
  input \rand_state_reg[0]_2 ;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input \ap_CS_fsm_reg[13]_1 ;
  input tmp_7_reg_360;
  input icmp_ln286_reg_364;
  input [0:0]\rand_state_reg[0]_3 ;
  input \rand_state_reg[0]_4 ;
  input \rand_state_reg[0]_5 ;
  input \rand_state[0]_i_8 ;
  input [8:0]\divisor0_reg[9] ;

  wire [2:0]D;
  wire [6:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__2_n_1 ;
  wire \ap_CS_fsm[1]_i_3__1_n_1 ;
  wire \ap_CS_fsm[1]_i_4__1_n_1 ;
  wire \ap_CS_fsm[1]_i_5__1_n_1 ;
  wire \ap_CS_fsm[1]_i_6__1_n_1 ;
  wire \ap_CS_fsm[1]_i_7__1_n_1 ;
  wire \ap_CS_fsm[1]_i_8__1_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_13 ;
  wire \ap_CS_fsm_reg[2]_14 ;
  wire \ap_CS_fsm_reg[2]_15 ;
  wire \ap_CS_fsm_reg[2]_16 ;
  wire \ap_CS_fsm_reg[2]_17 ;
  wire \ap_CS_fsm_reg[2]_18 ;
  wire \ap_CS_fsm_reg[2]_19 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_20 ;
  wire \ap_CS_fsm_reg[2]_21 ;
  wire \ap_CS_fsm_reg[2]_22 ;
  wire \ap_CS_fsm_reg[2]_23 ;
  wire \ap_CS_fsm_reg[2]_24 ;
  wire \ap_CS_fsm_reg[2]_25 ;
  wire \ap_CS_fsm_reg[2]_26 ;
  wire \ap_CS_fsm_reg[2]_27 ;
  wire \ap_CS_fsm_reg[2]_28 ;
  wire \ap_CS_fsm_reg[2]_29 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_30 ;
  wire \ap_CS_fsm_reg[2]_31 ;
  wire \ap_CS_fsm_reg[2]_32 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_state11_on_subcall_done;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_bk;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire [0:0]\bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[0]_1 ;
  wire \bk_backoff_counter_reg[0]_2 ;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_start_backoff_be_fu_178_ap_ready;
  wire grp_start_backoff_be_fu_178_ap_start_reg;
  wire [1:0]grp_start_backoff_be_fu_178_ap_start_reg_reg;
  wire grp_start_backoff_be_fu_178_rand_state_o_ap_vld;
  wire [0:0]high_2_reg_166;
  wire icmp_ln286_reg_364;
  wire icmp_ln304_reg_376;
  wire \icmp_ln304_reg_376_reg[0] ;
  wire \icmp_ln304_reg_376_reg[0]_0 ;
  wire icmp_ln305_reg_380;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_8 ;
  wire \rand_state[31]_i_28_n_1 ;
  wire \rand_state[31]_i_4_n_1 ;
  wire rand_state_o_ap_vld;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire \rand_state_reg[0]_2 ;
  wire [0:0]\rand_state_reg[0]_3 ;
  wire \rand_state_reg[0]_4 ;
  wire \rand_state_reg[0]_5 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_7_reg_360;
  wire tmp_9_reg_372;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__0_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__1_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__1_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__0_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__0_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_start_backoff_be_fu_178_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(grp_start_backoff_be_fu_178_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[10]_i_2__0 
       (.I0(grp_start_backoff_be_fu_178_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(grp_start_backoff_be_fu_178_ap_start_reg),
        .I3(icmp_ln286_reg_364),
        .I4(tmp_7_reg_360),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \ap_CS_fsm[12]_i_1__4 
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[0]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \ap_CS_fsm[13]_i_1__0 
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(Q[5]),
        .I3(\ap_CS_fsm_reg[13]_1 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[14]_i_1__4 
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[0]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[14]_i_3__0 
       (.I0(Q[2]),
        .I1(tmp_7_reg_360),
        .I2(icmp_ln286_reg_364),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_start_backoff_be_fu_178_ap_ready),
        .O(ap_block_state11_on_subcall_done));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(grp_start_backoff_be_fu_178_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_be_fu_178_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm[1]_i_2__2_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__1_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__1_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__1_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__1_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__1 
       (.I0(\ap_CS_fsm[1]_i_6__1_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__1_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__1_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__1 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__1 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__1 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \be_backoff_counter[9]_i_4 
       (.I0(\rand_state_reg[0]_2 ),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    \bk_backoff_counter[9]_i_1 
       (.I0(\bk_backoff_counter_reg[0] ),
        .I1(\bk_backoff_counter_reg[0]_0 ),
        .I2(\available_spaces_bk_reg[2]_0 ),
        .I3(\bk_backoff_counter_reg[0]_1 ),
        .I4(\bk_backoff_counter_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \bk_backoff_counter[9]_i_4 
       (.I0(ap_block_state11_on_subcall_done),
        .I1(available_spaces_bk),
        .I2(\icmp_ln304_reg_376_reg[0]_0 ),
        .O(\available_spaces_bk_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1__0
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_be_fu_178_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_be_fu_178_ap_start_reg_i_1
       (.I0(grp_start_backoff_be_fu_178_ap_ready),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .O(\ap_CS_fsm_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_be_fu_178_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(grp_start_backoff_be_fu_178_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln304_reg_376[0]_i_1 
       (.I0(icmp_ln304_reg_376),
        .I1(available_spaces_bk),
        .I2(ap_block_state11_on_subcall_done),
        .I3(\icmp_ln304_reg_376_reg[0]_0 ),
        .O(\icmp_ln304_reg_376_reg[0] ));
  LUT6 #(
    .INIT(64'h7777777F00000008)) 
    \icmp_ln305_reg_380[0]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_0 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[1]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(icmp_ln305_reg_380),
        .O(current_txop_holder_i_1_sn_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[0]_i_7 
       (.I0(grp_fu_144_p0[0]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[0]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[10]_i_7 
       (.I0(grp_fu_144_p0[10]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[10]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_10 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[11]_i_7 
       (.I0(grp_fu_144_p0[11]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[11]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_11 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[12]_i_7 
       (.I0(grp_fu_144_p0[12]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[12]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_12 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[13]_i_7 
       (.I0(grp_fu_144_p0[13]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[13]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_13 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[14]_i_7 
       (.I0(grp_fu_144_p0[14]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[14]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_14 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[15]_i_7 
       (.I0(grp_fu_144_p0[15]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[15]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_15 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[16]_i_7 
       (.I0(grp_fu_144_p0[16]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[16]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_16 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[17]_i_7 
       (.I0(grp_fu_144_p0[17]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[17]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_17 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[18]_i_7 
       (.I0(grp_fu_144_p0[18]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[18]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_18 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[19]_i_7 
       (.I0(grp_fu_144_p0[19]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[19]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_19 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[1]_i_7 
       (.I0(grp_fu_144_p0[1]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[1]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[20]_i_7 
       (.I0(grp_fu_144_p0[20]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[20]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_20 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[21]_i_7 
       (.I0(grp_fu_144_p0[21]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[21]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_21 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[22]_i_7 
       (.I0(grp_fu_144_p0[22]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[22]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_22 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[23]_i_7 
       (.I0(grp_fu_144_p0[23]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[23]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_23 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[24]_i_7 
       (.I0(grp_fu_144_p0[24]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[24]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_24 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[25]_i_7 
       (.I0(grp_fu_144_p0[25]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[25]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_25 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[26]_i_7 
       (.I0(grp_fu_144_p0[26]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[26]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_26 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[27]_i_7 
       (.I0(grp_fu_144_p0[27]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[27]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_27 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[28]_i_7 
       (.I0(grp_fu_144_p0[28]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[28]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_28 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[29]_i_7 
       (.I0(grp_fu_144_p0[29]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[29]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_29 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[2]_i_7 
       (.I0(grp_fu_144_p0[2]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[2]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[30]_i_7 
       (.I0(grp_fu_144_p0[30]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[30]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_30 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEAEAA)) 
    \rand_state[31]_i_1 
       (.I0(\rand_state_reg[0] ),
        .I1(\bk_backoff_counter_reg[0]_0 ),
        .I2(\rand_state[31]_i_4_n_1 ),
        .I3(rand_state_o_ap_vld),
        .I4(\rand_state_reg[0]_0 ),
        .I5(\rand_state_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \rand_state[31]_i_10 
       (.I0(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I1(icmp_ln286_reg_364),
        .I2(tmp_7_reg_360),
        .I3(Q[2]),
        .I4(\rand_state[0]_i_8 ),
        .O(\ap_CS_fsm_reg[2]_32 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[31]_i_22 
       (.I0(grp_fu_144_p0[31]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[31]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_31 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rand_state[31]_i_28 
       (.I0(Q[2]),
        .I1(tmp_7_reg_360),
        .I2(icmp_ln286_reg_364),
        .I3(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .O(\rand_state[31]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'h2A002AAAAAAAAAAA)) 
    \rand_state[31]_i_4 
       (.I0(\ap_CS_fsm_reg[2]_32 ),
        .I1(Q[0]),
        .I2(\rand_state_reg[0]_3 ),
        .I3(\rand_state_reg[0]_4 ),
        .I4(\rand_state_reg[0]_5 ),
        .I5(\rand_state_reg[0]_2 ),
        .O(\rand_state[31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[3]_i_7 
       (.I0(grp_fu_144_p0[3]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[3]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[4]_i_7 
       (.I0(grp_fu_144_p0[4]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[4]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_4 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[5]_i_7 
       (.I0(grp_fu_144_p0[5]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[5]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_5 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[6]_i_7 
       (.I0(grp_fu_144_p0[6]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[6]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_6 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[7]_i_7 
       (.I0(grp_fu_144_p0[7]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[7]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_7 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[8]_i_7 
       (.I0(grp_fu_144_p0[8]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[8]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_8 ));
  LUT5 #(
    .INIT(32'h0000BF80)) 
    \rand_state[9]_i_7 
       (.I0(grp_fu_144_p0[9]),
        .I1(grp_start_backoff_be_fu_178_rand_state_o_ap_vld),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[9]),
        .I4(\rand_state[31]_i_28_n_1 ),
        .O(\ap_CS_fsm_reg[2]_9 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__0_n_1 ,\trunc_ln14_reg_176[30]_i_4__0_n_1 ,\trunc_ln14_reg_176[30]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__0 (\trunc_ln14_reg_176[30]_i_34__1_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__0_0 (\trunc_ln14_reg_176[3]_i_7__1_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__1 (\trunc_ln14_reg_176[3]_i_8__1_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__1_0 (\trunc_ln14_reg_176[3]_i_9__1_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__1_1 (\trunc_ln14_reg_176[30]_i_36__1_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__0 (\trunc_ln14_reg_176[30]_i_35__1_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__0_n_1 ,\trunc_ln14_reg_176[11]_i_3__0_n_1 ,\trunc_ln14_reg_176[11]_i_4__0_n_1 ,\trunc_ln14_reg_176[11]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__0_n_1 ,\trunc_ln14_reg_176[15]_i_3__0_n_1 ,\trunc_ln14_reg_176[15]_i_4__0_n_1 ,\trunc_ln14_reg_176[15]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__0_n_1 ,\trunc_ln14_reg_176[19]_i_3__0_n_1 ,\trunc_ln14_reg_176[19]_i_4__0_n_1 ,\trunc_ln14_reg_176[19]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__0_n_1 ,\trunc_ln14_reg_176[23]_i_3__0_n_1 ,\trunc_ln14_reg_176[23]_i_4__0_n_1 ,\trunc_ln14_reg_176[23]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__0_n_1 ,\trunc_ln14_reg_176[27]_i_3__0_n_1 ,\trunc_ln14_reg_176[27]_i_4__0_n_1 ,\trunc_ln14_reg_176[27]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__0_n_1 ,\trunc_ln14_reg_176[3]_i_3__0_n_1 ,\trunc_ln14_reg_176[3]_i_4__0_n_1 ,\trunc_ln14_reg_176[3]_i_5__0_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__0_n_1 ,\trunc_ln14_reg_176[7]_i_3__0_n_1 ,\trunc_ln14_reg_176[7]_i_4__0_n_1 ,\trunc_ln14_reg_176[7]_i_5__0_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,grp_start_backoff_be_fu_178_rand_state_o_ap_vld}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_9_reg_372[0]_i_1 
       (.I0(available_spaces_bk),
        .I1(ap_block_state11_on_subcall_done),
        .I2(tmp_9_reg_372),
        .O(\available_spaces_bk_reg[2] ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__0 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__0 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__0 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__0 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__0 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__0 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__0 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__0_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__0 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__0 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__0 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__0 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__0 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__0_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__0 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__0 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__0 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__0 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__0 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__0 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__0 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__0 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__1 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__1 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__1_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__1 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__1_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__0 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__0 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__0 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__0 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__0 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__0 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__0 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__1_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__1 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__1_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__1 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__1_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__1 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__1_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__0 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__0 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__0 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__0_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__0 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__0_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_51
   (r_stage_reg_r_29,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    E,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[4]_2 ,
    \ap_CS_fsm_reg[4]_3 ,
    \ap_CS_fsm_reg[4]_4 ,
    \ap_CS_fsm_reg[4]_5 ,
    \ap_CS_fsm_reg[4]_6 ,
    \ap_CS_fsm_reg[4]_7 ,
    \ap_CS_fsm_reg[4]_8 ,
    \ap_CS_fsm_reg[4]_9 ,
    \ap_CS_fsm_reg[4]_10 ,
    \ap_CS_fsm_reg[4]_11 ,
    \ap_CS_fsm_reg[4]_12 ,
    \ap_CS_fsm_reg[4]_13 ,
    \ap_CS_fsm_reg[4]_14 ,
    \ap_CS_fsm_reg[4]_15 ,
    \ap_CS_fsm_reg[4]_16 ,
    \ap_CS_fsm_reg[4]_17 ,
    \ap_CS_fsm_reg[4]_18 ,
    \ap_CS_fsm_reg[4]_19 ,
    \ap_CS_fsm_reg[4]_20 ,
    \ap_CS_fsm_reg[4]_21 ,
    \ap_CS_fsm_reg[4]_22 ,
    \ap_CS_fsm_reg[4]_23 ,
    \ap_CS_fsm_reg[4]_24 ,
    \ap_CS_fsm_reg[4]_25 ,
    \ap_CS_fsm_reg[4]_26 ,
    \ap_CS_fsm_reg[4]_27 ,
    \ap_CS_fsm_reg[4]_28 ,
    \ap_CS_fsm_reg[4]_29 ,
    \ap_CS_fsm_reg[4]_30 ,
    \ap_CS_fsm_reg[4]_31 ,
    \ap_CS_fsm_reg[4]_32 ,
    \ap_CS_fsm_reg[14]_0 ,
    \ap_CS_fsm_reg[4]_33 ,
    D,
    grp_backoff_vo_fu_153_ap_start_reg_reg,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \ap_CS_fsm_reg[37]_0 ,
    ap_rst,
    ap_clk,
    p,
    \current_txop_holder_o[0]_INST_0_i_2 ,
    idle_waited_0_reg_109,
    grp_backoff_vo_fu_153_ap_start_reg,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[0]_0 ,
    \vo_backoff_counter_reg[0]_1 ,
    icmp_ln255_reg_84,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter[7]_i_2 ,
    available_spaces_vo,
    current_txop_holder_i,
    \current_txop_holder_o[1]_INST_0_i_2 ,
    \vo_backoff_counter[0]_i_3 ,
    \vo_backoff_counter_reg[0]_2 ,
    \vo_backoff_counter[1]_i_3 ,
    \vo_backoff_counter[1]_i_3_0 ,
    \vo_backoff_counter[2]_i_3 ,
    \vo_backoff_counter[2]_i_3_0 ,
    \vo_backoff_counter[3]_i_3 ,
    \vo_backoff_counter[5]_i_4 ,
    grp_random_int_gen_fu_32_ap_start_reg_reg,
    grp_random_int_gen_fu_32_ap_start_reg_reg_0,
    \vo_backoff_counter[9]_i_7 );
  output r_stage_reg_r_29;
  output [0:0]Q;
  output \ap_CS_fsm_reg[3]_0 ;
  output [0:0]E;
  output [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output \ap_CS_fsm_reg[4]_2 ;
  output \ap_CS_fsm_reg[4]_3 ;
  output \ap_CS_fsm_reg[4]_4 ;
  output \ap_CS_fsm_reg[4]_5 ;
  output \ap_CS_fsm_reg[4]_6 ;
  output \ap_CS_fsm_reg[4]_7 ;
  output \ap_CS_fsm_reg[4]_8 ;
  output \ap_CS_fsm_reg[4]_9 ;
  output \ap_CS_fsm_reg[4]_10 ;
  output \ap_CS_fsm_reg[4]_11 ;
  output \ap_CS_fsm_reg[4]_12 ;
  output \ap_CS_fsm_reg[4]_13 ;
  output \ap_CS_fsm_reg[4]_14 ;
  output \ap_CS_fsm_reg[4]_15 ;
  output \ap_CS_fsm_reg[4]_16 ;
  output \ap_CS_fsm_reg[4]_17 ;
  output \ap_CS_fsm_reg[4]_18 ;
  output \ap_CS_fsm_reg[4]_19 ;
  output \ap_CS_fsm_reg[4]_20 ;
  output \ap_CS_fsm_reg[4]_21 ;
  output \ap_CS_fsm_reg[4]_22 ;
  output \ap_CS_fsm_reg[4]_23 ;
  output \ap_CS_fsm_reg[4]_24 ;
  output \ap_CS_fsm_reg[4]_25 ;
  output \ap_CS_fsm_reg[4]_26 ;
  output \ap_CS_fsm_reg[4]_27 ;
  output \ap_CS_fsm_reg[4]_28 ;
  output \ap_CS_fsm_reg[4]_29 ;
  output \ap_CS_fsm_reg[4]_30 ;
  output \ap_CS_fsm_reg[4]_31 ;
  output \ap_CS_fsm_reg[4]_32 ;
  output \ap_CS_fsm_reg[14]_0 ;
  output \ap_CS_fsm_reg[4]_33 ;
  output [1:0]D;
  output [1:0]grp_backoff_vo_fu_153_ap_start_reg_reg;
  output [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_rst;
  input ap_clk;
  input [31:0]p;
  input [4:0]\current_txop_holder_o[0]_INST_0_i_2 ;
  input idle_waited_0_reg_109;
  input grp_backoff_vo_fu_153_ap_start_reg;
  input [0:0]\vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[0]_0 ;
  input \vo_backoff_counter_reg[0]_1 ;
  input icmp_ln255_reg_84;
  input \ap_CS_fsm_reg[0]_0 ;
  input [1:0]\ap_CS_fsm_reg[0]_1 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [9:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter[7]_i_2 ;
  input [0:0]available_spaces_vo;
  input [0:0]current_txop_holder_i;
  input \current_txop_holder_o[1]_INST_0_i_2 ;
  input \vo_backoff_counter[0]_i_3 ;
  input \vo_backoff_counter_reg[0]_2 ;
  input \vo_backoff_counter[1]_i_3 ;
  input \vo_backoff_counter[1]_i_3_0 ;
  input \vo_backoff_counter[2]_i_3 ;
  input \vo_backoff_counter[2]_i_3_0 ;
  input \vo_backoff_counter[3]_i_3 ;
  input \vo_backoff_counter[5]_i_4 ;
  input grp_random_int_gen_fu_32_ap_start_reg_reg;
  input grp_random_int_gen_fu_32_ap_start_reg_reg_0;
  input \vo_backoff_counter[9]_i_7 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__0_n_1 ;
  wire \ap_CS_fsm[1]_i_2_n_1 ;
  wire \ap_CS_fsm[1]_i_3_n_1 ;
  wire \ap_CS_fsm[1]_i_4_n_1 ;
  wire \ap_CS_fsm[1]_i_5_n_1 ;
  wire \ap_CS_fsm[1]_i_6_n_1 ;
  wire \ap_CS_fsm[1]_i_7_n_1 ;
  wire \ap_CS_fsm[1]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_10 ;
  wire \ap_CS_fsm_reg[4]_11 ;
  wire \ap_CS_fsm_reg[4]_12 ;
  wire \ap_CS_fsm_reg[4]_13 ;
  wire \ap_CS_fsm_reg[4]_14 ;
  wire \ap_CS_fsm_reg[4]_15 ;
  wire \ap_CS_fsm_reg[4]_16 ;
  wire \ap_CS_fsm_reg[4]_17 ;
  wire \ap_CS_fsm_reg[4]_18 ;
  wire \ap_CS_fsm_reg[4]_19 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire \ap_CS_fsm_reg[4]_20 ;
  wire \ap_CS_fsm_reg[4]_21 ;
  wire \ap_CS_fsm_reg[4]_22 ;
  wire \ap_CS_fsm_reg[4]_23 ;
  wire \ap_CS_fsm_reg[4]_24 ;
  wire \ap_CS_fsm_reg[4]_25 ;
  wire \ap_CS_fsm_reg[4]_26 ;
  wire \ap_CS_fsm_reg[4]_27 ;
  wire \ap_CS_fsm_reg[4]_28 ;
  wire \ap_CS_fsm_reg[4]_29 ;
  wire \ap_CS_fsm_reg[4]_3 ;
  wire \ap_CS_fsm_reg[4]_30 ;
  wire \ap_CS_fsm_reg[4]_31 ;
  wire \ap_CS_fsm_reg[4]_32 ;
  wire \ap_CS_fsm_reg[4]_33 ;
  wire \ap_CS_fsm_reg[4]_4 ;
  wire \ap_CS_fsm_reg[4]_5 ;
  wire \ap_CS_fsm_reg[4]_6 ;
  wire \ap_CS_fsm_reg[4]_7 ;
  wire \ap_CS_fsm_reg[4]_8 ;
  wire \ap_CS_fsm_reg[4]_9 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_vo;
  wire [0:0]current_txop_holder_i;
  wire [4:0]\current_txop_holder_o[0]_INST_0_i_2 ;
  wire \current_txop_holder_o[1]_INST_0_i_2 ;
  wire grp_backoff_vo_fu_153_ap_start_reg;
  wire [1:0]grp_backoff_vo_fu_153_ap_start_reg_reg;
  wire grp_backoff_vo_fu_153_current_txop_holder_ap_vld;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [31:0]grp_fu_144_p0;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld;
  wire grp_random_int_gen_fu_32_ap_ready;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg;
  wire grp_random_int_gen_fu_32_ap_start_reg_reg_0;
  wire [0:0]high_2_reg_166;
  wire icmp_ln255_reg_84;
  wire idle_waited_0_reg_109;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire r_stage_reg_r_29;
  wire \rand_state[31]_i_32_n_1 ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire \vo_backoff_counter[0]_i_3 ;
  wire \vo_backoff_counter[0]_i_5_n_1 ;
  wire \vo_backoff_counter[1]_i_3 ;
  wire \vo_backoff_counter[1]_i_3_0 ;
  wire \vo_backoff_counter[1]_i_5_n_1 ;
  wire \vo_backoff_counter[2]_i_3 ;
  wire \vo_backoff_counter[2]_i_3_0 ;
  wire \vo_backoff_counter[2]_i_5_n_1 ;
  wire \vo_backoff_counter[3]_i_3 ;
  wire \vo_backoff_counter[3]_i_5_n_1 ;
  wire \vo_backoff_counter[4]_i_6_n_1 ;
  wire \vo_backoff_counter[5]_i_4 ;
  wire \vo_backoff_counter[5]_i_6_n_1 ;
  wire \vo_backoff_counter[6]_i_6_n_1 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter[7]_i_6_n_1 ;
  wire \vo_backoff_counter[8]_i_5_n_1 ;
  wire \vo_backoff_counter[9]_i_16_n_1 ;
  wire \vo_backoff_counter[9]_i_17_n_1 ;
  wire \vo_backoff_counter[9]_i_21_n_1 ;
  wire \vo_backoff_counter[9]_i_23_n_1 ;
  wire \vo_backoff_counter[9]_i_7 ;
  wire [0:0]\vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[0]_0 ;
  wire \vo_backoff_counter_reg[0]_1 ;
  wire \vo_backoff_counter_reg[0]_2 ;
  wire [9:0]\vo_backoff_counter_reg[9] ;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_backoff_vo_fu_153_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_1 [0]),
        .I2(\ap_CS_fsm[1]_i_2_n_1 ),
        .O(grp_backoff_vo_fu_153_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_32_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2_n_1 ),
        .I1(grp_backoff_vo_fu_153_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0]_1 [0]),
        .O(grp_backoff_vo_fu_153_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h04040004FFFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(icmp_ln255_reg_84),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_32_ap_start_reg),
        .I5(\ap_CS_fsm_reg[0]_1 [1]),
        .O(\ap_CS_fsm[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_32_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_6_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [0]),
        .I1(idle_waited_0_reg_109),
        .I2(grp_backoff_vo_fu_153_ap_start_reg),
        .I3(\ap_CS_fsm_reg[0]_1 [0]),
        .I4(\ap_CS_fsm[1]_i_2_n_1 ),
        .I5(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I1(\ap_CS_fsm[1]_i_2_n_1 ),
        .I2(\ap_CS_fsm_reg[0]_1 [0]),
        .I3(grp_backoff_vo_fu_153_ap_start_reg),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_32_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_32_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    \current_txop_holder_o[0]_INST_0_i_4 
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [4]),
        .I1(current_txop_holder_i),
        .I2(\ap_CS_fsm_reg[4]_33 ),
        .I3(\current_txop_holder_o[0]_INST_0_i_2 [2]),
        .I4(\current_txop_holder_o[0]_INST_0_i_2 [3]),
        .O(\ap_CS_fsm_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h20202220)) 
    \current_txop_holder_o[2]_INST_0_i_6 
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I1(\current_txop_holder_o[1]_INST_0_i_2 ),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    grp_backoff_vo_fu_153_ap_start_reg_i_1
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [0]),
        .I1(idle_waited_0_reg_109),
        .I2(\ap_CS_fsm[1]_i_2_n_1 ),
        .I3(grp_backoff_vo_fu_153_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_random_int_gen_fu_32_ap_start_reg_i_1
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .I1(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[0]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[0]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[0]),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[10]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[10]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[10]),
        .O(\ap_CS_fsm_reg[4]_11 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[11]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[11]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[11]),
        .O(\ap_CS_fsm_reg[4]_12 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[12]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[12]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[12]),
        .O(\ap_CS_fsm_reg[4]_13 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[13]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[13]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[13]),
        .O(\ap_CS_fsm_reg[4]_14 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[14]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[14]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[14]),
        .O(\ap_CS_fsm_reg[4]_15 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[15]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[15]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[15]),
        .O(\ap_CS_fsm_reg[4]_16 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[16]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[16]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[16]),
        .O(\ap_CS_fsm_reg[4]_17 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[17]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[17]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[17]),
        .O(\ap_CS_fsm_reg[4]_18 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[18]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[18]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[18]),
        .O(\ap_CS_fsm_reg[4]_19 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[19]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[19]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[19]),
        .O(\ap_CS_fsm_reg[4]_20 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[1]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[1]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[1]),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[20]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[20]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[20]),
        .O(\ap_CS_fsm_reg[4]_21 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[21]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[21]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[21]),
        .O(\ap_CS_fsm_reg[4]_22 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[22]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[22]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[22]),
        .O(\ap_CS_fsm_reg[4]_23 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[23]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[23]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[23]),
        .O(\ap_CS_fsm_reg[4]_24 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[24]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[24]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[24]),
        .O(\ap_CS_fsm_reg[4]_25 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[25]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[25]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[25]),
        .O(\ap_CS_fsm_reg[4]_26 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[26]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[26]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[26]),
        .O(\ap_CS_fsm_reg[4]_27 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[27]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[27]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[27]),
        .O(\ap_CS_fsm_reg[4]_28 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[28]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[28]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[28]),
        .O(\ap_CS_fsm_reg[4]_29 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[29]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[29]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[29]),
        .O(\ap_CS_fsm_reg[4]_30 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[2]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[2]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[2]),
        .O(\ap_CS_fsm_reg[4]_3 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[30]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[30]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[30]),
        .O(\ap_CS_fsm_reg[4]_31 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[31]_i_29 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[31]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[31]),
        .O(\ap_CS_fsm_reg[4]_32 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \rand_state[31]_i_32 
       (.I0(\ap_CS_fsm_reg[0]_1 [1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(icmp_ln255_reg_84),
        .I3(Q),
        .O(\rand_state[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[3]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[3]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[3]),
        .O(\ap_CS_fsm_reg[4]_4 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[4]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[4]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[4]),
        .O(\ap_CS_fsm_reg[4]_5 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[5]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[5]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[5]),
        .O(\ap_CS_fsm_reg[4]_6 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[6]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[6]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[6]),
        .O(\ap_CS_fsm_reg[4]_7 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[7]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[7]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[7]),
        .O(\ap_CS_fsm_reg[4]_8 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[8]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[8]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[8]),
        .O(\ap_CS_fsm_reg[4]_9 ));
  LUT5 #(
    .INIT(32'hEFFF4000)) 
    \rand_state[9]_i_9 
       (.I0(\rand_state[31]_i_32_n_1 ),
        .I1(grp_fu_144_p0[9]),
        .I2(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I3(Q),
        .I4(p[9]),
        .O(\ap_CS_fsm_reg[4]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3_n_1 ,\trunc_ln14_reg_176[30]_i_4_n_1 ,\trunc_ln14_reg_176[30]_i_5_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[30]_i_34_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[3]_i_7_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14 (\trunc_ln14_reg_176[3]_i_8_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14_0 (\trunc_ln14_reg_176[3]_i_9_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14_1 (\trunc_ln14_reg_176[30]_i_36_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_35_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2_n_1 ,\trunc_ln14_reg_176[11]_i_3_n_1 ,\trunc_ln14_reg_176[11]_i_4_n_1 ,\trunc_ln14_reg_176[11]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2_n_1 ,\trunc_ln14_reg_176[15]_i_3_n_1 ,\trunc_ln14_reg_176[15]_i_4_n_1 ,\trunc_ln14_reg_176[15]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2_n_1 ,\trunc_ln14_reg_176[19]_i_3_n_1 ,\trunc_ln14_reg_176[19]_i_4_n_1 ,\trunc_ln14_reg_176[19]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2_n_1 ,\trunc_ln14_reg_176[23]_i_3_n_1 ,\trunc_ln14_reg_176[23]_i_4_n_1 ,\trunc_ln14_reg_176[23]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2_n_1 ,\trunc_ln14_reg_176[27]_i_3_n_1 ,\trunc_ln14_reg_176[27]_i_4_n_1 ,\trunc_ln14_reg_176[27]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2_n_1 ,\trunc_ln14_reg_176[3]_i_3_n_1 ,\trunc_ln14_reg_176[3]_i_4_n_1 ,\trunc_ln14_reg_176[3]_i_5_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2_n_1 ,\trunc_ln14_reg_176[7]_i_3_n_1 ,\trunc_ln14_reg_176[7]_i_4_n_1 ,\trunc_ln14_reg_176[7]_i_5_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg[7:4]),
        .ap_rst(ap_rst),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .r_stage_reg_r_29(r_stage_reg_r_29),
        .\remd_reg[9] (remd),
        .\vo_backoff_counter[4]_i_2 (\vo_backoff_counter[4]_i_6_n_1 ),
        .\vo_backoff_counter[4]_i_2_0 (\vo_backoff_counter[9]_i_21_n_1 ),
        .\vo_backoff_counter[5]_i_2 (\vo_backoff_counter[5]_i_6_n_1 ),
        .\vo_backoff_counter[6]_i_2 (\vo_backoff_counter[6]_i_6_n_1 ),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[7]_i_6_n_1 ),
        .\vo_backoff_counter_reg[0] (\ap_CS_fsm_reg[4]_0 ),
        .\vo_backoff_counter_reg[0]_0 (\vo_backoff_counter[0]_i_5_n_1 ),
        .\vo_backoff_counter_reg[1] (\vo_backoff_counter[1]_i_5_n_1 ),
        .\vo_backoff_counter_reg[2] (\vo_backoff_counter[2]_i_5_n_1 ),
        .\vo_backoff_counter_reg[3] (\vo_backoff_counter[3]_i_5_n_1 ),
        .\vo_backoff_counter_reg[8] (\vo_backoff_counter[8]_i_5_n_1 ),
        .\vo_backoff_counter_reg[9] ({\vo_backoff_counter_reg[9] [9:8],\vo_backoff_counter_reg[9] [3:0]}),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter[9]_i_16_n_1 ),
        .\vo_backoff_counter_reg[9]_1 (\vo_backoff_counter[9]_i_17_n_1 ));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF88F8888F8888888)) 
    \vo_backoff_counter[0]_i_5 
       (.I0(ap_return_preg[0]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter[0]_i_3 ),
        .I3(\vo_backoff_counter_reg[9] [0]),
        .I4(\vo_backoff_counter[9]_i_23_n_1 ),
        .I5(\vo_backoff_counter_reg[0]_2 ),
        .O(\vo_backoff_counter[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF8F888888888F888)) 
    \vo_backoff_counter[1]_i_5 
       (.I0(ap_return_preg[1]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter[9]_i_23_n_1 ),
        .I3(\vo_backoff_counter[1]_i_3 ),
        .I4(\vo_backoff_counter_reg[9] [1]),
        .I5(\vo_backoff_counter[1]_i_3_0 ),
        .O(\vo_backoff_counter[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFF8888888888F888)) 
    \vo_backoff_counter[2]_i_5 
       (.I0(ap_return_preg[2]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter[2]_i_3 ),
        .I3(\vo_backoff_counter[9]_i_23_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [2]),
        .I5(\vo_backoff_counter[2]_i_3_0 ),
        .O(\vo_backoff_counter[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF8F888888888F888)) 
    \vo_backoff_counter[3]_i_5 
       (.I0(ap_return_preg[3]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter[9]_i_23_n_1 ),
        .I3(\vo_backoff_counter[3]_i_3 ),
        .I4(\vo_backoff_counter_reg[9] [3]),
        .I5(\vo_backoff_counter[5]_i_4 ),
        .O(\vo_backoff_counter[3]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hA900A900A900A800)) 
    \vo_backoff_counter[4]_i_6 
       (.I0(\vo_backoff_counter_reg[9] [4]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter[5]_i_4 ),
        .I3(\vo_backoff_counter[9]_i_23_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [5]),
        .I5(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .O(\vo_backoff_counter[4]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAAA90000AAA80000)) 
    \vo_backoff_counter[5]_i_6 
       (.I0(\vo_backoff_counter_reg[9] [5]),
        .I1(\vo_backoff_counter_reg[9] [3]),
        .I2(\vo_backoff_counter_reg[9] [4]),
        .I3(\vo_backoff_counter[5]_i_4 ),
        .I4(\vo_backoff_counter[9]_i_23_n_1 ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg_reg),
        .O(\vo_backoff_counter[5]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h9090909090909080)) 
    \vo_backoff_counter[6]_i_6 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I1(\vo_backoff_counter_reg[9] [6]),
        .I2(\vo_backoff_counter[9]_i_23_n_1 ),
        .I3(\vo_backoff_counter_reg[9] [7]),
        .I4(\vo_backoff_counter_reg[9] [8]),
        .I5(\vo_backoff_counter_reg[9] [9]),
        .O(\vo_backoff_counter[6]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hC900C900C900C800)) 
    \vo_backoff_counter[7]_i_6 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg_reg_0),
        .I1(\vo_backoff_counter_reg[9] [7]),
        .I2(\vo_backoff_counter_reg[9] [6]),
        .I3(\vo_backoff_counter[9]_i_23_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [9]),
        .I5(\vo_backoff_counter_reg[9] [8]),
        .O(\vo_backoff_counter[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFF8888888888F888)) 
    \vo_backoff_counter[8]_i_5 
       (.I0(ap_return_preg[8]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter_reg[9] [9]),
        .I3(\vo_backoff_counter[9]_i_23_n_1 ),
        .I4(\vo_backoff_counter_reg[9] [8]),
        .I5(\vo_backoff_counter[9]_i_7 ),
        .O(\vo_backoff_counter[8]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \vo_backoff_counter[9]_i_1 
       (.I0(\vo_backoff_counter_reg[0] ),
        .I1(grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld),
        .I2(\vo_backoff_counter_reg[0]_0 ),
        .I3(\vo_backoff_counter_reg[0]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h7757777777777777)) 
    \vo_backoff_counter[9]_i_15 
       (.I0(\current_txop_holder_o[0]_INST_0_i_2 [1]),
        .I1(grp_backoff_vo_fu_153_current_txop_holder_ap_vld),
        .I2(\vo_backoff_counter[7]_i_2 ),
        .I3(available_spaces_vo),
        .I4(\ap_CS_fsm_reg[0]_1 [0]),
        .I5(grp_backoff_vo_fu_153_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \vo_backoff_counter[9]_i_16 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(\ap_CS_fsm_reg[0]_1 [1]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(icmp_ln255_reg_84),
        .O(\vo_backoff_counter[9]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    \vo_backoff_counter[9]_i_17 
       (.I0(ap_return_preg[9]),
        .I1(\vo_backoff_counter[9]_i_21_n_1 ),
        .I2(\vo_backoff_counter[9]_i_7 ),
        .I3(\vo_backoff_counter_reg[9] [8]),
        .I4(\vo_backoff_counter[9]_i_23_n_1 ),
        .I5(\vo_backoff_counter_reg[9] [9]),
        .O(\vo_backoff_counter[9]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \vo_backoff_counter[9]_i_21 
       (.I0(grp_random_int_gen_fu_32_ap_ready),
        .I1(grp_random_int_gen_fu_32_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(\ap_CS_fsm_reg[0]_1 [1]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(icmp_ln255_reg_84),
        .O(\vo_backoff_counter[9]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFDFDFFF)) 
    \vo_backoff_counter[9]_i_23 
       (.I0(icmp_ln255_reg_84),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[0]_1 [1]),
        .I3(grp_random_int_gen_fu_32_ap_ready),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_32_ap_start_reg),
        .O(\vo_backoff_counter[9]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080800)) 
    \vo_backoff_counter[9]_i_3 
       (.I0(grp_backoff_vo_fu_153_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_1 [0]),
        .I2(available_spaces_vo),
        .I3(\vo_backoff_counter_reg[0]_2 ),
        .I4(\vo_backoff_counter_reg[9] [0]),
        .I5(grp_backoff_vo_fu_153_current_txop_holder_ap_vld),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o_ap_vld));
  LUT6 #(
    .INIT(64'h0000F40000000000)) 
    \vo_backoff_counter[9]_i_8 
       (.I0(grp_random_int_gen_fu_32_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_32_ap_ready),
        .I3(\ap_CS_fsm_reg[0]_1 [1]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(icmp_ln255_reg_84),
        .O(grp_backoff_vo_fu_153_current_txop_holder_ap_vld));
endmodule

(* ORIG_REF_NAME = "random_int_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6
   (Q,
    \ap_CS_fsm_reg[11]_0 ,
    \icmp_ln304_reg_374_reg[0] ,
    \available_spaces_bk_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \available_spaces_bk_reg[2]_0 ,
    \ap_CS_fsm_reg[13]_0 ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    current_txop_holder_i_1_sp_1,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    \ap_CS_fsm_reg[2]_13 ,
    \ap_CS_fsm_reg[2]_14 ,
    \ap_CS_fsm_reg[2]_15 ,
    \ap_CS_fsm_reg[2]_16 ,
    \ap_CS_fsm_reg[2]_17 ,
    \ap_CS_fsm_reg[2]_18 ,
    \ap_CS_fsm_reg[2]_19 ,
    \ap_CS_fsm_reg[2]_20 ,
    \ap_CS_fsm_reg[2]_21 ,
    \ap_CS_fsm_reg[2]_22 ,
    \ap_CS_fsm_reg[2]_23 ,
    \ap_CS_fsm_reg[2]_24 ,
    \ap_CS_fsm_reg[2]_25 ,
    \ap_CS_fsm_reg[2]_26 ,
    \ap_CS_fsm_reg[2]_27 ,
    \ap_CS_fsm_reg[2]_28 ,
    \ap_CS_fsm_reg[2]_29 ,
    \ap_CS_fsm_reg[2]_30 ,
    \ap_CS_fsm_reg[2]_31 ,
    \ap_CS_fsm_reg[2]_32 ,
    grp_start_backoff_be_fu_176_ap_start_reg_reg,
    \ap_CS_fsm_reg[37]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    p,
    \ap_CS_fsm_reg[13]_1 ,
    grp_start_backoff_be_fu_176_ap_start_reg,
    icmp_ln304_reg_374,
    available_spaces_bk,
    \icmp_ln304_reg_374_reg[0]_0 ,
    tmp_4_reg_370,
    \bk_backoff_counter_reg[3]_0 ,
    \bk_backoff_counter_reg[3]_1 ,
    \bk_backoff_counter_reg[3]_2 ,
    \bk_backoff_counter_reg[3]_3 ,
    \bk_backoff_counter_reg[4]_0 ,
    \bk_backoff_counter_reg[4]_1 ,
    \bk_backoff_counter_reg[4]_2 ,
    \bk_backoff_counter_reg[5]_0 ,
    \bk_backoff_counter_reg[5]_1 ,
    \bk_backoff_counter_reg[5]_2 ,
    \bk_backoff_counter_reg[6]_0 ,
    \bk_backoff_counter_reg[6]_1 ,
    \bk_backoff_counter_reg[6]_2 ,
    \bk_backoff_counter_reg[7]_0 ,
    \bk_backoff_counter_reg[7]_1 ,
    \bk_backoff_counter_reg[7]_2 ,
    \bk_backoff_counter_reg[1]_0 ,
    \bk_backoff_counter_reg[1]_1 ,
    \bk_backoff_counter_reg[1]_2 ,
    \bk_backoff_counter_reg[2]_0 ,
    \bk_backoff_counter_reg[2]_1 ,
    \bk_backoff_counter_reg[2]_2 ,
    \bk_backoff_counter_reg[8]_0 ,
    \bk_backoff_counter_reg[8]_1 ,
    \bk_backoff_counter_reg[8]_2 ,
    \bk_backoff_counter_reg[9]_0 ,
    \bk_backoff_counter_reg[9]_1 ,
    \bk_backoff_counter_reg[9]_2 ,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter_reg[0]_0 ,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \ap_CS_fsm_reg[13]_2 ,
    current_txop_holder_i,
    icmp_ln305_reg_378,
    \be_backoff_counter[9]_i_5 ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    \ap_CS_fsm_reg[13]_3 ,
    tmp_2_reg_358,
    icmp_ln286_reg_362,
    \divisor0_reg[9] );
  output [0:0]Q;
  output \ap_CS_fsm_reg[11]_0 ;
  output \icmp_ln304_reg_374_reg[0] ;
  output \available_spaces_bk_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \available_spaces_bk_reg[2]_0 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]D;
  output current_txop_holder_i_1_sp_1;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[2]_6 ;
  output \ap_CS_fsm_reg[2]_7 ;
  output \ap_CS_fsm_reg[2]_8 ;
  output \ap_CS_fsm_reg[2]_9 ;
  output \ap_CS_fsm_reg[2]_10 ;
  output \ap_CS_fsm_reg[2]_11 ;
  output \ap_CS_fsm_reg[2]_12 ;
  output \ap_CS_fsm_reg[2]_13 ;
  output \ap_CS_fsm_reg[2]_14 ;
  output \ap_CS_fsm_reg[2]_15 ;
  output \ap_CS_fsm_reg[2]_16 ;
  output \ap_CS_fsm_reg[2]_17 ;
  output \ap_CS_fsm_reg[2]_18 ;
  output \ap_CS_fsm_reg[2]_19 ;
  output \ap_CS_fsm_reg[2]_20 ;
  output \ap_CS_fsm_reg[2]_21 ;
  output \ap_CS_fsm_reg[2]_22 ;
  output \ap_CS_fsm_reg[2]_23 ;
  output \ap_CS_fsm_reg[2]_24 ;
  output \ap_CS_fsm_reg[2]_25 ;
  output \ap_CS_fsm_reg[2]_26 ;
  output \ap_CS_fsm_reg[2]_27 ;
  output \ap_CS_fsm_reg[2]_28 ;
  output \ap_CS_fsm_reg[2]_29 ;
  output \ap_CS_fsm_reg[2]_30 ;
  output \ap_CS_fsm_reg[2]_31 ;
  output \ap_CS_fsm_reg[2]_32 ;
  output [1:0]grp_start_backoff_be_fu_176_ap_start_reg_reg;
  output \ap_CS_fsm_reg[37]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [31:0]p;
  input [5:0]\ap_CS_fsm_reg[13]_1 ;
  input grp_start_backoff_be_fu_176_ap_start_reg;
  input icmp_ln304_reg_374;
  input [0:0]available_spaces_bk;
  input \icmp_ln304_reg_374_reg[0]_0 ;
  input tmp_4_reg_370;
  input \bk_backoff_counter_reg[3]_0 ;
  input \bk_backoff_counter_reg[3]_1 ;
  input \bk_backoff_counter_reg[3]_2 ;
  input \bk_backoff_counter_reg[3]_3 ;
  input \bk_backoff_counter_reg[4]_0 ;
  input \bk_backoff_counter_reg[4]_1 ;
  input \bk_backoff_counter_reg[4]_2 ;
  input \bk_backoff_counter_reg[5]_0 ;
  input \bk_backoff_counter_reg[5]_1 ;
  input \bk_backoff_counter_reg[5]_2 ;
  input \bk_backoff_counter_reg[6]_0 ;
  input \bk_backoff_counter_reg[6]_1 ;
  input \bk_backoff_counter_reg[6]_2 ;
  input \bk_backoff_counter_reg[7]_0 ;
  input \bk_backoff_counter_reg[7]_1 ;
  input \bk_backoff_counter_reg[7]_2 ;
  input \bk_backoff_counter_reg[1]_0 ;
  input \bk_backoff_counter_reg[1]_1 ;
  input \bk_backoff_counter_reg[1]_2 ;
  input \bk_backoff_counter_reg[2]_0 ;
  input \bk_backoff_counter_reg[2]_1 ;
  input \bk_backoff_counter_reg[2]_2 ;
  input \bk_backoff_counter_reg[8]_0 ;
  input \bk_backoff_counter_reg[8]_1 ;
  input \bk_backoff_counter_reg[8]_2 ;
  input \bk_backoff_counter_reg[9]_0 ;
  input \bk_backoff_counter_reg[9]_1 ;
  input \bk_backoff_counter_reg[9]_2 ;
  input [0:0]\bk_backoff_counter_reg[0] ;
  input \bk_backoff_counter_reg[0]_0 ;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \ap_CS_fsm_reg[13]_2 ;
  input [2:0]current_txop_holder_i;
  input icmp_ln305_reg_378;
  input \be_backoff_counter[9]_i_5 ;
  input [1:0]\ap_CS_fsm_reg[1]_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input \ap_CS_fsm_reg[13]_3 ;
  input tmp_2_reg_358;
  input icmp_ln286_reg_362;
  input [8:0]\divisor0_reg[9] ;

  wire [2:0]D;
  wire [0:0]Q;
  wire add_ln13_fu_90_p2_carry__0_n_1;
  wire add_ln13_fu_90_p2_carry__0_n_2;
  wire add_ln13_fu_90_p2_carry__0_n_3;
  wire add_ln13_fu_90_p2_carry__0_n_4;
  wire add_ln13_fu_90_p2_carry__1_n_1;
  wire add_ln13_fu_90_p2_carry__1_n_2;
  wire add_ln13_fu_90_p2_carry__1_n_3;
  wire add_ln13_fu_90_p2_carry__1_n_4;
  wire add_ln13_fu_90_p2_carry__2_n_3;
  wire add_ln13_fu_90_p2_carry__2_n_4;
  wire add_ln13_fu_90_p2_carry_n_1;
  wire add_ln13_fu_90_p2_carry_n_2;
  wire add_ln13_fu_90_p2_carry_n_3;
  wire add_ln13_fu_90_p2_carry_n_4;
  wire \ap_CS_fsm[1]_i_2__8_n_1 ;
  wire \ap_CS_fsm[1]_i_3__5_n_1 ;
  wire \ap_CS_fsm[1]_i_4__5_n_1 ;
  wire \ap_CS_fsm[1]_i_5__5_n_1 ;
  wire \ap_CS_fsm[1]_i_6__5_n_1 ;
  wire \ap_CS_fsm[1]_i_7__5_n_1 ;
  wire \ap_CS_fsm[1]_i_8__5_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire [5:0]\ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_13 ;
  wire \ap_CS_fsm_reg[2]_14 ;
  wire \ap_CS_fsm_reg[2]_15 ;
  wire \ap_CS_fsm_reg[2]_16 ;
  wire \ap_CS_fsm_reg[2]_17 ;
  wire \ap_CS_fsm_reg[2]_18 ;
  wire \ap_CS_fsm_reg[2]_19 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_20 ;
  wire \ap_CS_fsm_reg[2]_21 ;
  wire \ap_CS_fsm_reg[2]_22 ;
  wire \ap_CS_fsm_reg[2]_23 ;
  wire \ap_CS_fsm_reg[2]_24 ;
  wire \ap_CS_fsm_reg[2]_25 ;
  wire \ap_CS_fsm_reg[2]_26 ;
  wire \ap_CS_fsm_reg[2]_27 ;
  wire \ap_CS_fsm_reg[2]_28 ;
  wire \ap_CS_fsm_reg[2]_29 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_30 ;
  wire \ap_CS_fsm_reg[2]_31 ;
  wire \ap_CS_fsm_reg[2]_32 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[10] ;
  wire \ap_CS_fsm_reg_n_1_[11] ;
  wire \ap_CS_fsm_reg_n_1_[12] ;
  wire \ap_CS_fsm_reg_n_1_[13] ;
  wire \ap_CS_fsm_reg_n_1_[14] ;
  wire \ap_CS_fsm_reg_n_1_[15] ;
  wire \ap_CS_fsm_reg_n_1_[16] ;
  wire \ap_CS_fsm_reg_n_1_[17] ;
  wire \ap_CS_fsm_reg_n_1_[18] ;
  wire \ap_CS_fsm_reg_n_1_[19] ;
  wire \ap_CS_fsm_reg_n_1_[20] ;
  wire \ap_CS_fsm_reg_n_1_[21] ;
  wire \ap_CS_fsm_reg_n_1_[22] ;
  wire \ap_CS_fsm_reg_n_1_[23] ;
  wire \ap_CS_fsm_reg_n_1_[24] ;
  wire \ap_CS_fsm_reg_n_1_[25] ;
  wire \ap_CS_fsm_reg_n_1_[26] ;
  wire \ap_CS_fsm_reg_n_1_[27] ;
  wire \ap_CS_fsm_reg_n_1_[28] ;
  wire \ap_CS_fsm_reg_n_1_[29] ;
  wire \ap_CS_fsm_reg_n_1_[30] ;
  wire \ap_CS_fsm_reg_n_1_[31] ;
  wire \ap_CS_fsm_reg_n_1_[32] ;
  wire \ap_CS_fsm_reg_n_1_[33] ;
  wire \ap_CS_fsm_reg_n_1_[34] ;
  wire \ap_CS_fsm_reg_n_1_[35] ;
  wire \ap_CS_fsm_reg_n_1_[36] ;
  wire \ap_CS_fsm_reg_n_1_[3] ;
  wire \ap_CS_fsm_reg_n_1_[4] ;
  wire \ap_CS_fsm_reg_n_1_[5] ;
  wire \ap_CS_fsm_reg_n_1_[6] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire \ap_CS_fsm_reg_n_1_[8] ;
  wire \ap_CS_fsm_reg_n_1_[9] ;
  wire ap_CS_fsm_state2__0;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_state11_on_subcall_done;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [0:0]available_spaces_bk;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire \be_backoff_counter[9]_i_5 ;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [0:0]\bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[1]_0 ;
  wire \bk_backoff_counter_reg[1]_1 ;
  wire \bk_backoff_counter_reg[1]_2 ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[2]_0 ;
  wire \bk_backoff_counter_reg[2]_1 ;
  wire \bk_backoff_counter_reg[2]_2 ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[3]_0 ;
  wire \bk_backoff_counter_reg[3]_1 ;
  wire \bk_backoff_counter_reg[3]_2 ;
  wire \bk_backoff_counter_reg[3]_3 ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[4]_0 ;
  wire \bk_backoff_counter_reg[4]_1 ;
  wire \bk_backoff_counter_reg[4]_2 ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[5]_0 ;
  wire \bk_backoff_counter_reg[5]_1 ;
  wire \bk_backoff_counter_reg[5]_2 ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[6]_0 ;
  wire \bk_backoff_counter_reg[6]_1 ;
  wire \bk_backoff_counter_reg[6]_2 ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[7]_0 ;
  wire \bk_backoff_counter_reg[7]_1 ;
  wire \bk_backoff_counter_reg[7]_2 ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[8]_0 ;
  wire \bk_backoff_counter_reg[8]_1 ;
  wire \bk_backoff_counter_reg[8]_2 ;
  wire \bk_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[9]_0 ;
  wire \bk_backoff_counter_reg[9]_1 ;
  wire \bk_backoff_counter_reg[9]_2 ;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]\divisor0_reg[9] ;
  wire [31:0]grp_fu_144_p0;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_ready;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_start_backoff_be_fu_176_ap_ready;
  wire grp_start_backoff_be_fu_176_ap_start_reg;
  wire [1:0]grp_start_backoff_be_fu_176_ap_start_reg_reg;
  wire [0:0]high_2_reg_166;
  wire icmp_ln286_reg_362;
  wire icmp_ln304_reg_374;
  wire \icmp_ln304_reg_374_reg[0] ;
  wire \icmp_ln304_reg_374_reg[0]_0 ;
  wire icmp_ln305_reg_378;
  wire [30:0]low_1_reg_161;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire [9:0]remd;
  wire send_frame_mul_mucud_U24_n_19;
  wire send_frame_mul_mucud_U24_n_20;
  wire send_frame_mul_mucud_U24_n_21;
  wire send_frame_mul_mucud_U24_n_22;
  wire send_frame_mul_mucud_U24_n_23;
  wire send_frame_mul_mucud_U24_n_24;
  wire send_frame_mul_mucud_U24_n_25;
  wire send_frame_mul_mucud_U24_n_26;
  wire send_frame_mul_mucud_U24_n_27;
  wire send_frame_mul_mucud_U24_n_28;
  wire send_frame_mul_mucud_U24_n_29;
  wire send_frame_mul_mucud_U24_n_30;
  wire send_frame_mul_mucud_U24_n_31;
  wire send_frame_mul_mucud_U24_n_32;
  wire send_frame_mul_mucud_U24_n_33;
  wire send_frame_mul_mucud_U24_n_34;
  wire send_frame_mul_mucud_U24_n_35;
  wire send_frame_mul_mucud_U24_n_36;
  wire send_frame_mul_mucud_U24_n_37;
  wire send_frame_mul_mucud_U24_n_38;
  wire send_frame_mul_mucud_U24_n_39;
  wire send_frame_mul_mucud_U24_n_40;
  wire send_frame_mul_mucud_U24_n_41;
  wire send_frame_mul_mucud_U24_n_42;
  wire send_frame_mul_mucud_U24_n_43;
  wire send_frame_mul_mucud_U24_n_44;
  wire send_frame_mul_mucud_U24_n_45;
  wire send_frame_mul_mucud_U24_n_46;
  wire send_frame_mul_mucud_U24_n_47;
  wire send_frame_mul_mucud_U24_n_48;
  wire send_frame_mul_mucud_U24_n_49;
  wire send_frame_mul_mucud_U24_n_50;
  wire send_frame_mul_mucud_U24_n_51;
  wire send_frame_mul_mucud_U24_n_52;
  wire send_frame_mul_mucud_U24_n_53;
  wire send_frame_mul_mucud_U24_n_54;
  wire send_frame_mul_mucud_U24_n_55;
  wire send_frame_mul_mucud_U24_n_56;
  wire send_frame_mul_mucud_U24_n_57;
  wire send_frame_mul_mucud_U24_n_58;
  wire send_frame_mul_mucud_U24_n_59;
  wire send_frame_mul_mucud_U24_n_60;
  wire send_frame_mul_mucud_U24_n_61;
  wire send_frame_mul_mucud_U24_n_62;
  wire send_frame_mul_mucud_U24_n_63;
  wire send_frame_mul_mucud_U24_n_64;
  wire send_frame_mul_mucud_U24_n_65;
  wire send_frame_mul_mucud_U24_n_66;
  wire send_frame_mul_mucud_U24_n_67;
  wire send_frame_mul_mucud_U24_n_68;
  wire send_frame_mul_mucud_U24_n_69;
  wire send_frame_mul_mucud_U24_n_70;
  wire send_frame_mul_mucud_U24_n_71;
  wire send_frame_mul_mucud_U24_n_72;
  wire send_frame_mul_mucud_U24_n_73;
  wire send_frame_mul_mucud_U24_n_74;
  wire send_frame_mul_mucud_U24_n_75;
  wire send_frame_mul_mucud_U24_n_76;
  wire send_frame_mul_mucud_U24_n_77;
  wire send_frame_mul_mucud_U24_n_78;
  wire send_frame_mul_mucud_U24_n_79;
  wire send_frame_mul_mucud_U24_n_80;
  wire send_frame_mul_mucud_U24_n_81;
  wire tmp_1_reg_181;
  wire tmp_2_reg_358;
  wire tmp_4_reg_370;
  wire [30:0]trunc_ln14_reg_176;
  wire \trunc_ln14_reg_176[11]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[11]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[15]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[19]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[23]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[27]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_34__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_35__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_36__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_5__3_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_7__5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_8__5_n_1 ;
  wire \trunc_ln14_reg_176[3]_i_9__5_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_2__3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_3__3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_4__3_n_1 ;
  wire \trunc_ln14_reg_176[7]_i_5__3_n_1 ;
  wire [15:0]trunc_ln1_reg_171;
  wire [15:1]zext_ln13_1_fu_95_p1;
  wire [3:2]NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_low_1_fu_54_p2_P_UNCONNECTED;
  wire [47:0]NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED;

  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  CARRY4 add_ln13_fu_90_p2_carry
       (.CI(1'b0),
        .CO({add_ln13_fu_90_p2_carry_n_1,add_ln13_fu_90_p2_carry_n_2,add_ln13_fu_90_p2_carry_n_3,add_ln13_fu_90_p2_carry_n_4}),
        .CYINIT(trunc_ln1_reg_171[0]),
        .DI({1'b0,trunc_ln1_reg_171[3:1]}),
        .O(zext_ln13_1_fu_95_p1[4:1]),
        .S({trunc_ln1_reg_171[4],send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}));
  CARRY4 add_ln13_fu_90_p2_carry__0
       (.CI(add_ln13_fu_90_p2_carry_n_1),
        .CO({add_ln13_fu_90_p2_carry__0_n_1,add_ln13_fu_90_p2_carry__0_n_2,add_ln13_fu_90_p2_carry__0_n_3,add_ln13_fu_90_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[8:5]),
        .S(trunc_ln1_reg_171[8:5]));
  CARRY4 add_ln13_fu_90_p2_carry__1
       (.CI(add_ln13_fu_90_p2_carry__0_n_1),
        .CO({add_ln13_fu_90_p2_carry__1_n_1,add_ln13_fu_90_p2_carry__1_n_2,add_ln13_fu_90_p2_carry__1_n_3,add_ln13_fu_90_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(zext_ln13_1_fu_95_p1[12:9]),
        .S(trunc_ln1_reg_171[12:9]));
  CARRY4 add_ln13_fu_90_p2_carry__2
       (.CI(add_ln13_fu_90_p2_carry__1_n_1),
        .CO({NLW_add_ln13_fu_90_p2_carry__2_CO_UNCONNECTED[3:2],add_ln13_fu_90_p2_carry__2_n_3,add_ln13_fu_90_p2_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln13_fu_90_p2_carry__2_O_UNCONNECTED[3],zext_ln13_1_fu_95_p1[15:13]}),
        .S({1'b0,trunc_ln1_reg_171[15:13]}));
  LUT6 #(
    .INIT(64'h55555555FF300000)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(grp_start_backoff_be_fu_176_ap_start_reg),
        .I1(grp_random_int_gen_fu_37_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_ready),
        .I4(\ap_CS_fsm_reg[1]_1 [1]),
        .I5(\ap_CS_fsm_reg[1]_1 [0]),
        .O(grp_start_backoff_be_fu_176_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h00005100)) 
    \ap_CS_fsm[10]_i_2__2 
       (.I0(grp_start_backoff_be_fu_176_ap_ready),
        .I1(\ap_CS_fsm_reg[1]_1 [0]),
        .I2(grp_start_backoff_be_fu_176_ap_start_reg),
        .I3(icmp_ln286_reg_362),
        .I4(tmp_2_reg_358),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \ap_CS_fsm[12]_i_1__5 
       (.I0(\ap_CS_fsm_reg[13]_2 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[0]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF444)) 
    \ap_CS_fsm[13]_i_1__2 
       (.I0(\ap_CS_fsm_reg[13]_2 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(\ap_CS_fsm_reg[13]_1 [4]),
        .I3(\ap_CS_fsm_reg[13]_3 ),
        .I4(\ap_CS_fsm_reg[13]_1 [3]),
        .I5(\ap_CS_fsm_reg[13]_1 [5]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[14]_i_1__5 
       (.I0(\ap_CS_fsm_reg[13]_2 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[0]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAA8A8A)) 
    \ap_CS_fsm[14]_i_2__1 
       (.I0(\ap_CS_fsm_reg[13]_1 [1]),
        .I1(tmp_2_reg_358),
        .I2(icmp_ln286_reg_362),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_start_backoff_be_fu_176_ap_ready),
        .O(ap_block_state11_on_subcall_done));
  LUT6 #(
    .INIT(64'hAAAA3333AAAAFF3F)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(grp_start_backoff_be_fu_176_ap_start_reg),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .I4(\ap_CS_fsm_reg[1]_1 [0]),
        .I5(grp_random_int_gen_fu_37_ap_ready),
        .O(grp_start_backoff_be_fu_176_ap_start_reg_reg[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(\ap_CS_fsm[1]_i_2__8_n_1 ),
        .I1(\ap_CS_fsm[1]_i_3__5_n_1 ),
        .I2(\ap_CS_fsm[1]_i_4__5_n_1 ),
        .I3(\ap_CS_fsm[1]_i_5__5_n_1 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_2__8 
       (.I0(\ap_CS_fsm_reg_n_1_[34] ),
        .I1(\ap_CS_fsm_reg_n_1_[35] ),
        .I2(\ap_CS_fsm_reg_n_1_[32] ),
        .I3(\ap_CS_fsm_reg_n_1_[33] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .I5(\ap_CS_fsm_reg_n_1_[36] ),
        .O(\ap_CS_fsm[1]_i_2__8_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__5 
       (.I0(\ap_CS_fsm_reg_n_1_[28] ),
        .I1(\ap_CS_fsm_reg_n_1_[29] ),
        .I2(\ap_CS_fsm_reg_n_1_[26] ),
        .I3(\ap_CS_fsm_reg_n_1_[27] ),
        .I4(\ap_CS_fsm_reg_n_1_[31] ),
        .I5(\ap_CS_fsm_reg_n_1_[30] ),
        .O(\ap_CS_fsm[1]_i_3__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__5 
       (.I0(\ap_CS_fsm_reg_n_1_[22] ),
        .I1(\ap_CS_fsm_reg_n_1_[23] ),
        .I2(\ap_CS_fsm_reg_n_1_[20] ),
        .I3(\ap_CS_fsm_reg_n_1_[21] ),
        .I4(\ap_CS_fsm_reg_n_1_[25] ),
        .I5(\ap_CS_fsm_reg_n_1_[24] ),
        .O(\ap_CS_fsm[1]_i_4__5_n_1 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \ap_CS_fsm[1]_i_5__5 
       (.I0(\ap_CS_fsm[1]_i_6__5_n_1 ),
        .I1(\ap_CS_fsm[1]_i_7__5_n_1 ),
        .I2(\ap_CS_fsm[1]_i_8__5_n_1 ),
        .I3(ap_CS_fsm_state2__0),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm[1]_i_5__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__5 
       (.I0(\ap_CS_fsm_reg_n_1_[10] ),
        .I1(\ap_CS_fsm_reg_n_1_[11] ),
        .I2(\ap_CS_fsm_reg_n_1_[8] ),
        .I3(\ap_CS_fsm_reg_n_1_[9] ),
        .I4(\ap_CS_fsm_reg_n_1_[13] ),
        .I5(\ap_CS_fsm_reg_n_1_[12] ),
        .O(\ap_CS_fsm[1]_i_6__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__5 
       (.I0(\ap_CS_fsm_reg_n_1_[16] ),
        .I1(\ap_CS_fsm_reg_n_1_[17] ),
        .I2(\ap_CS_fsm_reg_n_1_[14] ),
        .I3(\ap_CS_fsm_reg_n_1_[15] ),
        .I4(\ap_CS_fsm_reg_n_1_[19] ),
        .I5(\ap_CS_fsm_reg_n_1_[18] ),
        .O(\ap_CS_fsm[1]_i_7__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__5 
       (.I0(\ap_CS_fsm_reg_n_1_[4] ),
        .I1(\ap_CS_fsm_reg_n_1_[5] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_1_[3] ),
        .I4(\ap_CS_fsm_reg_n_1_[7] ),
        .I5(\ap_CS_fsm_reg_n_1_[6] ),
        .O(\ap_CS_fsm[1]_i_8__5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[9] ),
        .Q(\ap_CS_fsm_reg_n_1_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[10] ),
        .Q(\ap_CS_fsm_reg_n_1_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[11] ),
        .Q(\ap_CS_fsm_reg_n_1_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[12] ),
        .Q(\ap_CS_fsm_reg_n_1_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[13] ),
        .Q(\ap_CS_fsm_reg_n_1_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[14] ),
        .Q(\ap_CS_fsm_reg_n_1_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[15] ),
        .Q(\ap_CS_fsm_reg_n_1_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[16] ),
        .Q(\ap_CS_fsm_reg_n_1_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[17] ),
        .Q(\ap_CS_fsm_reg_n_1_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[18] ),
        .Q(\ap_CS_fsm_reg_n_1_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2__0),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[19] ),
        .Q(\ap_CS_fsm_reg_n_1_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[20] ),
        .Q(\ap_CS_fsm_reg_n_1_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[21] ),
        .Q(\ap_CS_fsm_reg_n_1_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[22] ),
        .Q(\ap_CS_fsm_reg_n_1_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[23] ),
        .Q(\ap_CS_fsm_reg_n_1_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[24] ),
        .Q(\ap_CS_fsm_reg_n_1_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[25] ),
        .Q(\ap_CS_fsm_reg_n_1_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[26] ),
        .Q(\ap_CS_fsm_reg_n_1_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[27] ),
        .Q(\ap_CS_fsm_reg_n_1_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[28] ),
        .Q(\ap_CS_fsm_reg_n_1_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2__0),
        .Q(Q),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[29] ),
        .Q(\ap_CS_fsm_reg_n_1_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[30] ),
        .Q(\ap_CS_fsm_reg_n_1_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[31] ),
        .Q(\ap_CS_fsm_reg_n_1_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[32] ),
        .Q(\ap_CS_fsm_reg_n_1_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[33] ),
        .Q(\ap_CS_fsm_reg_n_1_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[34] ),
        .Q(\ap_CS_fsm_reg_n_1_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[35] ),
        .Q(\ap_CS_fsm_reg_n_1_[36] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[36] ),
        .Q(grp_random_int_gen_fu_37_ap_ready),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(\ap_CS_fsm_reg_n_1_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[3] ),
        .Q(\ap_CS_fsm_reg_n_1_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[4] ),
        .Q(\ap_CS_fsm_reg_n_1_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[5] ),
        .Q(\ap_CS_fsm_reg_n_1_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[6] ),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(\ap_CS_fsm_reg_n_1_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[8] ),
        .Q(\ap_CS_fsm_reg_n_1_[9] ),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(grp_random_int_gen_fu_37_ap_ready),
        .D(remd[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hBBBBFBFF)) 
    \be_backoff_counter[9]_i_9 
       (.I0(\be_backoff_counter[9]_i_5 ),
        .I1(\ap_CS_fsm_reg[1]_1 [1]),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(grp_random_int_gen_fu_37_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[1]_i_2 
       (.I0(\bk_backoff_counter_reg[1]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[1]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[1]_2 ),
        .O(\bk_backoff_counter_reg[1] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[2]_i_2 
       (.I0(\bk_backoff_counter_reg[2]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[2]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[2]_2 ),
        .O(\bk_backoff_counter_reg[2] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[3]_i_2 
       (.I0(\bk_backoff_counter_reg[3]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[3]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[3]_3 ),
        .O(\bk_backoff_counter_reg[3] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[4]_i_2 
       (.I0(\bk_backoff_counter_reg[4]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[4]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[4]_2 ),
        .O(\bk_backoff_counter_reg[4] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[5]_i_2 
       (.I0(\bk_backoff_counter_reg[5]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[5]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[5]_2 ),
        .O(\bk_backoff_counter_reg[5] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[6]_i_2 
       (.I0(\bk_backoff_counter_reg[6]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[6]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[6]_2 ),
        .O(\bk_backoff_counter_reg[6] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[7]_i_2 
       (.I0(\bk_backoff_counter_reg[7]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[7]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[7]_2 ),
        .O(\bk_backoff_counter_reg[7] ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[8]_i_2 
       (.I0(\bk_backoff_counter_reg[8]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[8]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[8]_2 ),
        .O(\bk_backoff_counter_reg[8] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \bk_backoff_counter[9]_i_6 
       (.I0(\bk_backoff_counter_reg[0] ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\bk_backoff_counter_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \bk_backoff_counter[9]_i_7 
       (.I0(\bk_backoff_counter_reg[9]_0 ),
        .I1(\available_spaces_bk_reg[2]_0 ),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .I3(\bk_backoff_counter_reg[9]_1 ),
        .I4(\bk_backoff_counter_reg[3]_2 ),
        .I5(\bk_backoff_counter_reg[9]_2 ),
        .O(\bk_backoff_counter_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \bk_backoff_counter[9]_i_8 
       (.I0(ap_block_state11_on_subcall_done),
        .I1(available_spaces_bk),
        .I2(\icmp_ln304_reg_374_reg[0]_0 ),
        .O(\available_spaces_bk_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_random_int_gen_fu_37_ap_start_reg_i_1__3
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(grp_start_backoff_be_fu_176_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_1 [0]),
        .I3(grp_random_int_gen_fu_37_ap_start_reg),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_start_backoff_be_fu_176_ap_start_reg_i_1
       (.I0(grp_start_backoff_be_fu_176_ap_ready),
        .I1(\ap_CS_fsm_reg[13]_1 [2]),
        .I2(\ap_CS_fsm_reg[13]_1 [0]),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .O(\ap_CS_fsm_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    grp_start_backoff_be_fu_176_ap_start_reg_i_2
       (.I0(grp_random_int_gen_fu_37_ap_ready),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_random_int_gen_fu_37_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_1 [1]),
        .O(grp_start_backoff_be_fu_176_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln304_reg_374[0]_i_1 
       (.I0(icmp_ln304_reg_374),
        .I1(available_spaces_bk),
        .I2(ap_block_state11_on_subcall_done),
        .I3(\icmp_ln304_reg_374_reg[0]_0 ),
        .O(\icmp_ln304_reg_374_reg[0] ));
  LUT6 #(
    .INIT(64'h7777777F00000008)) 
    \icmp_ln305_reg_378[0]_i_1 
       (.I0(\ap_CS_fsm_reg[13]_2 ),
        .I1(ap_block_state11_on_subcall_done),
        .I2(current_txop_holder_i[1]),
        .I3(current_txop_holder_i[2]),
        .I4(current_txop_holder_i[0]),
        .I5(icmp_ln305_reg_378),
        .O(current_txop_holder_i_1_sn_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    low_1_fu_54_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_low_1_fu_54_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_low_1_fu_54_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_low_1_fu_54_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_low_1_fu_54_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_low_1_fu_54_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_low_1_fu_54_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_low_1_fu_54_p2_P_UNCONNECTED[47:31],low_1_reg_161}),
        .PATTERNBDETECT(NLW_low_1_fu_54_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_low_1_fu_54_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_low_1_fu_54_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_low_1_fu_54_p2_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[0]_i_6 
       (.I0(grp_fu_144_p0[0]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[0]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[10]_i_5 
       (.I0(grp_fu_144_p0[10]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[10]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_11 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[11]_i_5 
       (.I0(grp_fu_144_p0[11]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[11]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_12 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[12]_i_5 
       (.I0(grp_fu_144_p0[12]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[12]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_13 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[13]_i_5 
       (.I0(grp_fu_144_p0[13]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[13]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_14 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[14]_i_5 
       (.I0(grp_fu_144_p0[14]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[14]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_15 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[15]_i_5 
       (.I0(grp_fu_144_p0[15]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[15]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_16 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[16]_i_5 
       (.I0(grp_fu_144_p0[16]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[16]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_17 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[17]_i_5 
       (.I0(grp_fu_144_p0[17]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[17]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_18 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[18]_i_5 
       (.I0(grp_fu_144_p0[18]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[18]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_19 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[19]_i_5 
       (.I0(grp_fu_144_p0[19]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[19]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_20 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[1]_i_5 
       (.I0(grp_fu_144_p0[1]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[1]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[20]_i_5 
       (.I0(grp_fu_144_p0[20]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[20]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_21 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[21]_i_5 
       (.I0(grp_fu_144_p0[21]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[21]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_22 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[22]_i_5 
       (.I0(grp_fu_144_p0[22]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[22]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_23 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[23]_i_5 
       (.I0(grp_fu_144_p0[23]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[23]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_24 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[24]_i_5 
       (.I0(grp_fu_144_p0[24]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[24]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_25 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[25]_i_5 
       (.I0(grp_fu_144_p0[25]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[25]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_26 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[26]_i_5 
       (.I0(grp_fu_144_p0[26]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[26]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_27 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[27]_i_5 
       (.I0(grp_fu_144_p0[27]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[27]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_28 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[28]_i_5 
       (.I0(grp_fu_144_p0[28]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[28]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_29 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[29]_i_5 
       (.I0(grp_fu_144_p0[29]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[29]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_30 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[2]_i_5 
       (.I0(grp_fu_144_p0[2]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[2]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[30]_i_5 
       (.I0(grp_fu_144_p0[30]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[30]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_31 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[31]_i_17 
       (.I0(grp_fu_144_p0[31]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[31]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_32 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \rand_state[31]_i_26 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[13]_1 [1]),
        .I2(tmp_2_reg_358),
        .I3(icmp_ln286_reg_362),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[3]_i_5 
       (.I0(grp_fu_144_p0[3]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[3]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_4 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[4]_i_5 
       (.I0(grp_fu_144_p0[4]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[4]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_5 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[5]_i_5 
       (.I0(grp_fu_144_p0[5]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[5]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_6 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[6]_i_5 
       (.I0(grp_fu_144_p0[6]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[6]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_7 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[7]_i_5 
       (.I0(grp_fu_144_p0[7]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[7]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_8 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[8]_i_5 
       (.I0(grp_fu_144_p0[8]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[8]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_9 ));
  LUT5 #(
    .INIT(32'hBF800000)) 
    \rand_state[9]_i_5 
       (.I0(grp_fu_144_p0[9]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_1 [1]),
        .I3(p[9]),
        .I4(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_10 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7 send_frame_mul_mucud_U24
       (.D({send_frame_mul_mucud_U24_n_50,send_frame_mul_mucud_U24_n_51,send_frame_mul_mucud_U24_n_52,send_frame_mul_mucud_U24_n_53,send_frame_mul_mucud_U24_n_54,send_frame_mul_mucud_U24_n_55,send_frame_mul_mucud_U24_n_56,send_frame_mul_mucud_U24_n_57,send_frame_mul_mucud_U24_n_58,send_frame_mul_mucud_U24_n_59,send_frame_mul_mucud_U24_n_60,send_frame_mul_mucud_U24_n_61,send_frame_mul_mucud_U24_n_62,send_frame_mul_mucud_U24_n_63,send_frame_mul_mucud_U24_n_64,send_frame_mul_mucud_U24_n_65,send_frame_mul_mucud_U24_n_66,send_frame_mul_mucud_U24_n_67,send_frame_mul_mucud_U24_n_68,send_frame_mul_mucud_U24_n_69,send_frame_mul_mucud_U24_n_70,send_frame_mul_mucud_U24_n_71,send_frame_mul_mucud_U24_n_72,send_frame_mul_mucud_U24_n_73,send_frame_mul_mucud_U24_n_74,send_frame_mul_mucud_U24_n_75,send_frame_mul_mucud_U24_n_76,send_frame_mul_mucud_U24_n_77,send_frame_mul_mucud_U24_n_78,send_frame_mul_mucud_U24_n_79,send_frame_mul_mucud_U24_n_80}),
        .O(send_frame_mul_mucud_U24_n_81),
        .P({trunc_ln1_reg_171,high_2_reg_166}),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S({send_frame_mul_mucud_U24_n_20,send_frame_mul_mucud_U24_n_21,send_frame_mul_mucud_U24_n_22}),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p(send_frame_mul_mucud_U24_n_19),
        .p_0(send_frame_mul_mucud_U24_n_23),
        .p_1(send_frame_mul_mucud_U24_n_24),
        .p_10(send_frame_mul_mucud_U24_n_33),
        .p_11(send_frame_mul_mucud_U24_n_34),
        .p_12(send_frame_mul_mucud_U24_n_35),
        .p_13(send_frame_mul_mucud_U24_n_36),
        .p_14(send_frame_mul_mucud_U24_n_37),
        .p_15(send_frame_mul_mucud_U24_n_38),
        .p_16(send_frame_mul_mucud_U24_n_39),
        .p_17(send_frame_mul_mucud_U24_n_40),
        .p_18(send_frame_mul_mucud_U24_n_41),
        .p_19(send_frame_mul_mucud_U24_n_42),
        .p_2(send_frame_mul_mucud_U24_n_25),
        .p_20(send_frame_mul_mucud_U24_n_43),
        .p_21(send_frame_mul_mucud_U24_n_44),
        .p_22(send_frame_mul_mucud_U24_n_45),
        .p_23(send_frame_mul_mucud_U24_n_46),
        .p_24(send_frame_mul_mucud_U24_n_47),
        .p_25(send_frame_mul_mucud_U24_n_48),
        .p_26(send_frame_mul_mucud_U24_n_49),
        .p_27(p[31:15]),
        .p_3(send_frame_mul_mucud_U24_n_26),
        .p_4(send_frame_mul_mucud_U24_n_27),
        .p_5(send_frame_mul_mucud_U24_n_28),
        .p_6(send_frame_mul_mucud_U24_n_29),
        .p_7(send_frame_mul_mucud_U24_n_30),
        .p_8(send_frame_mul_mucud_U24_n_31),
        .p_9(send_frame_mul_mucud_U24_n_32),
        .\tmp_1_reg_181_reg[0] (low_1_reg_161),
        .\tmp_1_reg_181_reg[0]_0 ({\trunc_ln14_reg_176[30]_i_3__3_n_1 ,\trunc_ln14_reg_176[30]_i_4__3_n_1 ,\trunc_ln14_reg_176[30]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176[23]_i_4__3 (\trunc_ln14_reg_176[30]_i_34__5_n_1 ),
        .\trunc_ln14_reg_176[23]_i_4__3_0 (\trunc_ln14_reg_176[3]_i_7__5_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__5 (\trunc_ln14_reg_176[3]_i_8__5_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__5_0 (\trunc_ln14_reg_176[3]_i_9__5_n_1 ),
        .\trunc_ln14_reg_176[27]_i_14__5_1 (\trunc_ln14_reg_176[30]_i_36__5_n_1 ),
        .\trunc_ln14_reg_176[30]_i_4__3 (\trunc_ln14_reg_176[30]_i_35__5_n_1 ),
        .\trunc_ln14_reg_176_reg[11] ({\trunc_ln14_reg_176[11]_i_2__3_n_1 ,\trunc_ln14_reg_176[11]_i_3__3_n_1 ,\trunc_ln14_reg_176[11]_i_4__3_n_1 ,\trunc_ln14_reg_176[11]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[15] ({\trunc_ln14_reg_176[15]_i_2__3_n_1 ,\trunc_ln14_reg_176[15]_i_3__3_n_1 ,\trunc_ln14_reg_176[15]_i_4__3_n_1 ,\trunc_ln14_reg_176[15]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[19] ({\trunc_ln14_reg_176[19]_i_2__3_n_1 ,\trunc_ln14_reg_176[19]_i_3__3_n_1 ,\trunc_ln14_reg_176[19]_i_4__3_n_1 ,\trunc_ln14_reg_176[19]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[23] ({\trunc_ln14_reg_176[23]_i_2__3_n_1 ,\trunc_ln14_reg_176[23]_i_3__3_n_1 ,\trunc_ln14_reg_176[23]_i_4__3_n_1 ,\trunc_ln14_reg_176[23]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[27] ({\trunc_ln14_reg_176[27]_i_2__3_n_1 ,\trunc_ln14_reg_176[27]_i_3__3_n_1 ,\trunc_ln14_reg_176[27]_i_4__3_n_1 ,\trunc_ln14_reg_176[27]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[3] ({\trunc_ln14_reg_176[3]_i_2__3_n_1 ,\trunc_ln14_reg_176[3]_i_3__3_n_1 ,\trunc_ln14_reg_176[3]_i_4__3_n_1 ,\trunc_ln14_reg_176[3]_i_5__3_n_1 }),
        .\trunc_ln14_reg_176_reg[7] ({\trunc_ln14_reg_176[7]_i_2__3_n_1 ,\trunc_ln14_reg_176[7]_i_3__3_n_1 ,\trunc_ln14_reg_176[7]_i_4__3_n_1 ,\trunc_ln14_reg_176[7]_i_5__3_n_1 }),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1[7:1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8 send_frame_urem_3bkb_U23
       (.D(grp_fu_144_p0),
        .DI(tmp_1_reg_181),
        .Q({grp_random_int_gen_fu_37_ap_ready,Q}),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\dividend0_reg[31] (trunc_ln14_reg_176),
        .\divisor0_reg[9] (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9] (remd));
  FDRE \tmp_1_reg_181_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_81),
        .Q(tmp_1_reg_181),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_4_reg_370[0]_i_1 
       (.I0(available_spaces_bk),
        .I1(ap_block_state11_on_subcall_done),
        .I2(tmp_4_reg_370),
        .O(\available_spaces_bk_reg[2] ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_2__3 
       (.I0(low_1_reg_161[11]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[11]_i_2__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_3__3 
       (.I0(low_1_reg_161[10]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[11]_i_3__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_4__3 
       (.I0(low_1_reg_161[9]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[11]_i_4__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[11]_i_5__3 
       (.I0(low_1_reg_161[8]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .O(\trunc_ln14_reg_176[11]_i_5__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_2__3 
       (.I0(low_1_reg_161[15]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_27),
        .I4(send_frame_mul_mucud_U24_n_26),
        .O(\trunc_ln14_reg_176[15]_i_2__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_3__3 
       (.I0(low_1_reg_161[14]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_46),
        .I4(send_frame_mul_mucud_U24_n_39),
        .O(\trunc_ln14_reg_176[15]_i_3__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_4__3 
       (.I0(low_1_reg_161[13]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .O(\trunc_ln14_reg_176[15]_i_4__3_n_1 ));
  LUT5 #(
    .INIT(32'hA5A6A9AA)) 
    \trunc_ln14_reg_176[15]_i_5__3 
       (.I0(low_1_reg_161[12]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .O(\trunc_ln14_reg_176[15]_i_5__3_n_1 ));
  LUT6 #(
    .INIT(64'h555596A655559AAA)) 
    \trunc_ln14_reg_176[19]_i_2__3 
       (.I0(low_1_reg_161[19]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(send_frame_mul_mucud_U24_n_31),
        .I5(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[19]_i_2__3_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_3__3 
       (.I0(low_1_reg_161[18]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_40),
        .I4(send_frame_mul_mucud_U24_n_38),
        .I5(send_frame_mul_mucud_U24_n_42),
        .O(\trunc_ln14_reg_176[19]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_4__3 
       (.I0(low_1_reg_161[17]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_23),
        .I4(send_frame_mul_mucud_U24_n_35),
        .I5(send_frame_mul_mucud_U24_n_29),
        .O(\trunc_ln14_reg_176[19]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'h95A599A996A69AAA)) 
    \trunc_ln14_reg_176[19]_i_5__3 
       (.I0(low_1_reg_161[16]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_36),
        .I4(send_frame_mul_mucud_U24_n_49),
        .I5(send_frame_mul_mucud_U24_n_44),
        .O(\trunc_ln14_reg_176[19]_i_5__3_n_1 ));
  LUT5 #(
    .INIT(32'h96A69AAA)) 
    \trunc_ln14_reg_176[23]_i_2__3 
       (.I0(low_1_reg_161[23]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_26),
        .I4(send_frame_mul_mucud_U24_n_27),
        .O(\trunc_ln14_reg_176[23]_i_2__3_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_3__3 
       (.I0(low_1_reg_161[22]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_46),
        .I5(send_frame_mul_mucud_U24_n_47),
        .O(\trunc_ln14_reg_176[23]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_4__3 
       (.I0(low_1_reg_161[21]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_25),
        .I4(send_frame_mul_mucud_U24_n_33),
        .I5(send_frame_mul_mucud_U24_n_28),
        .O(\trunc_ln14_reg_176[23]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'h5555555596A69AAA)) 
    \trunc_ln14_reg_176[23]_i_5__3 
       (.I0(low_1_reg_161[20]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_41),
        .I4(send_frame_mul_mucud_U24_n_37),
        .I5(send_frame_mul_mucud_U24_n_43),
        .O(\trunc_ln14_reg_176[23]_i_5__3_n_1 ));
  LUT6 #(
    .INIT(64'h5656666655666666)) 
    \trunc_ln14_reg_176[27]_i_2__3 
       (.I0(low_1_reg_161[27]),
        .I1(send_frame_mul_mucud_U24_n_32),
        .I2(send_frame_mul_mucud_U24_n_34),
        .I3(send_frame_mul_mucud_U24_n_24),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[27]_i_2__3_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_3__3 
       (.I0(low_1_reg_161[26]),
        .I1(send_frame_mul_mucud_U24_n_38),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_42),
        .I5(send_frame_mul_mucud_U24_n_40),
        .O(\trunc_ln14_reg_176[27]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'h655A65AA6A5A6AAA)) 
    \trunc_ln14_reg_176[27]_i_4__3 
       (.I0(low_1_reg_161[25]),
        .I1(send_frame_mul_mucud_U24_n_35),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(send_frame_mul_mucud_U24_n_29),
        .I5(send_frame_mul_mucud_U24_n_23),
        .O(\trunc_ln14_reg_176[27]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'h56965A9A66A66AAA)) 
    \trunc_ln14_reg_176[27]_i_5__3 
       (.I0(low_1_reg_161[24]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_49),
        .I4(send_frame_mul_mucud_U24_n_44),
        .I5(send_frame_mul_mucud_U24_n_36),
        .O(\trunc_ln14_reg_176[27]_i_5__3_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln14_reg_176[30]_i_34__5 
       (.I0(zext_ln13_1_fu_95_p1[2]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .O(\trunc_ln14_reg_176[30]_i_34__5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln14_reg_176[30]_i_35__5 
       (.I0(zext_ln13_1_fu_95_p1[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_35__5_n_1 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln14_reg_176[30]_i_36__5 
       (.I0(zext_ln13_1_fu_95_p1[7]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .O(\trunc_ln14_reg_176[30]_i_36__5_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_3__3 
       (.I0(low_1_reg_161[30]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_39),
        .I4(send_frame_mul_mucud_U24_n_48),
        .I5(send_frame_mul_mucud_U24_n_46),
        .O(\trunc_ln14_reg_176[30]_i_3__3_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_4__3 
       (.I0(low_1_reg_161[29]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_33),
        .I4(send_frame_mul_mucud_U24_n_30),
        .I5(send_frame_mul_mucud_U24_n_25),
        .O(\trunc_ln14_reg_176[30]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'h55555A9A55556AAA)) 
    \trunc_ln14_reg_176[30]_i_5__3 
       (.I0(low_1_reg_161[28]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(send_frame_mul_mucud_U24_n_37),
        .I4(send_frame_mul_mucud_U24_n_45),
        .I5(send_frame_mul_mucud_U24_n_41),
        .O(\trunc_ln14_reg_176[30]_i_5__3_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_2__3 
       (.I0(low_1_reg_161[3]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_34),
        .O(\trunc_ln14_reg_176[3]_i_2__3_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_3__3 
       (.I0(low_1_reg_161[2]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_38),
        .O(\trunc_ln14_reg_176[3]_i_3__3_n_1 ));
  LUT4 #(
    .INIT(16'hA9AA)) 
    \trunc_ln14_reg_176[3]_i_4__3 
       (.I0(low_1_reg_161[1]),
        .I1(zext_ln13_1_fu_95_p1[4]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(send_frame_mul_mucud_U24_n_35),
        .O(\trunc_ln14_reg_176[3]_i_4__3_n_1 ));
  LUT6 #(
    .INIT(64'hAAA6AAAAAAAAAAAA)) 
    \trunc_ln14_reg_176[3]_i_5__3 
       (.I0(low_1_reg_161[0]),
        .I1(high_2_reg_166),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(send_frame_mul_mucud_U24_n_19),
        .I5(\trunc_ln14_reg_176[3]_i_7__5_n_1 ),
        .O(\trunc_ln14_reg_176[3]_i_5__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln14_reg_176[3]_i_7__5 
       (.I0(zext_ln13_1_fu_95_p1[4]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[3]_i_7__5_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_8__5 
       (.I0(zext_ln13_1_fu_95_p1[15]),
        .I1(zext_ln13_1_fu_95_p1[14]),
        .I2(zext_ln13_1_fu_95_p1[13]),
        .I3(zext_ln13_1_fu_95_p1[12]),
        .O(\trunc_ln14_reg_176[3]_i_8__5_n_1 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \trunc_ln14_reg_176[3]_i_9__5 
       (.I0(zext_ln13_1_fu_95_p1[11]),
        .I1(zext_ln13_1_fu_95_p1[10]),
        .I2(zext_ln13_1_fu_95_p1[9]),
        .I3(zext_ln13_1_fu_95_p1[8]),
        .O(\trunc_ln14_reg_176[3]_i_9__5_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_2__3 
       (.I0(low_1_reg_161[7]),
        .I1(send_frame_mul_mucud_U24_n_26),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_2__3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_3__3 
       (.I0(low_1_reg_161[6]),
        .I1(send_frame_mul_mucud_U24_n_39),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_3__3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_4__3 
       (.I0(low_1_reg_161[5]),
        .I1(send_frame_mul_mucud_U24_n_33),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_4__3_n_1 ));
  LUT4 #(
    .INIT(16'hAAA6)) 
    \trunc_ln14_reg_176[7]_i_5__3 
       (.I0(low_1_reg_161[4]),
        .I1(send_frame_mul_mucud_U24_n_37),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .O(\trunc_ln14_reg_176[7]_i_5__3_n_1 ));
  FDRE \trunc_ln14_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_80),
        .Q(trunc_ln14_reg_176[0]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_70),
        .Q(trunc_ln14_reg_176[10]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_69),
        .Q(trunc_ln14_reg_176[11]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_68),
        .Q(trunc_ln14_reg_176[12]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_67),
        .Q(trunc_ln14_reg_176[13]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_66),
        .Q(trunc_ln14_reg_176[14]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_65),
        .Q(trunc_ln14_reg_176[15]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_64),
        .Q(trunc_ln14_reg_176[16]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_63),
        .Q(trunc_ln14_reg_176[17]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_62),
        .Q(trunc_ln14_reg_176[18]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_61),
        .Q(trunc_ln14_reg_176[19]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_79),
        .Q(trunc_ln14_reg_176[1]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_60),
        .Q(trunc_ln14_reg_176[20]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_59),
        .Q(trunc_ln14_reg_176[21]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_58),
        .Q(trunc_ln14_reg_176[22]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_57),
        .Q(trunc_ln14_reg_176[23]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_56),
        .Q(trunc_ln14_reg_176[24]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_55),
        .Q(trunc_ln14_reg_176[25]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_54),
        .Q(trunc_ln14_reg_176[26]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_53),
        .Q(trunc_ln14_reg_176[27]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_52),
        .Q(trunc_ln14_reg_176[28]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_51),
        .Q(trunc_ln14_reg_176[29]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_78),
        .Q(trunc_ln14_reg_176[2]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_50),
        .Q(trunc_ln14_reg_176[30]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_77),
        .Q(trunc_ln14_reg_176[3]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_76),
        .Q(trunc_ln14_reg_176[4]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_75),
        .Q(trunc_ln14_reg_176[5]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_74),
        .Q(trunc_ln14_reg_176[6]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_73),
        .Q(trunc_ln14_reg_176[7]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_72),
        .Q(trunc_ln14_reg_176[8]),
        .R(1'b0));
  FDRE \trunc_ln14_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2__0),
        .D(send_frame_mul_mucud_U24_n_71),
        .Q(trunc_ln14_reg_176[9]),
        .R(1'b0));
endmodule

(* ap_ST_fsm_state1 = "14'b00000000000001" *) (* ap_ST_fsm_state10 = "14'b00001000000000" *) (* ap_ST_fsm_state11 = "14'b00010000000000" *) 
(* ap_ST_fsm_state12 = "14'b00100000000000" *) (* ap_ST_fsm_state13 = "14'b01000000000000" *) (* ap_ST_fsm_state14 = "14'b10000000000000" *) 
(* ap_ST_fsm_state2 = "14'b00000000000010" *) (* ap_ST_fsm_state3 = "14'b00000000000100" *) (* ap_ST_fsm_state4 = "14'b00000000001000" *) 
(* ap_ST_fsm_state5 = "14'b00000000010000" *) (* ap_ST_fsm_state6 = "14'b00000000100000" *) (* ap_ST_fsm_state7 = "14'b00000001000000" *) 
(* ap_ST_fsm_state8 = "14'b00000010000000" *) (* ap_ST_fsm_state9 = "14'b00000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    source_addr_mac_address0,
    source_addr_mac_ce0,
    source_addr_mac_q0,
    source_addr_mac_address1,
    source_addr_mac_ce1,
    source_addr_mac_q1,
    dest_addr_mac_address0,
    dest_addr_mac_ce0,
    dest_addr_mac_we0,
    dest_addr_mac_d0,
    dest_addr_mac_q0,
    dest_addr_mac_address1,
    dest_addr_mac_ce1,
    dest_addr_mac_we1,
    dest_addr_mac_d1,
    dest_addr_mac_q1,
    data_address0,
    data_ce0,
    data_q0,
    up,
    s_class,
    c_identifier_operating_class,
    c_identifier_channel_number,
    t_slot,
    d_rate,
    tx_power_lvl,
    expiry_time,
    mac_frame_address0,
    mac_frame_ce0,
    mac_frame_we0,
    mac_frame_d0,
    mac_frame_q0,
    medium_state,
    current_txop_holder_i,
    current_txop_holder_o,
    current_txop_holder_o_ap_vld,
    received_frame_address0,
    received_frame_ce0,
    received_frame_we0,
    received_frame_d0,
    received_frame_q0,
    received_frame_address1,
    received_frame_ce1,
    received_frame_we1,
    received_frame_d1,
    received_frame_q1);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  output [2:0]source_addr_mac_address0;
  output source_addr_mac_ce0;
  input [7:0]source_addr_mac_q0;
  output [2:0]source_addr_mac_address1;
  output source_addr_mac_ce1;
  input [7:0]source_addr_mac_q1;
  output [2:0]dest_addr_mac_address0;
  output dest_addr_mac_ce0;
  output dest_addr_mac_we0;
  output [7:0]dest_addr_mac_d0;
  input [7:0]dest_addr_mac_q0;
  output [2:0]dest_addr_mac_address1;
  output dest_addr_mac_ce1;
  output dest_addr_mac_we1;
  output [7:0]dest_addr_mac_d1;
  input [7:0]dest_addr_mac_q1;
  output [6:0]data_address0;
  output data_ce0;
  input [7:0]data_q0;
  input [3:0]up;
  input [0:0]s_class;
  input [7:0]c_identifier_operating_class;
  input [7:0]c_identifier_channel_number;
  input [1:0]t_slot;
  input [6:0]d_rate;
  input [3:0]tx_power_lvl;
  input [63:0]expiry_time;
  output [6:0]mac_frame_address0;
  output mac_frame_ce0;
  output mac_frame_we0;
  output [7:0]mac_frame_d0;
  input [7:0]mac_frame_q0;
  input [0:0]medium_state;
  input [2:0]current_txop_holder_i;
  output [2:0]current_txop_holder_o;
  output current_txop_holder_o_ap_vld;
  output [6:0]received_frame_address0;
  output received_frame_ce0;
  output received_frame_we0;
  output [7:0]received_frame_d0;
  input [7:0]received_frame_q0;
  output [6:0]received_frame_address1;
  output received_frame_ce1;
  output received_frame_we1;
  output [7:0]received_frame_d1;
  input [7:0]received_frame_q1;

  wire \<const0> ;
  wire \<const1> ;
  wire [9:0]CW_be;
  wire [9:0]CW_bk;
  wire [9:0]CW_vi;
  wire [6:0]add_ln15_fu_484_p2;
  wire [6:0]add_ln15_reg_578;
  wire \add_ln15_reg_578[6]_i_3_n_1 ;
  wire \add_ln15_reg_578[6]_i_4_n_1 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire \ap_CS_fsm_reg_n_1_[7] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [13:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm125_out;
  wire ap_NS_fsm126_out;
  wire ap_clk;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [2:0]available_spaces_be;
  wire [2:0]available_spaces_bk;
  wire [2:0]available_spaces_vi;
  wire [2:0]available_spaces_vo;
  wire [9:0]be_backoff_counter;
  wire \be_backoff_counter[1]_i_5_n_1 ;
  wire \be_backoff_counter[2]_i_5_n_1 ;
  wire \be_backoff_counter[3]_i_4_n_1 ;
  wire \be_backoff_counter[4]_i_4_n_1 ;
  wire \be_backoff_counter[5]_i_4_n_1 ;
  wire \be_backoff_counter[6]_i_4_n_1 ;
  wire \be_backoff_counter[7]_i_4_n_1 ;
  wire \be_backoff_counter[7]_i_6_n_1 ;
  wire \be_backoff_counter[8]_i_5_n_1 ;
  wire \be_backoff_counter[9]_i_13_n_1 ;
  wire [9:0]bk_backoff_counter;
  wire \bk_backoff_counter[1]_i_5_n_1 ;
  wire \bk_backoff_counter[2]_i_5_n_1 ;
  wire \bk_backoff_counter[3]_i_5_n_1 ;
  wire \bk_backoff_counter[4]_i_5_n_1 ;
  wire \bk_backoff_counter[5]_i_5_n_1 ;
  wire \bk_backoff_counter[6]_i_5_n_1 ;
  wire \bk_backoff_counter[7]_i_5_n_1 ;
  wire \bk_backoff_counter[7]_i_6_n_1 ;
  wire \bk_backoff_counter[8]_i_5_n_1 ;
  wire \bk_backoff_counter[9]_i_12_n_1 ;
  wire [7:0]c_identifier_channel_number;
  wire [7:0]c_identifier_operating_class;
  wire count;
  wire [6:0]count_load_reg_551;
  wire \count_load_reg_551[6]_i_2_n_1 ;
  wire \count_reg_n_1_[0] ;
  wire \count_reg_n_1_[1] ;
  wire \count_reg_n_1_[2] ;
  wire \count_reg_n_1_[3] ;
  wire \count_reg_n_1_[4] ;
  wire \count_reg_n_1_[5] ;
  wire \count_reg_n_1_[6] ;
  wire [2:0]current_txop_holder_i;
  wire [2:0]current_txop_holder_o;
  wire current_txop_holder_o_ap_vld;
  wire [6:0]d_rate;
  wire [6:0]data_address0;
  wire data_ce0;
  wire [7:0]data_q0;
  wire edca_queues_U_n_10;
  wire edca_queues_U_n_11;
  wire edca_queues_U_n_12;
  wire edca_queues_U_n_13;
  wire edca_queues_U_n_14;
  wire edca_queues_U_n_15;
  wire edca_queues_U_n_16;
  wire edca_queues_U_n_17;
  wire edca_queues_U_n_18;
  wire edca_queues_U_n_19;
  wire edca_queues_U_n_9;
  wire [10:0]edca_queues_address0;
  wire edca_queues_ce0;
  wire [7:0]edca_queues_d0;
  wire edca_queues_we0;
  wire [7:4]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire grp_fu_211_p2;
  wire [9:1]grp_initial_edca_process_fu_240_CW_be_o;
  wire grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  wire [9:1]grp_initial_edca_process_fu_240_CW_bk_o;
  wire grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  wire [9:1]grp_initial_edca_process_fu_240_CW_vi_o;
  wire grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  wire grp_initial_edca_process_fu_240_ap_start_reg;
  wire [2:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [2:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [2:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [2:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [9:0]grp_initial_edca_process_fu_240_edca_queues_address0;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire grp_initial_edca_process_fu_240_n_1;
  wire grp_initial_edca_process_fu_240_n_101;
  wire grp_initial_edca_process_fu_240_n_144;
  wire grp_initial_edca_process_fu_240_n_145;
  wire grp_initial_edca_process_fu_240_n_146;
  wire grp_initial_edca_process_fu_240_n_147;
  wire grp_initial_edca_process_fu_240_n_148;
  wire grp_initial_edca_process_fu_240_n_149;
  wire grp_initial_edca_process_fu_240_n_150;
  wire grp_initial_edca_process_fu_240_n_151;
  wire grp_initial_edca_process_fu_240_n_152;
  wire grp_initial_edca_process_fu_240_n_163;
  wire grp_initial_edca_process_fu_240_n_164;
  wire grp_initial_edca_process_fu_240_n_165;
  wire grp_initial_edca_process_fu_240_n_166;
  wire grp_initial_edca_process_fu_240_n_167;
  wire grp_initial_edca_process_fu_240_n_168;
  wire grp_initial_edca_process_fu_240_n_169;
  wire grp_initial_edca_process_fu_240_n_170;
  wire grp_initial_edca_process_fu_240_n_171;
  wire grp_initial_edca_process_fu_240_n_18;
  wire grp_initial_edca_process_fu_240_n_183;
  wire grp_initial_edca_process_fu_240_n_184;
  wire grp_initial_edca_process_fu_240_n_185;
  wire grp_initial_edca_process_fu_240_n_186;
  wire grp_initial_edca_process_fu_240_n_187;
  wire grp_initial_edca_process_fu_240_n_188;
  wire grp_initial_edca_process_fu_240_n_189;
  wire grp_initial_edca_process_fu_240_n_190;
  wire grp_initial_edca_process_fu_240_n_191;
  wire grp_initial_edca_process_fu_240_n_196;
  wire grp_initial_edca_process_fu_240_n_197;
  wire grp_initial_edca_process_fu_240_n_198;
  wire grp_initial_edca_process_fu_240_n_24;
  wire grp_initial_edca_process_fu_240_n_25;
  wire grp_initial_edca_process_fu_240_n_38;
  wire grp_initial_edca_process_fu_240_n_39;
  wire grp_initial_edca_process_fu_240_n_40;
  wire grp_initial_edca_process_fu_240_n_41;
  wire grp_initial_edca_process_fu_240_n_50;
  wire grp_initial_edca_process_fu_240_n_51;
  wire grp_initial_edca_process_fu_240_n_52;
  wire grp_initial_edca_process_fu_240_n_53;
  wire grp_initial_edca_process_fu_240_n_54;
  wire grp_initial_edca_process_fu_240_n_55;
  wire grp_initial_edca_process_fu_240_n_56;
  wire grp_initial_edca_process_fu_240_n_57;
  wire grp_initial_edca_process_fu_240_n_58;
  wire grp_initial_edca_process_fu_240_n_59;
  wire grp_initial_edca_process_fu_240_n_60;
  wire grp_initial_edca_process_fu_240_n_61;
  wire [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [9:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld;
  wire grp_ma_unitdatax_request_fu_344_ap_start_reg;
  wire grp_ma_unitdatax_request_fu_344_n_1;
  wire grp_ma_unitdatax_request_fu_344_n_10;
  wire grp_ma_unitdatax_request_fu_344_n_100;
  wire grp_ma_unitdatax_request_fu_344_n_101;
  wire grp_ma_unitdatax_request_fu_344_n_102;
  wire grp_ma_unitdatax_request_fu_344_n_103;
  wire grp_ma_unitdatax_request_fu_344_n_11;
  wire grp_ma_unitdatax_request_fu_344_n_12;
  wire grp_ma_unitdatax_request_fu_344_n_13;
  wire grp_ma_unitdatax_request_fu_344_n_136;
  wire grp_ma_unitdatax_request_fu_344_n_137;
  wire grp_ma_unitdatax_request_fu_344_n_138;
  wire grp_ma_unitdatax_request_fu_344_n_14;
  wire grp_ma_unitdatax_request_fu_344_n_15;
  wire grp_ma_unitdatax_request_fu_344_n_16;
  wire grp_ma_unitdatax_request_fu_344_n_17;
  wire grp_ma_unitdatax_request_fu_344_n_18;
  wire grp_ma_unitdatax_request_fu_344_n_19;
  wire grp_ma_unitdatax_request_fu_344_n_2;
  wire grp_ma_unitdatax_request_fu_344_n_20;
  wire grp_ma_unitdatax_request_fu_344_n_21;
  wire grp_ma_unitdatax_request_fu_344_n_22;
  wire grp_ma_unitdatax_request_fu_344_n_3;
  wire grp_ma_unitdatax_request_fu_344_n_30;
  wire grp_ma_unitdatax_request_fu_344_n_31;
  wire grp_ma_unitdatax_request_fu_344_n_32;
  wire grp_ma_unitdatax_request_fu_344_n_33;
  wire grp_ma_unitdatax_request_fu_344_n_34;
  wire grp_ma_unitdatax_request_fu_344_n_35;
  wire grp_ma_unitdatax_request_fu_344_n_36;
  wire grp_ma_unitdatax_request_fu_344_n_37;
  wire grp_ma_unitdatax_request_fu_344_n_38;
  wire grp_ma_unitdatax_request_fu_344_n_39;
  wire grp_ma_unitdatax_request_fu_344_n_4;
  wire grp_ma_unitdatax_request_fu_344_n_40;
  wire grp_ma_unitdatax_request_fu_344_n_41;
  wire grp_ma_unitdatax_request_fu_344_n_42;
  wire grp_ma_unitdatax_request_fu_344_n_43;
  wire grp_ma_unitdatax_request_fu_344_n_44;
  wire grp_ma_unitdatax_request_fu_344_n_45;
  wire grp_ma_unitdatax_request_fu_344_n_46;
  wire grp_ma_unitdatax_request_fu_344_n_47;
  wire grp_ma_unitdatax_request_fu_344_n_48;
  wire grp_ma_unitdatax_request_fu_344_n_49;
  wire grp_ma_unitdatax_request_fu_344_n_5;
  wire grp_ma_unitdatax_request_fu_344_n_50;
  wire grp_ma_unitdatax_request_fu_344_n_51;
  wire grp_ma_unitdatax_request_fu_344_n_52;
  wire grp_ma_unitdatax_request_fu_344_n_53;
  wire grp_ma_unitdatax_request_fu_344_n_54;
  wire grp_ma_unitdatax_request_fu_344_n_55;
  wire grp_ma_unitdatax_request_fu_344_n_56;
  wire grp_ma_unitdatax_request_fu_344_n_57;
  wire grp_ma_unitdatax_request_fu_344_n_58;
  wire grp_ma_unitdatax_request_fu_344_n_59;
  wire grp_ma_unitdatax_request_fu_344_n_6;
  wire grp_ma_unitdatax_request_fu_344_n_60;
  wire grp_ma_unitdatax_request_fu_344_n_61;
  wire grp_ma_unitdatax_request_fu_344_n_62;
  wire grp_ma_unitdatax_request_fu_344_n_63;
  wire grp_ma_unitdatax_request_fu_344_n_64;
  wire grp_ma_unitdatax_request_fu_344_n_65;
  wire grp_ma_unitdatax_request_fu_344_n_66;
  wire grp_ma_unitdatax_request_fu_344_n_67;
  wire grp_ma_unitdatax_request_fu_344_n_68;
  wire grp_ma_unitdatax_request_fu_344_n_69;
  wire grp_ma_unitdatax_request_fu_344_n_7;
  wire grp_ma_unitdatax_request_fu_344_n_70;
  wire grp_ma_unitdatax_request_fu_344_n_71;
  wire grp_ma_unitdatax_request_fu_344_n_72;
  wire grp_ma_unitdatax_request_fu_344_n_73;
  wire grp_ma_unitdatax_request_fu_344_n_74;
  wire grp_ma_unitdatax_request_fu_344_n_75;
  wire grp_ma_unitdatax_request_fu_344_n_76;
  wire grp_ma_unitdatax_request_fu_344_n_77;
  wire grp_ma_unitdatax_request_fu_344_n_8;
  wire grp_ma_unitdatax_request_fu_344_n_9;
  wire grp_ma_unitdatax_request_fu_344_n_96;
  wire grp_ma_unitdatax_request_fu_344_n_98;
  wire grp_ma_unitdatax_request_fu_344_n_99;
  wire grp_phy_data_request_fu_422_ap_start_reg;
  wire grp_phy_data_request_fu_422_n_5;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg0;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire [10:6]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire grp_phy_txend_confirm_fu_292_n_100;
  wire grp_phy_txend_confirm_fu_292_n_101;
  wire grp_phy_txend_confirm_fu_292_n_102;
  wire grp_phy_txend_confirm_fu_292_n_103;
  wire grp_phy_txend_confirm_fu_292_n_104;
  wire grp_phy_txend_confirm_fu_292_n_105;
  wire grp_phy_txend_confirm_fu_292_n_106;
  wire grp_phy_txend_confirm_fu_292_n_107;
  wire grp_phy_txend_confirm_fu_292_n_108;
  wire grp_phy_txend_confirm_fu_292_n_109;
  wire grp_phy_txend_confirm_fu_292_n_110;
  wire grp_phy_txend_confirm_fu_292_n_111;
  wire grp_phy_txend_confirm_fu_292_n_112;
  wire grp_phy_txend_confirm_fu_292_n_113;
  wire grp_phy_txend_confirm_fu_292_n_114;
  wire grp_phy_txend_confirm_fu_292_n_115;
  wire grp_phy_txend_confirm_fu_292_n_116;
  wire grp_phy_txend_confirm_fu_292_n_117;
  wire grp_phy_txend_confirm_fu_292_n_118;
  wire grp_phy_txend_confirm_fu_292_n_119;
  wire grp_phy_txend_confirm_fu_292_n_120;
  wire grp_phy_txend_confirm_fu_292_n_121;
  wire grp_phy_txend_confirm_fu_292_n_122;
  wire grp_phy_txend_confirm_fu_292_n_123;
  wire grp_phy_txend_confirm_fu_292_n_124;
  wire grp_phy_txend_confirm_fu_292_n_125;
  wire grp_phy_txend_confirm_fu_292_n_126;
  wire grp_phy_txend_confirm_fu_292_n_127;
  wire grp_phy_txend_confirm_fu_292_n_128;
  wire grp_phy_txend_confirm_fu_292_n_129;
  wire grp_phy_txend_confirm_fu_292_n_130;
  wire grp_phy_txend_confirm_fu_292_n_131;
  wire grp_phy_txend_confirm_fu_292_n_132;
  wire grp_phy_txend_confirm_fu_292_n_133;
  wire grp_phy_txend_confirm_fu_292_n_134;
  wire grp_phy_txend_confirm_fu_292_n_135;
  wire grp_phy_txend_confirm_fu_292_n_136;
  wire grp_phy_txend_confirm_fu_292_n_137;
  wire grp_phy_txend_confirm_fu_292_n_138;
  wire grp_phy_txend_confirm_fu_292_n_139;
  wire grp_phy_txend_confirm_fu_292_n_14;
  wire grp_phy_txend_confirm_fu_292_n_140;
  wire grp_phy_txend_confirm_fu_292_n_141;
  wire grp_phy_txend_confirm_fu_292_n_142;
  wire grp_phy_txend_confirm_fu_292_n_143;
  wire grp_phy_txend_confirm_fu_292_n_144;
  wire grp_phy_txend_confirm_fu_292_n_145;
  wire grp_phy_txend_confirm_fu_292_n_146;
  wire grp_phy_txend_confirm_fu_292_n_147;
  wire grp_phy_txend_confirm_fu_292_n_148;
  wire grp_phy_txend_confirm_fu_292_n_149;
  wire grp_phy_txend_confirm_fu_292_n_15;
  wire grp_phy_txend_confirm_fu_292_n_150;
  wire grp_phy_txend_confirm_fu_292_n_151;
  wire grp_phy_txend_confirm_fu_292_n_152;
  wire grp_phy_txend_confirm_fu_292_n_153;
  wire grp_phy_txend_confirm_fu_292_n_154;
  wire grp_phy_txend_confirm_fu_292_n_155;
  wire grp_phy_txend_confirm_fu_292_n_156;
  wire grp_phy_txend_confirm_fu_292_n_16;
  wire grp_phy_txend_confirm_fu_292_n_17;
  wire grp_phy_txend_confirm_fu_292_n_170;
  wire grp_phy_txend_confirm_fu_292_n_171;
  wire grp_phy_txend_confirm_fu_292_n_172;
  wire grp_phy_txend_confirm_fu_292_n_173;
  wire grp_phy_txend_confirm_fu_292_n_174;
  wire grp_phy_txend_confirm_fu_292_n_175;
  wire grp_phy_txend_confirm_fu_292_n_176;
  wire grp_phy_txend_confirm_fu_292_n_177;
  wire grp_phy_txend_confirm_fu_292_n_178;
  wire grp_phy_txend_confirm_fu_292_n_179;
  wire grp_phy_txend_confirm_fu_292_n_180;
  wire grp_phy_txend_confirm_fu_292_n_181;
  wire grp_phy_txend_confirm_fu_292_n_182;
  wire grp_phy_txend_confirm_fu_292_n_183;
  wire grp_phy_txend_confirm_fu_292_n_184;
  wire grp_phy_txend_confirm_fu_292_n_185;
  wire grp_phy_txend_confirm_fu_292_n_186;
  wire grp_phy_txend_confirm_fu_292_n_187;
  wire grp_phy_txend_confirm_fu_292_n_188;
  wire grp_phy_txend_confirm_fu_292_n_189;
  wire grp_phy_txend_confirm_fu_292_n_190;
  wire grp_phy_txend_confirm_fu_292_n_191;
  wire grp_phy_txend_confirm_fu_292_n_192;
  wire grp_phy_txend_confirm_fu_292_n_193;
  wire grp_phy_txend_confirm_fu_292_n_194;
  wire grp_phy_txend_confirm_fu_292_n_195;
  wire grp_phy_txend_confirm_fu_292_n_196;
  wire grp_phy_txend_confirm_fu_292_n_197;
  wire grp_phy_txend_confirm_fu_292_n_198;
  wire grp_phy_txend_confirm_fu_292_n_199;
  wire grp_phy_txend_confirm_fu_292_n_200;
  wire grp_phy_txend_confirm_fu_292_n_202;
  wire grp_phy_txend_confirm_fu_292_n_203;
  wire grp_phy_txend_confirm_fu_292_n_204;
  wire grp_phy_txend_confirm_fu_292_n_205;
  wire grp_phy_txend_confirm_fu_292_n_206;
  wire grp_phy_txend_confirm_fu_292_n_24;
  wire grp_phy_txend_confirm_fu_292_n_25;
  wire grp_phy_txend_confirm_fu_292_n_35;
  wire grp_phy_txend_confirm_fu_292_n_36;
  wire grp_phy_txend_confirm_fu_292_n_38;
  wire grp_phy_txend_confirm_fu_292_n_39;
  wire grp_phy_txend_confirm_fu_292_n_40;
  wire grp_phy_txend_confirm_fu_292_n_41;
  wire grp_phy_txend_confirm_fu_292_n_42;
  wire grp_phy_txend_confirm_fu_292_n_43;
  wire grp_phy_txend_confirm_fu_292_n_44;
  wire grp_phy_txend_confirm_fu_292_n_45;
  wire grp_phy_txend_confirm_fu_292_n_46;
  wire grp_phy_txend_confirm_fu_292_n_47;
  wire grp_phy_txend_confirm_fu_292_n_48;
  wire grp_phy_txend_confirm_fu_292_n_55;
  wire grp_phy_txend_confirm_fu_292_n_56;
  wire grp_phy_txend_confirm_fu_292_n_57;
  wire grp_phy_txend_confirm_fu_292_n_58;
  wire grp_phy_txend_confirm_fu_292_n_59;
  wire grp_phy_txend_confirm_fu_292_n_60;
  wire grp_phy_txend_confirm_fu_292_n_61;
  wire grp_phy_txend_confirm_fu_292_n_62;
  wire grp_phy_txend_confirm_fu_292_n_63;
  wire grp_phy_txend_confirm_fu_292_n_64;
  wire grp_phy_txend_confirm_fu_292_n_65;
  wire grp_phy_txend_confirm_fu_292_n_66;
  wire grp_phy_txend_confirm_fu_292_n_67;
  wire grp_phy_txend_confirm_fu_292_n_68;
  wire grp_phy_txend_confirm_fu_292_n_69;
  wire grp_phy_txend_confirm_fu_292_n_70;
  wire grp_phy_txend_confirm_fu_292_n_71;
  wire grp_phy_txend_confirm_fu_292_n_72;
  wire grp_phy_txend_confirm_fu_292_n_78;
  wire grp_phy_txend_confirm_fu_292_n_79;
  wire grp_phy_txend_confirm_fu_292_n_80;
  wire grp_phy_txend_confirm_fu_292_n_81;
  wire grp_phy_txend_confirm_fu_292_n_82;
  wire grp_phy_txend_confirm_fu_292_n_83;
  wire grp_phy_txend_confirm_fu_292_n_84;
  wire grp_phy_txend_confirm_fu_292_n_85;
  wire grp_phy_txend_confirm_fu_292_n_86;
  wire grp_phy_txend_confirm_fu_292_n_87;
  wire grp_phy_txend_confirm_fu_292_n_88;
  wire grp_phy_txend_confirm_fu_292_n_89;
  wire grp_phy_txend_confirm_fu_292_n_90;
  wire grp_phy_txend_confirm_fu_292_n_91;
  wire grp_phy_txend_confirm_fu_292_n_92;
  wire grp_phy_txend_confirm_fu_292_n_93;
  wire grp_phy_txend_confirm_fu_292_n_94;
  wire grp_phy_txend_confirm_fu_292_n_95;
  wire grp_phy_txend_confirm_fu_292_n_96;
  wire grp_phy_txend_confirm_fu_292_n_97;
  wire grp_phy_txend_confirm_fu_292_n_98;
  wire grp_phy_txend_confirm_fu_292_n_99;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [9:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld;
  wire grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld;
  wire [31:0]\grp_random_int_gen_fu_295/grp_fu_144_p0 ;
  wire [7:4]\grp_start_tx_fu_117/p_0_in ;
  wire [8:4]\grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1 ;
  wire [7:5]\grp_start_tx_fu_117/zext_ln140_1_fu_942_p1 ;
  wire [7:4]\grp_start_tx_fu_119/p_0_in ;
  wire [8:4]\grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1 ;
  wire [7:5]\grp_start_tx_fu_119/zext_ln140_1_fu_942_p1 ;
  wire [1:1]grp_start_tx_fu_119_available_spaces_be_o;
  wire [1:1]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [1:1]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [1:1]grp_start_tx_fu_119_available_spaces_vo_o;
  wire i_0_reg_208;
  wire \i_0_reg_208_reg_n_1_[0] ;
  wire \i_0_reg_208_reg_n_1_[1] ;
  wire \i_0_reg_208_reg_n_1_[2] ;
  wire \i_0_reg_208_reg_n_1_[3] ;
  wire \i_0_reg_208_reg_n_1_[4] ;
  wire \i_0_reg_208_reg_n_1_[5] ;
  wire \i_0_reg_208_reg_n_1_[6] ;
  wire [6:0]i_fu_451_p2;
  wire [6:0]i_reg_546;
  wire \i_reg_546[6]_i_2_n_1 ;
  wire icmp_ln10_fu_461_p2;
  wire icmp_ln10_reg_556;
  wire \icmp_ln10_reg_556[0]_i_2_n_1 ;
  wire icmp_ln16_fu_490_p2;
  wire icmp_ln16_reg_584;
  wire icmp_ln268_fu_233_p2;
  wire [6:0]mac_frame_address0;
  wire mac_frame_ce0;
  wire [7:0]mac_frame_d0;
  wire [7:0]mac_frame_q0;
  wire mac_frame_we0;
  wire [0:0]medium_state;
  wire [9:0]p_1_in;
  wire [6:0]q_0_i_reg_219;
  wire q_0_i_reg_2190;
  wire [6:0]q_fu_473_p2;
  wire [6:0]q_reg_563;
  wire q_reg_5630;
  wire \q_reg_563[6]_i_3_n_1 ;
  wire [31:0]rand_state;
  wire [1:0]read_pointer_be;
  wire [1:0]read_pointer_bk;
  wire [1:0]read_pointer_vi;
  wire [1:0]read_pointer_vo;
  wire [0:0]s_class;
  wire [2:2]\^source_addr_mac_address0 ;
  wire [1:1]\^source_addr_mac_address1 ;
  wire source_addr_mac_ce0;
  wire [7:0]source_addr_mac_q0;
  wire [7:0]source_addr_mac_q1;
  wire [3:0]tx_power_lvl;
  wire [3:0]up;
  wire [9:0]vi_backoff_counter;
  wire \vi_backoff_counter[1]_i_5_n_1 ;
  wire \vi_backoff_counter[2]_i_5_n_1 ;
  wire \vi_backoff_counter[3]_i_4_n_1 ;
  wire \vi_backoff_counter[4]_i_4_n_1 ;
  wire \vi_backoff_counter[5]_i_4_n_1 ;
  wire \vi_backoff_counter[6]_i_4_n_1 ;
  wire \vi_backoff_counter[7]_i_4_n_1 ;
  wire \vi_backoff_counter[7]_i_6_n_1 ;
  wire \vi_backoff_counter[8]_i_5_n_1 ;
  wire \vi_backoff_counter[9]_i_12_n_1 ;
  wire [9:0]vo_backoff_counter;
  wire \vo_backoff_counter[1]_i_6_n_1 ;
  wire \vo_backoff_counter[2]_i_6_n_1 ;
  wire \vo_backoff_counter[3]_i_6_n_1 ;
  wire \vo_backoff_counter[9]_i_10_n_1 ;
  wire [1:0]write_pointer_be;
  wire [1:0]write_pointer_bk;
  wire [1:0]write_pointer_vi;
  wire [1:0]write_pointer_vo;

  assign ap_done = ap_ready;
  assign dest_addr_mac_address0[2] = \<const0> ;
  assign dest_addr_mac_address0[1] = \<const0> ;
  assign dest_addr_mac_address0[0] = \<const0> ;
  assign dest_addr_mac_address1[2] = \<const0> ;
  assign dest_addr_mac_address1[1] = \<const0> ;
  assign dest_addr_mac_address1[0] = \<const0> ;
  assign dest_addr_mac_ce0 = \<const0> ;
  assign dest_addr_mac_ce1 = \<const0> ;
  assign dest_addr_mac_d0[7] = \<const0> ;
  assign dest_addr_mac_d0[6] = \<const0> ;
  assign dest_addr_mac_d0[5] = \<const0> ;
  assign dest_addr_mac_d0[4] = \<const0> ;
  assign dest_addr_mac_d0[3] = \<const0> ;
  assign dest_addr_mac_d0[2] = \<const0> ;
  assign dest_addr_mac_d0[1] = \<const0> ;
  assign dest_addr_mac_d0[0] = \<const0> ;
  assign dest_addr_mac_d1[7] = \<const0> ;
  assign dest_addr_mac_d1[6] = \<const0> ;
  assign dest_addr_mac_d1[5] = \<const0> ;
  assign dest_addr_mac_d1[4] = \<const0> ;
  assign dest_addr_mac_d1[3] = \<const0> ;
  assign dest_addr_mac_d1[2] = \<const0> ;
  assign dest_addr_mac_d1[1] = \<const0> ;
  assign dest_addr_mac_d1[0] = \<const0> ;
  assign dest_addr_mac_we0 = \<const0> ;
  assign dest_addr_mac_we1 = \<const0> ;
  assign received_frame_address0[6] = \<const0> ;
  assign received_frame_address0[5] = \<const0> ;
  assign received_frame_address0[4] = \<const0> ;
  assign received_frame_address0[3] = \<const0> ;
  assign received_frame_address0[2] = \<const0> ;
  assign received_frame_address0[1] = \<const0> ;
  assign received_frame_address0[0] = \<const0> ;
  assign received_frame_address1[6] = \<const0> ;
  assign received_frame_address1[5] = \<const0> ;
  assign received_frame_address1[4] = \<const0> ;
  assign received_frame_address1[3] = \<const0> ;
  assign received_frame_address1[2] = \<const0> ;
  assign received_frame_address1[1] = \<const0> ;
  assign received_frame_address1[0] = \<const0> ;
  assign received_frame_ce0 = \<const0> ;
  assign received_frame_ce1 = \<const0> ;
  assign received_frame_d0[7] = \<const0> ;
  assign received_frame_d0[6] = \<const0> ;
  assign received_frame_d0[5] = \<const0> ;
  assign received_frame_d0[4] = \<const0> ;
  assign received_frame_d0[3] = \<const0> ;
  assign received_frame_d0[2] = \<const0> ;
  assign received_frame_d0[1] = \<const0> ;
  assign received_frame_d0[0] = \<const0> ;
  assign received_frame_d1[7] = \<const0> ;
  assign received_frame_d1[6] = \<const0> ;
  assign received_frame_d1[5] = \<const0> ;
  assign received_frame_d1[4] = \<const0> ;
  assign received_frame_d1[3] = \<const0> ;
  assign received_frame_d1[2] = \<const0> ;
  assign received_frame_d1[1] = \<const0> ;
  assign received_frame_d1[0] = \<const0> ;
  assign received_frame_we0 = \<const0> ;
  assign received_frame_we1 = \<const0> ;
  assign source_addr_mac_address0[2] = \^source_addr_mac_address0 [2];
  assign source_addr_mac_address0[1] = \^source_addr_mac_address1 [1];
  assign source_addr_mac_address0[0] = \<const0> ;
  assign source_addr_mac_address1[2] = \^source_addr_mac_address0 [2];
  assign source_addr_mac_address1[1] = \^source_addr_mac_address1 [1];
  assign source_addr_mac_address1[0] = \<const1> ;
  assign source_addr_mac_ce1 = source_addr_mac_ce0;
  FDRE #(
    .INIT(1'b1)) 
    \CW_be_reg[0] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_146),
        .Q(CW_be[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_be_reg[1] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_145),
        .Q(CW_be[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_be_reg[2] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_144),
        .Q(CW_be[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_be_reg[3] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_143),
        .Q(CW_be[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[4] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_142),
        .Q(CW_be[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[5] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_141),
        .Q(CW_be[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[6] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_140),
        .Q(CW_be[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[7] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_139),
        .Q(CW_be[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[8] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_138),
        .Q(CW_be[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_be_reg[9] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_194),
        .D(grp_phy_txend_confirm_fu_292_n_137),
        .Q(CW_be[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_bk_reg[0] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[0]),
        .Q(CW_bk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_bk_reg[1] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[1]),
        .Q(CW_bk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_bk_reg[2] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[2]),
        .Q(CW_bk[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_bk_reg[3] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[3]),
        .Q(CW_bk[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[4] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[4]),
        .Q(CW_bk[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[5] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[5]),
        .Q(CW_bk[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[6] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[6]),
        .Q(CW_bk[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[7] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[7]),
        .Q(CW_bk[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[8] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[8]),
        .Q(CW_bk[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_bk_reg[9] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_195),
        .D(p_1_in[9]),
        .Q(CW_bk[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_vi_reg[0] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_126),
        .Q(CW_vi[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_vi_reg[1] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_125),
        .Q(CW_vi[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_vi_reg[2] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_124),
        .Q(CW_vi[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \CW_vi_reg[3] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_123),
        .Q(CW_vi[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[4] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_122),
        .Q(CW_vi[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[5] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_121),
        .Q(CW_vi[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[6] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_120),
        .Q(CW_vi[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[7] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_119),
        .Q(CW_vi[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[8] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_118),
        .Q(CW_vi[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \CW_vi_reg[9] 
       (.C(ap_clk),
        .CE(grp_phy_txend_confirm_fu_292_n_193),
        .D(grp_phy_txend_confirm_fu_292_n_117),
        .Q(CW_vi[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln15_reg_578[0]_i_1 
       (.I0(count_load_reg_551[0]),
        .O(add_ln15_fu_484_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln15_reg_578[1]_i_1 
       (.I0(count_load_reg_551[0]),
        .I1(count_load_reg_551[1]),
        .O(add_ln15_fu_484_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln15_reg_578[2]_i_1 
       (.I0(count_load_reg_551[2]),
        .I1(count_load_reg_551[1]),
        .I2(count_load_reg_551[0]),
        .O(add_ln15_fu_484_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln15_reg_578[3]_i_1 
       (.I0(count_load_reg_551[3]),
        .I1(count_load_reg_551[0]),
        .I2(count_load_reg_551[1]),
        .I3(count_load_reg_551[2]),
        .O(add_ln15_fu_484_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln15_reg_578[4]_i_1 
       (.I0(count_load_reg_551[4]),
        .I1(count_load_reg_551[3]),
        .I2(count_load_reg_551[2]),
        .I3(count_load_reg_551[1]),
        .I4(count_load_reg_551[0]),
        .O(add_ln15_fu_484_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln15_reg_578[5]_i_1 
       (.I0(count_load_reg_551[5]),
        .I1(count_load_reg_551[0]),
        .I2(count_load_reg_551[1]),
        .I3(count_load_reg_551[2]),
        .I4(count_load_reg_551[3]),
        .I5(count_load_reg_551[4]),
        .O(add_ln15_fu_484_p2[5]));
  LUT6 #(
    .INIT(64'h00000020AAAAAAAA)) 
    \add_ln15_reg_578[6]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(q_0_i_reg_219[3]),
        .I2(q_0_i_reg_219[5]),
        .I3(q_0_i_reg_219[4]),
        .I4(\add_ln15_reg_578[6]_i_3_n_1 ),
        .I5(icmp_ln10_reg_556),
        .O(ap_NS_fsm125_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln15_reg_578[6]_i_2 
       (.I0(count_load_reg_551[6]),
        .I1(count_load_reg_551[4]),
        .I2(count_load_reg_551[3]),
        .I3(count_load_reg_551[2]),
        .I4(\add_ln15_reg_578[6]_i_4_n_1 ),
        .I5(count_load_reg_551[5]),
        .O(add_ln15_fu_484_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \add_ln15_reg_578[6]_i_3 
       (.I0(q_0_i_reg_219[6]),
        .I1(q_0_i_reg_219[2]),
        .I2(q_0_i_reg_219[1]),
        .I3(q_0_i_reg_219[0]),
        .O(\add_ln15_reg_578[6]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln15_reg_578[6]_i_4 
       (.I0(count_load_reg_551[0]),
        .I1(count_load_reg_551[1]),
        .O(\add_ln15_reg_578[6]_i_4_n_1 ));
  FDRE \add_ln15_reg_578_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[0]),
        .Q(add_ln15_reg_578[0]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[1]),
        .Q(add_ln15_reg_578[1]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[2]),
        .Q(add_ln15_reg_578[2]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[3]),
        .Q(add_ln15_reg_578[3]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[4]),
        .Q(add_ln15_reg_578[4]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[5]),
        .Q(add_ln15_reg_578[5]),
        .R(1'b0));
  FDRE \add_ln15_reg_578_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(add_ln15_fu_484_p2[6]),
        .Q(add_ln15_reg_578[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA8AAA)) 
    \ap_CS_fsm[10]_i_1__5 
       (.I0(ap_CS_fsm_state10),
        .I1(\count_load_reg_551[6]_i_2_n_1 ),
        .I2(\i_0_reg_208_reg_n_1_[2] ),
        .I3(\i_0_reg_208_reg_n_1_[5] ),
        .I4(\i_0_reg_208_reg_n_1_[4] ),
        .I5(ap_CS_fsm_state12),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'h8888888888808888)) 
    \ap_CS_fsm[11]_i_1__2 
       (.I0(icmp_ln10_reg_556),
        .I1(ap_CS_fsm_state11),
        .I2(\add_ln15_reg_578[6]_i_3_n_1 ),
        .I3(q_0_i_reg_219[4]),
        .I4(q_0_i_reg_219[5]),
        .I5(q_0_i_reg_219[3]),
        .O(ap_NS_fsm[11]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \ap_CS_fsm[13]_i_2__2 
       (.I0(ap_CS_fsm_state10),
        .I1(\count_load_reg_551[6]_i_2_n_1 ),
        .I2(\i_0_reg_208_reg_n_1_[2] ),
        .I3(\i_0_reg_208_reg_n_1_[5] ),
        .I4(\i_0_reg_208_reg_n_1_[4] ),
        .O(grp_phy_txend_confirm_fu_292_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(\ap_CS_fsm_reg_n_1_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_1_[7] ),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_be_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_8),
        .Q(available_spaces_be[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_be_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_7),
        .Q(available_spaces_be[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \available_spaces_be_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_5),
        .Q(available_spaces_be[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_bk_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_1),
        .Q(available_spaces_bk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_bk_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_40),
        .Q(available_spaces_bk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \available_spaces_bk_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_38),
        .Q(available_spaces_bk[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_vi_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_11),
        .Q(available_spaces_vi[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_vi_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_13),
        .Q(available_spaces_vi[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \available_spaces_vi_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_14),
        .Q(available_spaces_vi[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_vo_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_17),
        .Q(available_spaces_vo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \available_spaces_vo_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_19),
        .Q(available_spaces_vo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \available_spaces_vo_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_20),
        .Q(available_spaces_vo[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \be_backoff_counter[1]_i_5 
       (.I0(be_backoff_counter[1]),
        .I1(be_backoff_counter[0]),
        .O(\be_backoff_counter[1]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \be_backoff_counter[2]_i_5 
       (.I0(be_backoff_counter[1]),
        .I1(be_backoff_counter[0]),
        .I2(be_backoff_counter[2]),
        .O(\be_backoff_counter[2]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \be_backoff_counter[3]_i_4 
       (.I0(be_backoff_counter[2]),
        .I1(be_backoff_counter[0]),
        .I2(be_backoff_counter[1]),
        .I3(be_backoff_counter[3]),
        .O(\be_backoff_counter[3]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \be_backoff_counter[4]_i_4 
       (.I0(be_backoff_counter[3]),
        .I1(be_backoff_counter[1]),
        .I2(be_backoff_counter[0]),
        .I3(be_backoff_counter[2]),
        .I4(be_backoff_counter[4]),
        .O(\be_backoff_counter[4]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \be_backoff_counter[5]_i_4 
       (.I0(be_backoff_counter[5]),
        .I1(be_backoff_counter[3]),
        .I2(be_backoff_counter[1]),
        .I3(be_backoff_counter[0]),
        .I4(be_backoff_counter[2]),
        .I5(be_backoff_counter[4]),
        .O(\be_backoff_counter[5]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \be_backoff_counter[6]_i_4 
       (.I0(be_backoff_counter[6]),
        .I1(be_backoff_counter[5]),
        .I2(be_backoff_counter[4]),
        .I3(\be_backoff_counter[7]_i_6_n_1 ),
        .I4(be_backoff_counter[3]),
        .O(\be_backoff_counter[6]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \be_backoff_counter[7]_i_4 
       (.I0(be_backoff_counter[7]),
        .I1(be_backoff_counter[6]),
        .I2(be_backoff_counter[3]),
        .I3(\be_backoff_counter[7]_i_6_n_1 ),
        .I4(be_backoff_counter[4]),
        .I5(be_backoff_counter[5]),
        .O(\be_backoff_counter[7]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \be_backoff_counter[7]_i_6 
       (.I0(be_backoff_counter[2]),
        .I1(be_backoff_counter[0]),
        .I2(be_backoff_counter[1]),
        .O(\be_backoff_counter[7]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \be_backoff_counter[8]_i_5 
       (.I0(be_backoff_counter[8]),
        .I1(be_backoff_counter[7]),
        .I2(grp_phy_txend_confirm_fu_292_n_174),
        .I3(be_backoff_counter[6]),
        .O(\be_backoff_counter[8]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \be_backoff_counter[9]_i_13 
       (.I0(be_backoff_counter[9]),
        .I1(be_backoff_counter[8]),
        .I2(be_backoff_counter[7]),
        .I3(grp_phy_txend_confirm_fu_292_n_174),
        .I4(be_backoff_counter[6]),
        .O(\be_backoff_counter[9]_i_13_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[0] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_61),
        .Q(be_backoff_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[1] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_60),
        .Q(be_backoff_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[2] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_59),
        .Q(be_backoff_counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[3] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_58),
        .Q(be_backoff_counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[4] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_57),
        .Q(be_backoff_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[5] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_56),
        .Q(be_backoff_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[6] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_55),
        .Q(be_backoff_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[7] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_54),
        .Q(be_backoff_counter[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[8] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_53),
        .Q(be_backoff_counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \be_backoff_counter_reg[9] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_56),
        .D(grp_ma_unitdatax_request_fu_344_n_52),
        .Q(be_backoff_counter[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \bk_backoff_counter[1]_i_5 
       (.I0(bk_backoff_counter[1]),
        .I1(bk_backoff_counter[0]),
        .O(\bk_backoff_counter[1]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \bk_backoff_counter[2]_i_5 
       (.I0(bk_backoff_counter[1]),
        .I1(bk_backoff_counter[0]),
        .I2(bk_backoff_counter[2]),
        .O(\bk_backoff_counter[2]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \bk_backoff_counter[3]_i_5 
       (.I0(bk_backoff_counter[2]),
        .I1(bk_backoff_counter[0]),
        .I2(bk_backoff_counter[1]),
        .I3(bk_backoff_counter[3]),
        .O(\bk_backoff_counter[3]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \bk_backoff_counter[4]_i_5 
       (.I0(bk_backoff_counter[3]),
        .I1(bk_backoff_counter[1]),
        .I2(bk_backoff_counter[0]),
        .I3(bk_backoff_counter[2]),
        .I4(bk_backoff_counter[4]),
        .O(\bk_backoff_counter[4]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \bk_backoff_counter[5]_i_5 
       (.I0(bk_backoff_counter[5]),
        .I1(bk_backoff_counter[3]),
        .I2(bk_backoff_counter[1]),
        .I3(bk_backoff_counter[0]),
        .I4(bk_backoff_counter[2]),
        .I5(bk_backoff_counter[4]),
        .O(\bk_backoff_counter[5]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \bk_backoff_counter[6]_i_5 
       (.I0(bk_backoff_counter[6]),
        .I1(bk_backoff_counter[5]),
        .I2(bk_backoff_counter[4]),
        .I3(\bk_backoff_counter[7]_i_6_n_1 ),
        .I4(bk_backoff_counter[3]),
        .O(\bk_backoff_counter[6]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \bk_backoff_counter[7]_i_5 
       (.I0(bk_backoff_counter[7]),
        .I1(bk_backoff_counter[6]),
        .I2(bk_backoff_counter[3]),
        .I3(\bk_backoff_counter[7]_i_6_n_1 ),
        .I4(bk_backoff_counter[4]),
        .I5(bk_backoff_counter[5]),
        .O(\bk_backoff_counter[7]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \bk_backoff_counter[7]_i_6 
       (.I0(bk_backoff_counter[2]),
        .I1(bk_backoff_counter[0]),
        .I2(bk_backoff_counter[1]),
        .O(\bk_backoff_counter[7]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \bk_backoff_counter[8]_i_5 
       (.I0(bk_backoff_counter[8]),
        .I1(bk_backoff_counter[7]),
        .I2(grp_phy_txend_confirm_fu_292_n_173),
        .I3(bk_backoff_counter[6]),
        .O(\bk_backoff_counter[8]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA6)) 
    \bk_backoff_counter[9]_i_12 
       (.I0(bk_backoff_counter[9]),
        .I1(grp_phy_txend_confirm_fu_292_n_173),
        .I2(bk_backoff_counter[6]),
        .I3(bk_backoff_counter[7]),
        .I4(bk_backoff_counter[8]),
        .O(\bk_backoff_counter[9]_i_12_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[0] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_72),
        .Q(bk_backoff_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[1] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_71),
        .Q(bk_backoff_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[2] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_70),
        .Q(bk_backoff_counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[3] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_69),
        .Q(bk_backoff_counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[4] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_68),
        .Q(bk_backoff_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[5] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_67),
        .Q(bk_backoff_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[6] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_66),
        .Q(bk_backoff_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[7] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_65),
        .Q(bk_backoff_counter[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[8] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_64),
        .Q(bk_backoff_counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bk_backoff_counter_reg[9] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_58),
        .D(grp_ma_unitdatax_request_fu_344_n_63),
        .Q(bk_backoff_counter[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \count[6]_i_1 
       (.I0(icmp_ln16_reg_584),
        .I1(ap_CS_fsm_state13),
        .O(count));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \count_load_reg_551[6]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(\count_load_reg_551[6]_i_2_n_1 ),
        .I2(\i_0_reg_208_reg_n_1_[2] ),
        .I3(\i_0_reg_208_reg_n_1_[5] ),
        .I4(\i_0_reg_208_reg_n_1_[4] ),
        .O(ap_NS_fsm126_out));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_load_reg_551[6]_i_2 
       (.I0(\i_0_reg_208_reg_n_1_[1] ),
        .I1(\i_0_reg_208_reg_n_1_[0] ),
        .I2(\i_0_reg_208_reg_n_1_[6] ),
        .I3(\i_0_reg_208_reg_n_1_[3] ),
        .O(\count_load_reg_551[6]_i_2_n_1 ));
  FDRE \count_load_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[0] ),
        .Q(count_load_reg_551[0]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[1] ),
        .Q(count_load_reg_551[1]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[2] ),
        .Q(count_load_reg_551[2]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[3] ),
        .Q(count_load_reg_551[3]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[4] ),
        .Q(count_load_reg_551[4]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[5] ),
        .Q(count_load_reg_551[5]),
        .R(1'b0));
  FDRE \count_load_reg_551_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(\count_reg_n_1_[6] ),
        .Q(count_load_reg_551[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[0]),
        .Q(\count_reg_n_1_[0] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[1]),
        .Q(\count_reg_n_1_[1] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[2]),
        .Q(\count_reg_n_1_[2] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[3]),
        .Q(\count_reg_n_1_[3] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[4]),
        .Q(\count_reg_n_1_[4] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[5]),
        .Q(\count_reg_n_1_[5] ),
        .R(count));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln15_reg_578[6]),
        .Q(\count_reg_n_1_[6] ),
        .R(count));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi edca_queues_U
       (.ADDRARDADDR(edca_queues_address0),
        .DIADI(edca_queues_d0),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .WEA(edca_queues_we0),
        .\ap_CS_fsm_reg[1] (edca_queues_U_n_15),
        .ap_clk(ap_clk),
        .edca_queues_ce0(edca_queues_ce0),
        .mac_frame_d0(mac_frame_d0),
        .\mul_ln127_reg_1242_reg[-1111111105] (edca_queues_U_n_10),
        .\mul_ln127_reg_1242_reg[-1111111105]_0 (edca_queues_U_n_11),
        .\mul_ln127_reg_1242_reg[-1111111105]_1 (edca_queues_U_n_13),
        .\mul_ln127_reg_1242_reg[-1111111105]_2 (edca_queues_U_n_14),
        .\mul_ln127_reg_1242_reg[-1111111106] (edca_queues_U_n_17),
        .\mul_ln127_reg_1242_reg[-1111111106]_0 (edca_queues_U_n_19),
        .\mul_ln140_reg_1234_reg[-1111111105] (edca_queues_U_n_16),
        .\mul_ln140_reg_1234_reg[-1111111105]_0 (edca_queues_U_n_18),
        .\mul_ln153_reg_1226_reg[-1111111105] (edca_queues_U_n_9),
        .\mul_ln153_reg_1226_reg[-1111111105]_0 (edca_queues_U_n_12),
        .p_0_in(\grp_start_tx_fu_119/p_0_in ),
        .p_0_in_0(\grp_start_tx_fu_117/p_0_in ),
        .zext_ln127_1_fu_1005_p1(\grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1 ),
        .zext_ln127_1_fu_1005_p1_1(\grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1 ),
        .zext_ln140_1_fu_942_p1(\grp_start_tx_fu_119/zext_ln140_1_fu_942_p1 ),
        .zext_ln140_1_fu_942_p1_2(\grp_start_tx_fu_117/zext_ln140_1_fu_942_p1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_initial_edca_process grp_initial_edca_process_fu_240
       (.\CW_be_reg[9] (CW_be),
        .\CW_bk_reg[9] (CW_bk),
        .\CW_vi_reg[9] (CW_vi),
        .D(ap_NS_fsm[6:5]),
        .E(grp_initial_edca_process_fu_240_n_53),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state11,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[0]_0 (grp_initial_edca_process_fu_240_n_196),
        .\ap_CS_fsm_reg[0]_1 (grp_initial_edca_process_fu_240_n_197),
        .\ap_CS_fsm_reg[0]_2 (grp_initial_edca_process_fu_240_n_198),
        .\ap_CS_fsm_reg[10]_0 (grp_initial_edca_process_fu_240_n_24),
        .\ap_CS_fsm_reg[13]_0 (grp_initial_edca_process_fu_240_n_50),
        .\ap_CS_fsm_reg[13]_1 (grp_initial_edca_process_fu_240_n_51),
        .\ap_CS_fsm_reg[13]_2 (grp_initial_edca_process_fu_240_n_52),
        .\ap_CS_fsm_reg[13]_3 (grp_phy_txend_confirm_fu_292_n_172),
        .\ap_CS_fsm_reg[14]_0 (grp_initial_edca_process_fu_240_n_25),
        .\ap_CS_fsm_reg[15]_0 ({grp_initial_edca_process_fu_240_edca_queues_address0[9:7],grp_initial_edca_process_fu_240_edca_queues_address0[5:0]}),
        .\ap_CS_fsm_reg[17] (grp_phy_txend_confirm_fu_292_n_14),
        .\ap_CS_fsm_reg[17]_0 (grp_phy_txend_confirm_fu_292_n_15),
        .\ap_CS_fsm_reg[17]_1 (grp_phy_txend_confirm_fu_292_n_16),
        .\ap_CS_fsm_reg[17]_2 (grp_phy_txend_confirm_fu_292_n_17),
        .\ap_CS_fsm_reg[4]_0 (grp_initial_edca_process_fu_240_n_101),
        .\ap_CS_fsm_reg[5]_0 (grp_initial_edca_process_fu_240_n_39),
        .\ap_CS_fsm_reg[5]_1 (grp_initial_edca_process_fu_240_n_40),
        .\ap_CS_fsm_reg[5]_2 (grp_initial_edca_process_fu_240_n_41),
        .\ap_CS_fsm_reg[5]_3 (grp_initial_edca_process_fu_240_n_54),
        .\ap_CS_fsm_reg[5]_4 (grp_initial_edca_process_fu_240_n_56),
        .\ap_CS_fsm_reg[5]_5 (grp_initial_edca_process_fu_240_n_58),
        .\ap_CS_fsm_reg[5]_6 (grp_initial_edca_process_fu_240_n_60),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[2] (grp_initial_edca_process_fu_240_n_57),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[2] (grp_initial_edca_process_fu_240_n_59),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[2] (grp_initial_edca_process_fu_240_n_55),
        .available_spaces_vo(available_spaces_vo),
        .\be_backoff_counter[9]_i_7 (be_backoff_counter),
        .\be_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_133),
        .\be_backoff_counter_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_62),
        .\be_backoff_counter_reg[1] (grp_initial_edca_process_fu_240_n_163),
        .\be_backoff_counter_reg[2] (grp_initial_edca_process_fu_240_n_164),
        .\be_backoff_counter_reg[3] (grp_initial_edca_process_fu_240_n_165),
        .\be_backoff_counter_reg[4] (grp_initial_edca_process_fu_240_n_166),
        .\be_backoff_counter_reg[5] (grp_initial_edca_process_fu_240_n_167),
        .\be_backoff_counter_reg[6] (grp_initial_edca_process_fu_240_n_168),
        .\be_backoff_counter_reg[7] (grp_initial_edca_process_fu_240_n_169),
        .\be_backoff_counter_reg[8] (grp_initial_edca_process_fu_240_n_170),
        .\be_backoff_counter_reg[9] (grp_initial_edca_process_fu_240_n_171),
        .\bk_backoff_counter[9]_i_7 (bk_backoff_counter),
        .\bk_backoff_counter_reg[0] (grp_ma_unitdatax_request_fu_344_n_73),
        .\bk_backoff_counter_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_148),
        .\bk_backoff_counter_reg[1] (grp_initial_edca_process_fu_240_n_183),
        .\bk_backoff_counter_reg[2] (grp_initial_edca_process_fu_240_n_184),
        .\bk_backoff_counter_reg[3] (grp_initial_edca_process_fu_240_n_185),
        .\bk_backoff_counter_reg[4] (grp_initial_edca_process_fu_240_n_186),
        .\bk_backoff_counter_reg[5] (grp_initial_edca_process_fu_240_n_187),
        .\bk_backoff_counter_reg[6] (grp_initial_edca_process_fu_240_n_188),
        .\bk_backoff_counter_reg[7] (grp_initial_edca_process_fu_240_n_189),
        .\bk_backoff_counter_reg[8] (grp_initial_edca_process_fu_240_n_190),
        .\bk_backoff_counter_reg[9] (grp_initial_edca_process_fu_240_n_191),
        .current_txop_holder_i(current_txop_holder_i),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_CW_be_o(grp_initial_edca_process_fu_240_CW_be_o),
        .grp_initial_edca_process_fu_240_CW_be_o_ap_vld(grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_CW_bk_o(grp_initial_edca_process_fu_240_CW_bk_o),
        .grp_initial_edca_process_fu_240_CW_bk_o_ap_vld(grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_CW_vi_o(grp_initial_edca_process_fu_240_CW_vi_o),
        .grp_initial_edca_process_fu_240_CW_vi_o_ap_vld(grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_ap_start_reg(grp_initial_edca_process_fu_240_ap_start_reg),
        .grp_initial_edca_process_fu_240_available_spaces_be_o({grp_initial_edca_process_fu_240_available_spaces_be_o[2],grp_initial_edca_process_fu_240_available_spaces_be_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o({grp_initial_edca_process_fu_240_available_spaces_bk_o[2],grp_initial_edca_process_fu_240_available_spaces_bk_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o({grp_initial_edca_process_fu_240_available_spaces_vi_o[2],grp_initial_edca_process_fu_240_available_spaces_vi_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o({grp_initial_edca_process_fu_240_available_spaces_vo_o[2],grp_initial_edca_process_fu_240_available_spaces_vo_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o({grp_initial_edca_process_fu_240_vo_backoff_counter_o[9:8],grp_initial_edca_process_fu_240_vo_backoff_counter_o[3:0]}),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_edca_queues_address0({grp_phy_txend_confirm_fu_292_edca_queues_address0[10],grp_phy_txend_confirm_fu_292_edca_queues_address0[6]}),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_random_int_gen_fu_32_ap_start_reg_reg(grp_phy_txend_confirm_fu_292_n_177),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .\icmp_ln255_reg_84_reg[0] (grp_phy_txend_confirm_fu_292_n_176),
        .icmp_ln268_fu_233_p2(icmp_ln268_fu_233_p2),
        .\icmp_ln286_reg_364_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_35),
        .\icmp_ln304_reg_376_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_36),
        .\idle_waited_0_reg_109_reg[0]_0 (grp_initial_edca_process_fu_240_n_38),
        .\idle_waited_0_reg_109_reg[0]_1 (grp_initial_edca_process_fu_240_n_61),
        .mac_frame_address0(mac_frame_address0),
        .\mac_frame_address0[6] (q_0_i_reg_219),
        .\mac_frame_address0[6]_0 (grp_phy_txend_confirm_fu_292_n_24),
        .\mac_frame_address0[6]_1 (grp_phy_txend_confirm_fu_292_n_25),
        .mac_frame_ce0(mac_frame_ce0),
        .mac_frame_ce0_0(grp_phy_txend_confirm_fu_292_n_170),
        .medium_state(medium_state),
        .\mul_ln114_reg_1250_reg[-1111111103] ({grp_phy_txend_confirm_fu_292_n_187,grp_phy_txend_confirm_fu_292_n_188,grp_phy_txend_confirm_fu_292_n_189,read_pointer_bk[0],read_pointer_bk[1]}),
        .\mul_ln127_reg_1242_reg[-1111111103] ({grp_phy_txend_confirm_fu_292_n_184,grp_phy_txend_confirm_fu_292_n_185,grp_phy_txend_confirm_fu_292_n_186,read_pointer_be[0],read_pointer_be[1]}),
        .\mul_ln127_reg_1242_reg[-1111111105] (\grp_start_tx_fu_119/zext_ln127_1_fu_1005_p1 ),
        .\mul_ln140_reg_1234_reg[-1111111103] ({grp_phy_txend_confirm_fu_292_n_178,grp_phy_txend_confirm_fu_292_n_179,grp_phy_txend_confirm_fu_292_n_180,read_pointer_vi[0],read_pointer_vi[1]}),
        .\mul_ln140_reg_1234_reg[-1111111105] (\grp_start_tx_fu_119/zext_ln140_1_fu_942_p1 ),
        .\mul_ln153_reg_1226_reg[-1111111103] ({grp_phy_txend_confirm_fu_292_n_181,grp_phy_txend_confirm_fu_292_n_182,grp_phy_txend_confirm_fu_292_n_183,read_pointer_vo[0],read_pointer_vo[1]}),
        .\mul_ln153_reg_1226_reg[-1111111105] (\grp_start_tx_fu_119/p_0_in ),
        .p(rand_state),
        .r_stage_reg_r_29(grp_initial_edca_process_fu_240_n_1),
        .ram_reg(edca_queues_U_n_11),
        .ram_reg_0(edca_queues_U_n_17),
        .ram_reg_1(edca_queues_U_n_10),
        .ram_reg_i_34(edca_queues_U_n_9),
        .ram_reg_i_38(edca_queues_U_n_16),
        .\rand_state_reg[0] (grp_ma_unitdatax_request_fu_344_n_96),
        .\rand_state_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_116),
        .\vi3_0_reg_316_reg[5] (grp_initial_edca_process_fu_240_n_18),
        .\vi_backoff_counter[9]_i_7 (vi_backoff_counter),
        .\vi_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_128),
        .\vi_backoff_counter_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_51),
        .\vi_backoff_counter_reg[1] (grp_initial_edca_process_fu_240_n_144),
        .\vi_backoff_counter_reg[2] (grp_initial_edca_process_fu_240_n_145),
        .\vi_backoff_counter_reg[3] (grp_initial_edca_process_fu_240_n_146),
        .\vi_backoff_counter_reg[4] (grp_initial_edca_process_fu_240_n_147),
        .\vi_backoff_counter_reg[5] (grp_initial_edca_process_fu_240_n_148),
        .\vi_backoff_counter_reg[6] (grp_initial_edca_process_fu_240_n_149),
        .\vi_backoff_counter_reg[7] (grp_initial_edca_process_fu_240_n_150),
        .\vi_backoff_counter_reg[8] (grp_initial_edca_process_fu_240_n_151),
        .\vi_backoff_counter_reg[9] (grp_initial_edca_process_fu_240_n_152),
        .\vo_backoff_counter[1]_i_3 (\vo_backoff_counter[1]_i_6_n_1 ),
        .\vo_backoff_counter[2]_i_3 (\vo_backoff_counter[2]_i_6_n_1 ),
        .\vo_backoff_counter[3]_i_3 (\vo_backoff_counter[3]_i_6_n_1 ),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[9]_i_10_n_1 ),
        .\vo_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_80),
        .\vo_backoff_counter_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_40),
        .\vo_backoff_counter_reg[9] (vo_backoff_counter),
        .write_pointer_be(write_pointer_be),
        .write_pointer_bk(write_pointer_bk),
        .write_pointer_vi(write_pointer_vi),
        .write_pointer_vo(write_pointer_vo));
  FDRE #(
    .INIT(1'b0)) 
    grp_initial_edca_process_fu_240_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_initial_edca_process_fu_240_n_61),
        .Q(grp_initial_edca_process_fu_240_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ma_unitdatax_request grp_ma_unitdatax_request_fu_344
       (.ADDRARDADDR(edca_queues_address0[10:6]),
        .D({grp_ma_unitdatax_request_fu_344_n_30,grp_ma_unitdatax_request_fu_344_n_31,grp_ma_unitdatax_request_fu_344_n_32,grp_ma_unitdatax_request_fu_344_n_33,grp_ma_unitdatax_request_fu_344_n_34,grp_ma_unitdatax_request_fu_344_n_35,grp_ma_unitdatax_request_fu_344_n_36,grp_ma_unitdatax_request_fu_344_n_37,grp_ma_unitdatax_request_fu_344_n_38,grp_ma_unitdatax_request_fu_344_n_39}),
        .DIADI(edca_queues_d0),
        .Q(rand_state),
        .WEA(edca_queues_we0),
        .\ap_CS_fsm_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_136),
        .\ap_CS_fsm_reg[10]_0 (grp_ma_unitdatax_request_fu_344_n_2),
        .\ap_CS_fsm_reg[10]_1 (grp_ma_unitdatax_request_fu_344_n_6),
        .\ap_CS_fsm_reg[10]_2 (grp_ma_unitdatax_request_fu_344_n_12),
        .\ap_CS_fsm_reg[10]_3 (grp_ma_unitdatax_request_fu_344_n_18),
        .\ap_CS_fsm_reg[10]_4 (grp_ma_unitdatax_request_fu_344_n_74),
        .\ap_CS_fsm_reg[10]_5 (grp_ma_unitdatax_request_fu_344_n_75),
        .\ap_CS_fsm_reg[10]_6 (grp_ma_unitdatax_request_fu_344_n_137),
        .\ap_CS_fsm_reg[10]_7 (grp_ma_unitdatax_request_fu_344_n_138),
        .\ap_CS_fsm_reg[11]_0 (\^source_addr_mac_address0 ),
        .\ap_CS_fsm_reg[15]_0 (grp_ma_unitdatax_request_fu_344_n_99),
        .\ap_CS_fsm_reg[3]_0 (grp_ma_unitdatax_request_fu_344_n_51),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[0] (grp_phy_txend_confirm_fu_292_n_192),
        .\available_spaces_be_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_67),
        .\available_spaces_be_reg[1] (grp_ma_unitdatax_request_fu_344_n_7),
        .\available_spaces_be_reg[1]_0 (grp_phy_txend_confirm_fu_292_n_66),
        .\available_spaces_be_reg[2] (grp_ma_unitdatax_request_fu_344_n_5),
        .\available_spaces_be_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_65),
        .\available_spaces_be_s_reg_1114_reg[0] (grp_ma_unitdatax_request_fu_344_n_8),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[0] (grp_phy_txend_confirm_fu_292_n_70),
        .\available_spaces_bk_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_39),
        .\available_spaces_bk_reg[1] (grp_ma_unitdatax_request_fu_344_n_76),
        .\available_spaces_bk_s_reg_1103_reg[0] (grp_ma_unitdatax_request_fu_344_n_1),
        .\available_spaces_bk_s_reg_1103_reg[2] (grp_ma_unitdatax_request_fu_344_n_77),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[0] (grp_phy_txend_confirm_fu_292_n_60),
        .\available_spaces_vi_reg[1] (grp_ma_unitdatax_request_fu_344_n_13),
        .\available_spaces_vi_reg[1]_0 (grp_phy_txend_confirm_fu_292_n_61),
        .\available_spaces_vi_reg[2] (grp_ma_unitdatax_request_fu_344_n_14),
        .\available_spaces_vi_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_191),
        .\available_spaces_vi_reg[2]_1 (grp_phy_txend_confirm_fu_292_n_62),
        .\available_spaces_vi_s_reg_1125_reg[0] (grp_ma_unitdatax_request_fu_344_n_11),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo_reg[0] (grp_phy_txend_confirm_fu_292_n_55),
        .\available_spaces_vo_reg[1] (grp_ma_unitdatax_request_fu_344_n_19),
        .\available_spaces_vo_reg[1]_0 (grp_phy_txend_confirm_fu_292_n_56),
        .\available_spaces_vo_reg[2] (grp_ma_unitdatax_request_fu_344_n_20),
        .\available_spaces_vo_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_190),
        .\available_spaces_vo_reg[2]_1 (grp_phy_txend_confirm_fu_292_n_57),
        .\available_spaces_vo_s_reg_1136_reg[0] (grp_ma_unitdatax_request_fu_344_n_17),
        .\be2_0_reg_328_reg[0] (grp_ma_unitdatax_request_fu_344_n_103),
        .\be2_0_reg_328_reg[1] (grp_ma_unitdatax_request_fu_344_n_102),
        .\be2_0_reg_328_reg[2] (grp_ma_unitdatax_request_fu_344_n_98),
        .\be2_0_reg_328_reg[3] (grp_ma_unitdatax_request_fu_344_n_101),
        .\be2_0_reg_328_reg[4] (grp_ma_unitdatax_request_fu_344_n_100),
        .\be_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_133),
        .\be_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_136),
        .\be_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_135),
        .\be_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_200),
        .\be_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_199),
        .\be_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_198),
        .\be_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_197),
        .\be_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_196),
        .\be_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_134),
        .\be_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_132),
        .\bk_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_148),
        .\bk_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_153),
        .\bk_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_154),
        .\bk_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_147),
        .\bk_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_149),
        .\bk_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_150),
        .\bk_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_151),
        .\bk_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_152),
        .\bk_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_155),
        .\bk_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_156),
        .c_identifier_channel_number(c_identifier_channel_number),
        .c_identifier_operating_class(c_identifier_operating_class),
        .d_rate(d_rate),
        .data_ce0(data_ce0),
        .data_q0(data_q0),
        .\divisor0_reg[9] (CW_be),
        .\divisor0_reg[9]_0 (CW_vi),
        .\divisor0_reg[9]_1 (CW_bk),
        .edca_queues_ce0(edca_queues_ce0),
        .\empty_15_reg_649_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_96),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o({grp_initial_edca_process_fu_240_vo_backoff_counter_o[9:8],grp_initial_edca_process_fu_240_vo_backoff_counter_o[3:0]}),
        .grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_write_pointer_vo_o_ap_vld),
        .grp_ma_unitdatax_request_fu_344_ap_start_reg(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .grp_ma_unitdatax_request_fu_344_ap_start_reg_reg(ap_NS_fsm[4:1]),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_edca_queues_address0(grp_phy_txend_confirm_fu_292_edca_queues_address0[9:7]),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o({grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[9:8],grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[3:0]}),
        .grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld),
        .\i_0_reg_246_reg[6]_0 (data_address0),
        .\icmp_ln41_reg_681_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_62),
        .mac_frame_d0(mac_frame_d0),
        .mac_frame_q0(mac_frame_q0),
        .medium_state(medium_state),
        .\medium_state_read_3_reg_701_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_40),
        .\medium_state_read_reg_735_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_73),
        .\r_stage_reg[32] (grp_initial_edca_process_fu_240_n_1),
        .ram_reg({ap_CS_fsm_state14,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .ram_reg_0(grp_initial_edca_process_fu_240_edca_queues_address0[9:7]),
        .ram_reg_1(grp_initial_edca_process_fu_240_n_50),
        .ram_reg_2(edca_queues_U_n_15),
        .ram_reg_3(grp_initial_edca_process_fu_240_n_51),
        .ram_reg_4(grp_phy_txend_confirm_fu_292_n_78),
        .ram_reg_5(grp_initial_edca_process_fu_240_n_52),
        .\remd_reg[9] ({grp_ma_unitdatax_request_fu_344_n_41,grp_ma_unitdatax_request_fu_344_n_42,grp_ma_unitdatax_request_fu_344_n_43,grp_ma_unitdatax_request_fu_344_n_44,grp_ma_unitdatax_request_fu_344_n_45,grp_ma_unitdatax_request_fu_344_n_46,grp_ma_unitdatax_request_fu_344_n_47,grp_ma_unitdatax_request_fu_344_n_48,grp_ma_unitdatax_request_fu_344_n_49,grp_ma_unitdatax_request_fu_344_n_50}),
        .\remd_reg[9]_0 ({grp_ma_unitdatax_request_fu_344_n_52,grp_ma_unitdatax_request_fu_344_n_53,grp_ma_unitdatax_request_fu_344_n_54,grp_ma_unitdatax_request_fu_344_n_55,grp_ma_unitdatax_request_fu_344_n_56,grp_ma_unitdatax_request_fu_344_n_57,grp_ma_unitdatax_request_fu_344_n_58,grp_ma_unitdatax_request_fu_344_n_59,grp_ma_unitdatax_request_fu_344_n_60,grp_ma_unitdatax_request_fu_344_n_61}),
        .\remd_reg[9]_1 ({grp_ma_unitdatax_request_fu_344_n_63,grp_ma_unitdatax_request_fu_344_n_64,grp_ma_unitdatax_request_fu_344_n_65,grp_ma_unitdatax_request_fu_344_n_66,grp_ma_unitdatax_request_fu_344_n_67,grp_ma_unitdatax_request_fu_344_n_68,grp_ma_unitdatax_request_fu_344_n_69,grp_ma_unitdatax_request_fu_344_n_70,grp_ma_unitdatax_request_fu_344_n_71,grp_ma_unitdatax_request_fu_344_n_72}),
        .s_class(s_class),
        .source_addr_mac_address1(\^source_addr_mac_address1 ),
        .source_addr_mac_ce0(source_addr_mac_ce0),
        .source_addr_mac_q0(source_addr_mac_q0),
        .source_addr_mac_q1(source_addr_mac_q1),
        .\trunc_ln14_reg_176_reg[30] (\grp_random_int_gen_fu_295/grp_fu_144_p0 ),
        .tx_power_lvl(tx_power_lvl),
        .up(up),
        .\vi_backoff_counter_reg[0] (grp_phy_txend_confirm_fu_292_n_128),
        .\vi_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_127),
        .\vi_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_129),
        .\vi_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_202),
        .\vi_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_203),
        .\vi_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_204),
        .\vi_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_205),
        .\vi_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_206),
        .\vi_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_130),
        .\vi_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_131),
        .\vo_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_79),
        .\vo_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_81),
        .\vo_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_82),
        .\vo_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_83),
        .\vo_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_80),
        .write_pointer_be(write_pointer_be),
        .\write_pointer_be_loa_reg_1120_reg[0] (grp_ma_unitdatax_request_fu_344_n_9),
        .\write_pointer_be_loa_reg_1120_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_10),
        .\write_pointer_be_reg[0] (grp_phy_txend_confirm_fu_292_n_68),
        .\write_pointer_be_reg[1] (grp_phy_txend_confirm_fu_292_n_69),
        .write_pointer_bk(write_pointer_bk),
        .\write_pointer_bk_loa_reg_1109_reg[0] (grp_ma_unitdatax_request_fu_344_n_3),
        .\write_pointer_bk_loa_reg_1109_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_4),
        .\write_pointer_bk_reg[0] (grp_phy_txend_confirm_fu_292_n_71),
        .\write_pointer_bk_reg[1] (grp_phy_txend_confirm_fu_292_n_72),
        .write_pointer_vi(write_pointer_vi),
        .\write_pointer_vi_loa_reg_1131_reg[0] (grp_ma_unitdatax_request_fu_344_n_15),
        .\write_pointer_vi_loa_reg_1131_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_16),
        .\write_pointer_vi_reg[0] (grp_phy_txend_confirm_fu_292_n_64),
        .\write_pointer_vi_reg[1] (grp_phy_txend_confirm_fu_292_n_63),
        .write_pointer_vo(write_pointer_vo),
        .\write_pointer_vo_loa_reg_1142_reg[0] (grp_ma_unitdatax_request_fu_344_n_21),
        .\write_pointer_vo_loa_reg_1142_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_22),
        .\write_pointer_vo_reg[0] (grp_phy_txend_confirm_fu_292_n_59),
        .\write_pointer_vo_reg[1] (grp_phy_txend_confirm_fu_292_n_58));
  FDRE #(
    .INIT(1'b0)) 
    grp_ma_unitdatax_request_fu_344_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_136),
        .Q(grp_ma_unitdatax_request_fu_344_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_data_request grp_phy_data_request_fu_422
       (.D({ap_NS_fsm[12],ap_NS_fsm[9]}),
        .E(ap_NS_fsm1),
        .Q({ap_CS_fsm_state13,ap_CS_fsm_state9}),
        .SR(i_0_reg_208),
        .\ap_CS_fsm_reg[1]_0 (grp_phy_data_request_fu_422_n_5),
        .ap_NS_fsm125_out(ap_NS_fsm125_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_phy_data_request_fu_422_ap_start_reg(grp_phy_data_request_fu_422_ap_start_reg),
        .icmp_ln16_fu_490_p2(icmp_ln16_fu_490_p2),
        .icmp_ln16_reg_584(icmp_ln16_reg_584));
  FDRE #(
    .INIT(1'b0)) 
    grp_phy_data_request_fu_422_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_data_request_fu_422_n_5),
        .Q(grp_phy_data_request_fu_422_ap_start_reg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_phy_txend_confirm grp_phy_txend_confirm_fu_292
       (.ADDRARDADDR(edca_queues_address0[5:0]),
        .\CW_be_reg[0] (grp_initial_edca_process_fu_240_n_197),
        .\CW_be_reg[9] (CW_be),
        .\CW_bk_reg[0] (grp_initial_edca_process_fu_240_n_198),
        .\CW_bk_reg[9] (CW_bk),
        .\CW_vi_reg[0] (grp_initial_edca_process_fu_240_n_196),
        .\CW_vi_reg[9] (CW_vi),
        .D({grp_phy_txend_confirm_fu_292_n_84,grp_phy_txend_confirm_fu_292_n_85,grp_phy_txend_confirm_fu_292_n_86,grp_phy_txend_confirm_fu_292_n_87,grp_phy_txend_confirm_fu_292_n_88,grp_phy_txend_confirm_fu_292_n_89,grp_phy_txend_confirm_fu_292_n_90,grp_phy_txend_confirm_fu_292_n_91,grp_phy_txend_confirm_fu_292_n_92,grp_phy_txend_confirm_fu_292_n_93,grp_phy_txend_confirm_fu_292_n_94,grp_phy_txend_confirm_fu_292_n_95,grp_phy_txend_confirm_fu_292_n_96,grp_phy_txend_confirm_fu_292_n_97,grp_phy_txend_confirm_fu_292_n_98,grp_phy_txend_confirm_fu_292_n_99,grp_phy_txend_confirm_fu_292_n_100,grp_phy_txend_confirm_fu_292_n_101,grp_phy_txend_confirm_fu_292_n_102,grp_phy_txend_confirm_fu_292_n_103,grp_phy_txend_confirm_fu_292_n_104,grp_phy_txend_confirm_fu_292_n_105,grp_phy_txend_confirm_fu_292_n_106,grp_phy_txend_confirm_fu_292_n_107,grp_phy_txend_confirm_fu_292_n_108,grp_phy_txend_confirm_fu_292_n_109,grp_phy_txend_confirm_fu_292_n_110,grp_phy_txend_confirm_fu_292_n_111,grp_phy_txend_confirm_fu_292_n_112,grp_phy_txend_confirm_fu_292_n_113,grp_phy_txend_confirm_fu_292_n_114,grp_phy_txend_confirm_fu_292_n_115}),
        .E(grp_phy_txend_confirm_fu_292_n_193),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[13]_0 (grp_phy_txend_confirm_fu_292_n_39),
        .\ap_CS_fsm_reg[13]_1 (grp_phy_txend_confirm_fu_292_n_56),
        .\ap_CS_fsm_reg[13]_10 ({grp_phy_txend_confirm_fu_292_n_117,grp_phy_txend_confirm_fu_292_n_118,grp_phy_txend_confirm_fu_292_n_119,grp_phy_txend_confirm_fu_292_n_120,grp_phy_txend_confirm_fu_292_n_121,grp_phy_txend_confirm_fu_292_n_122,grp_phy_txend_confirm_fu_292_n_123,grp_phy_txend_confirm_fu_292_n_124,grp_phy_txend_confirm_fu_292_n_125,grp_phy_txend_confirm_fu_292_n_126}),
        .\ap_CS_fsm_reg[13]_11 (grp_phy_txend_confirm_fu_292_n_128),
        .\ap_CS_fsm_reg[13]_12 (grp_phy_txend_confirm_fu_292_n_133),
        .\ap_CS_fsm_reg[13]_13 ({grp_phy_txend_confirm_fu_292_n_137,grp_phy_txend_confirm_fu_292_n_138,grp_phy_txend_confirm_fu_292_n_139,grp_phy_txend_confirm_fu_292_n_140,grp_phy_txend_confirm_fu_292_n_141,grp_phy_txend_confirm_fu_292_n_142,grp_phy_txend_confirm_fu_292_n_143,grp_phy_txend_confirm_fu_292_n_144,grp_phy_txend_confirm_fu_292_n_145,grp_phy_txend_confirm_fu_292_n_146}),
        .\ap_CS_fsm_reg[13]_14 (grp_phy_txend_confirm_fu_292_n_148),
        .\ap_CS_fsm_reg[13]_15 (p_1_in),
        .\ap_CS_fsm_reg[13]_16 ({ap_NS_fsm[13],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[13]_17 (grp_phy_txend_confirm_fu_292_n_170),
        .\ap_CS_fsm_reg[13]_18 (grp_phy_txend_confirm_fu_292_n_190),
        .\ap_CS_fsm_reg[13]_19 (grp_phy_txend_confirm_fu_292_n_191),
        .\ap_CS_fsm_reg[13]_2 (grp_phy_txend_confirm_fu_292_n_59),
        .\ap_CS_fsm_reg[13]_20 (grp_phy_txend_confirm_fu_292_n_192),
        .\ap_CS_fsm_reg[13]_21 (grp_phy_txend_confirm_fu_292_n_194),
        .\ap_CS_fsm_reg[13]_22 (grp_phy_txend_confirm_fu_292_n_195),
        .\ap_CS_fsm_reg[13]_23 (bk_backoff_counter),
        .\ap_CS_fsm_reg[13]_3 (grp_phy_txend_confirm_fu_292_n_61),
        .\ap_CS_fsm_reg[13]_4 (grp_phy_txend_confirm_fu_292_n_64),
        .\ap_CS_fsm_reg[13]_5 (grp_phy_txend_confirm_fu_292_n_66),
        .\ap_CS_fsm_reg[13]_6 (grp_phy_txend_confirm_fu_292_n_68),
        .\ap_CS_fsm_reg[13]_7 (grp_phy_txend_confirm_fu_292_n_71),
        .\ap_CS_fsm_reg[13]_8 (grp_phy_txend_confirm_fu_292_n_80),
        .\ap_CS_fsm_reg[13]_9 (grp_phy_txend_confirm_fu_292_n_116),
        .\ap_CS_fsm_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_78),
        .\ap_CS_fsm_reg[4]_0 (grp_phy_txend_confirm_fu_292_edca_queues_address0),
        .\ap_CS_fsm_reg[5]_0 (grp_phy_txend_confirm_fu_292_n_41),
        .\ap_CS_fsm_reg[5]_1 (grp_phy_txend_confirm_fu_292_n_42),
        .\ap_CS_fsm_reg[5]_2 (grp_phy_txend_confirm_fu_292_n_43),
        .\ap_CS_fsm_reg[5]_3 (grp_phy_txend_confirm_fu_292_n_44),
        .\ap_CS_fsm_reg[5]_4 (grp_phy_txend_confirm_fu_292_n_45),
        .\ap_CS_fsm_reg[5]_5 (grp_phy_txend_confirm_fu_292_n_46),
        .\ap_CS_fsm_reg[5]_6 (grp_phy_txend_confirm_fu_292_n_47),
        .\ap_CS_fsm_reg[5]_7 (grp_phy_txend_confirm_fu_292_n_48),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[0] (grp_phy_txend_confirm_fu_292_n_15),
        .\available_spaces_be_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_6),
        .\available_spaces_be_reg[2] (grp_phy_txend_confirm_fu_292_n_65),
        .\available_spaces_be_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_196),
        .\available_spaces_be_reg[2]_1 (grp_phy_txend_confirm_fu_292_n_197),
        .\available_spaces_be_reg[2]_2 (grp_phy_txend_confirm_fu_292_n_198),
        .\available_spaces_be_reg[2]_3 (grp_phy_txend_confirm_fu_292_n_199),
        .\available_spaces_be_reg[2]_4 (grp_phy_txend_confirm_fu_292_n_200),
        .\available_spaces_be_s_reg_1114_reg[0] (grp_phy_txend_confirm_fu_292_n_67),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[0] (grp_phy_txend_confirm_fu_292_n_16),
        .\available_spaces_bk_reg[1] (grp_phy_txend_confirm_fu_292_n_40),
        .\available_spaces_bk_reg[1]_0 (grp_ma_unitdatax_request_fu_344_n_76),
        .\available_spaces_bk_reg[2] (grp_phy_txend_confirm_fu_292_n_38),
        .\available_spaces_bk_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_172),
        .\available_spaces_bk_reg[2]_1 (grp_ma_unitdatax_request_fu_344_n_2),
        .\available_spaces_bk_reg[2]_2 (grp_ma_unitdatax_request_fu_344_n_77),
        .\available_spaces_bk_s_reg_1103_reg[0] (grp_phy_txend_confirm_fu_292_n_70),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[0] (grp_phy_txend_confirm_fu_292_n_14),
        .\available_spaces_vi_reg[2] (grp_phy_txend_confirm_fu_292_n_62),
        .\available_spaces_vi_reg[2]_0 (grp_phy_txend_confirm_fu_292_n_202),
        .\available_spaces_vi_reg[2]_1 (grp_phy_txend_confirm_fu_292_n_203),
        .\available_spaces_vi_reg[2]_2 (grp_phy_txend_confirm_fu_292_n_204),
        .\available_spaces_vi_reg[2]_3 (grp_phy_txend_confirm_fu_292_n_205),
        .\available_spaces_vi_reg[2]_4 (grp_phy_txend_confirm_fu_292_n_206),
        .\available_spaces_vi_reg[2]_5 (grp_ma_unitdatax_request_fu_344_n_12),
        .\available_spaces_vi_s_reg_1125_reg[0] (grp_phy_txend_confirm_fu_292_n_60),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo_reg[0] (grp_phy_txend_confirm_fu_292_n_17),
        .\available_spaces_vo_reg[2] (grp_phy_txend_confirm_fu_292_n_57),
        .\available_spaces_vo_reg[2]_0 (grp_ma_unitdatax_request_fu_344_n_18),
        .\available_spaces_vo_s_reg_1136_reg[0] (grp_phy_txend_confirm_fu_292_n_55),
        .\be_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_136),
        .\be_backoff_counter_reg[1]_0 (grp_initial_edca_process_fu_240_n_163),
        .\be_backoff_counter_reg[1]_1 (\be_backoff_counter[1]_i_5_n_1 ),
        .\be_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_135),
        .\be_backoff_counter_reg[2]_0 (grp_initial_edca_process_fu_240_n_164),
        .\be_backoff_counter_reg[2]_1 (\be_backoff_counter[2]_i_5_n_1 ),
        .\be_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_174),
        .\be_backoff_counter_reg[3]_0 (\be_backoff_counter[3]_i_4_n_1 ),
        .\be_backoff_counter_reg[3]_1 (grp_initial_edca_process_fu_240_n_165),
        .\be_backoff_counter_reg[4] (\be_backoff_counter[4]_i_4_n_1 ),
        .\be_backoff_counter_reg[4]_0 (grp_initial_edca_process_fu_240_n_166),
        .\be_backoff_counter_reg[5] (\be_backoff_counter[5]_i_4_n_1 ),
        .\be_backoff_counter_reg[5]_0 (grp_initial_edca_process_fu_240_n_167),
        .\be_backoff_counter_reg[6] (\be_backoff_counter[6]_i_4_n_1 ),
        .\be_backoff_counter_reg[6]_0 (grp_initial_edca_process_fu_240_n_168),
        .\be_backoff_counter_reg[7] (\be_backoff_counter[7]_i_4_n_1 ),
        .\be_backoff_counter_reg[7]_0 (grp_initial_edca_process_fu_240_n_169),
        .\be_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_134),
        .\be_backoff_counter_reg[8]_0 (grp_initial_edca_process_fu_240_n_170),
        .\be_backoff_counter_reg[8]_1 (\be_backoff_counter[8]_i_5_n_1 ),
        .\be_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_35),
        .\be_backoff_counter_reg[9]_0 (grp_phy_txend_confirm_fu_292_n_132),
        .\be_backoff_counter_reg[9]_1 (grp_initial_edca_process_fu_240_n_171),
        .\be_backoff_counter_reg[9]_2 (grp_initial_edca_process_fu_240_n_57),
        .\be_backoff_counter_reg[9]_3 (\be_backoff_counter[9]_i_13_n_1 ),
        .\bk1_0_reg_340_reg[6] (grp_phy_txend_confirm_fu_292_n_24),
        .\bk_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_153),
        .\bk_backoff_counter_reg[1]_0 (grp_initial_edca_process_fu_240_n_183),
        .\bk_backoff_counter_reg[1]_1 (\bk_backoff_counter[1]_i_5_n_1 ),
        .\bk_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_154),
        .\bk_backoff_counter_reg[2]_0 (grp_initial_edca_process_fu_240_n_184),
        .\bk_backoff_counter_reg[2]_1 (\bk_backoff_counter[2]_i_5_n_1 ),
        .\bk_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_147),
        .\bk_backoff_counter_reg[3]_0 (grp_phy_txend_confirm_fu_292_n_173),
        .\bk_backoff_counter_reg[3]_1 (grp_initial_edca_process_fu_240_n_185),
        .\bk_backoff_counter_reg[3]_2 (grp_initial_edca_process_fu_240_n_59),
        .\bk_backoff_counter_reg[3]_3 (\bk_backoff_counter[3]_i_5_n_1 ),
        .\bk_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_149),
        .\bk_backoff_counter_reg[4]_0 (grp_initial_edca_process_fu_240_n_186),
        .\bk_backoff_counter_reg[4]_1 (\bk_backoff_counter[4]_i_5_n_1 ),
        .\bk_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_150),
        .\bk_backoff_counter_reg[5]_0 (grp_initial_edca_process_fu_240_n_187),
        .\bk_backoff_counter_reg[5]_1 (\bk_backoff_counter[5]_i_5_n_1 ),
        .\bk_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_151),
        .\bk_backoff_counter_reg[6]_0 (grp_initial_edca_process_fu_240_n_188),
        .\bk_backoff_counter_reg[6]_1 (\bk_backoff_counter[6]_i_5_n_1 ),
        .\bk_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_152),
        .\bk_backoff_counter_reg[7]_0 (grp_initial_edca_process_fu_240_n_189),
        .\bk_backoff_counter_reg[7]_1 (\bk_backoff_counter[7]_i_5_n_1 ),
        .\bk_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_155),
        .\bk_backoff_counter_reg[8]_0 (grp_initial_edca_process_fu_240_n_190),
        .\bk_backoff_counter_reg[8]_1 (\bk_backoff_counter[8]_i_5_n_1 ),
        .\bk_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_36),
        .\bk_backoff_counter_reg[9]_0 (grp_phy_txend_confirm_fu_292_n_156),
        .\bk_backoff_counter_reg[9]_1 (grp_initial_edca_process_fu_240_n_191),
        .\bk_backoff_counter_reg[9]_2 (\bk_backoff_counter[9]_i_12_n_1 ),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_o(current_txop_holder_o),
        .current_txop_holder_o_0_sp_1(grp_initial_edca_process_fu_240_n_38),
        .current_txop_holder_o_1_sp_1(grp_initial_edca_process_fu_240_n_40),
        .current_txop_holder_o_2_sp_1(grp_initial_edca_process_fu_240_n_41),
        .current_txop_holder_o_ap_vld(current_txop_holder_o_ap_vld),
        .current_txop_holder_o_ap_vld_0(grp_initial_edca_process_fu_240_n_39),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_CW_be_o(grp_initial_edca_process_fu_240_CW_be_o),
        .grp_initial_edca_process_fu_240_CW_be_o_ap_vld(grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_CW_bk_o(grp_initial_edca_process_fu_240_CW_bk_o),
        .grp_initial_edca_process_fu_240_CW_bk_o_ap_vld(grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_CW_vi_o(grp_initial_edca_process_fu_240_CW_vi_o),
        .grp_initial_edca_process_fu_240_CW_vi_o_ap_vld(grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_be_o({grp_initial_edca_process_fu_240_available_spaces_be_o[2],grp_initial_edca_process_fu_240_available_spaces_be_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o({grp_initial_edca_process_fu_240_available_spaces_bk_o[2],grp_initial_edca_process_fu_240_available_spaces_bk_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o({grp_initial_edca_process_fu_240_available_spaces_vi_o[2],grp_initial_edca_process_fu_240_available_spaces_vi_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o({grp_initial_edca_process_fu_240_available_spaces_vo_o[2],grp_initial_edca_process_fu_240_available_spaces_vo_o[0]}),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_phy_txend_confirm_fu_292_ap_start_reg(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .grp_phy_txend_confirm_fu_292_ap_start_reg0(grp_phy_txend_confirm_fu_292_ap_start_reg0),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o({grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[9:8],grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[3:0]}),
        .grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_be_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_bk_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vi_o_ap_vld),
        .grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld(grp_phy_txend_confirm_fu_292_write_pointer_vo_o_ap_vld),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .icmp_ln268_fu_233_p2(icmp_ln268_fu_233_p2),
        .\icmp_ln268_reg_350_reg[0]_0 (vi_backoff_counter),
        .\icmp_ln286_reg_362_reg[0]_0 (be_backoff_counter),
        .\idle_waited_0_reg_107_reg[0]_0 (grp_phy_txend_confirm_fu_292_n_171),
        .mac_frame_we0(mac_frame_we0),
        .mac_frame_we0_0(grp_initial_edca_process_fu_240_n_24),
        .mac_frame_we0_1(grp_initial_edca_process_fu_240_n_25),
        .medium_state(medium_state),
        .\mul_ln127_reg_1242_reg[-1111111105] (\grp_start_tx_fu_117/zext_ln127_1_fu_1005_p1 ),
        .\mul_ln140_reg_1234_reg[-1111111105] (\grp_start_tx_fu_117/zext_ln140_1_fu_942_p1 ),
        .\mul_ln153_reg_1226_reg[-1111111105] (\grp_start_tx_fu_117/p_0_in ),
        .p(rand_state),
        .\r_stage_reg[32] (grp_initial_edca_process_fu_240_n_1),
        .ram_reg(edca_queues_U_n_14),
        .ram_reg_0(edca_queues_U_n_19),
        .ram_reg_1(edca_queues_U_n_13),
        .ram_reg_2(grp_initial_edca_process_fu_240_edca_queues_address0[5:0]),
        .ram_reg_3(edca_queues_U_n_15),
        .ram_reg_4(grp_ma_unitdatax_request_fu_344_n_98),
        .ram_reg_5(grp_ma_unitdatax_request_fu_344_n_102),
        .ram_reg_6(grp_ma_unitdatax_request_fu_344_n_99),
        .ram_reg_7(grp_ma_unitdatax_request_fu_344_n_103),
        .ram_reg_8(grp_ma_unitdatax_request_fu_344_n_101),
        .ram_reg_9(grp_ma_unitdatax_request_fu_344_n_100),
        .ram_reg_i_33(edca_queues_U_n_12),
        .ram_reg_i_37(edca_queues_U_n_18),
        .\rand_state_reg[0] (grp_ma_unitdatax_request_fu_344_n_96),
        .\rand_state_reg[31] (\grp_random_int_gen_fu_295/grp_fu_144_p0 ),
        .\read_pointer_be_load_reg_1196_reg[0] ({read_pointer_be[0],read_pointer_be[1]}),
        .\read_pointer_be_reg[0] ({grp_phy_txend_confirm_fu_292_n_184,grp_phy_txend_confirm_fu_292_n_185,grp_phy_txend_confirm_fu_292_n_186}),
        .\read_pointer_be_reg[1] (grp_ma_unitdatax_request_fu_344_n_74),
        .\read_pointer_bk_load_reg_1191_reg[0] ({read_pointer_bk[0],read_pointer_bk[1]}),
        .\read_pointer_bk_reg[0] ({grp_phy_txend_confirm_fu_292_n_187,grp_phy_txend_confirm_fu_292_n_188,grp_phy_txend_confirm_fu_292_n_189}),
        .\read_pointer_bk_reg[1] (grp_ma_unitdatax_request_fu_344_n_75),
        .\read_pointer_vi_load_reg_1201_reg[0] ({read_pointer_vi[0],read_pointer_vi[1]}),
        .\read_pointer_vi_reg[0] ({grp_phy_txend_confirm_fu_292_n_178,grp_phy_txend_confirm_fu_292_n_179,grp_phy_txend_confirm_fu_292_n_180}),
        .\read_pointer_vi_reg[1] (grp_ma_unitdatax_request_fu_344_n_137),
        .\read_pointer_vi_reg[1]_0 (grp_initial_edca_process_fu_240_n_18),
        .\read_pointer_vo_load_reg_1206_reg[0] ({read_pointer_vo[0],read_pointer_vo[1]}),
        .\read_pointer_vo_reg[0] ({grp_phy_txend_confirm_fu_292_n_181,grp_phy_txend_confirm_fu_292_n_182,grp_phy_txend_confirm_fu_292_n_183}),
        .\read_pointer_vo_reg[0]_0 (grp_ma_unitdatax_request_fu_344_n_138),
        .\vi_backoff_counter_reg[1] (grp_phy_txend_confirm_fu_292_n_127),
        .\vi_backoff_counter_reg[1]_0 (grp_initial_edca_process_fu_240_n_144),
        .\vi_backoff_counter_reg[1]_1 (grp_initial_edca_process_fu_240_n_55),
        .\vi_backoff_counter_reg[1]_2 (\vi_backoff_counter[1]_i_5_n_1 ),
        .\vi_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_129),
        .\vi_backoff_counter_reg[2]_0 (grp_initial_edca_process_fu_240_n_145),
        .\vi_backoff_counter_reg[2]_1 (\vi_backoff_counter[2]_i_5_n_1 ),
        .\vi_backoff_counter_reg[3] (grp_phy_txend_confirm_fu_292_n_175),
        .\vi_backoff_counter_reg[3]_0 (\vi_backoff_counter[3]_i_4_n_1 ),
        .\vi_backoff_counter_reg[3]_1 (grp_initial_edca_process_fu_240_n_146),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter[4]_i_4_n_1 ),
        .\vi_backoff_counter_reg[4]_0 (grp_initial_edca_process_fu_240_n_147),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter[5]_i_4_n_1 ),
        .\vi_backoff_counter_reg[5]_0 (grp_initial_edca_process_fu_240_n_148),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter[6]_i_4_n_1 ),
        .\vi_backoff_counter_reg[6]_0 (grp_initial_edca_process_fu_240_n_149),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter[7]_i_4_n_1 ),
        .\vi_backoff_counter_reg[7]_0 (grp_initial_edca_process_fu_240_n_150),
        .\vi_backoff_counter_reg[8] (grp_phy_txend_confirm_fu_292_n_130),
        .\vi_backoff_counter_reg[8]_0 (grp_initial_edca_process_fu_240_n_151),
        .\vi_backoff_counter_reg[8]_1 (\vi_backoff_counter[8]_i_5_n_1 ),
        .\vi_backoff_counter_reg[9] (grp_phy_txend_confirm_fu_292_n_131),
        .\vi_backoff_counter_reg[9]_0 (grp_initial_edca_process_fu_240_n_152),
        .\vi_backoff_counter_reg[9]_1 (\vi_backoff_counter[9]_i_12_n_1 ),
        .\vo_0_reg_260_reg[6] (grp_phy_txend_confirm_fu_292_n_25),
        .\vo_backoff_counter[1]_i_2 (\vo_backoff_counter[1]_i_6_n_1 ),
        .\vo_backoff_counter[2]_i_2 (\vo_backoff_counter[2]_i_6_n_1 ),
        .\vo_backoff_counter[3]_i_2 (\vo_backoff_counter[3]_i_6_n_1 ),
        .\vo_backoff_counter_reg[2] (grp_phy_txend_confirm_fu_292_n_176),
        .\vo_backoff_counter_reg[4] (grp_phy_txend_confirm_fu_292_n_79),
        .\vo_backoff_counter_reg[4]_0 (grp_initial_edca_process_fu_240_n_101),
        .\vo_backoff_counter_reg[5] (grp_phy_txend_confirm_fu_292_n_81),
        .\vo_backoff_counter_reg[6] (grp_phy_txend_confirm_fu_292_n_82),
        .\vo_backoff_counter_reg[7] (grp_phy_txend_confirm_fu_292_n_83),
        .\vo_backoff_counter_reg[7]_0 (grp_phy_txend_confirm_fu_292_n_177),
        .\vo_backoff_counter_reg[9] (vo_backoff_counter),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter[9]_i_10_n_1 ),
        .write_pointer_be(write_pointer_be),
        .\write_pointer_be_reg[1] (grp_phy_txend_confirm_fu_292_n_69),
        .write_pointer_bk(write_pointer_bk),
        .\write_pointer_bk_reg[1] (grp_phy_txend_confirm_fu_292_n_72),
        .write_pointer_vi(write_pointer_vi),
        .\write_pointer_vi_reg[1] (grp_phy_txend_confirm_fu_292_n_63),
        .write_pointer_vo(write_pointer_vo),
        .\write_pointer_vo_reg[1] (grp_phy_txend_confirm_fu_292_n_58));
  FDRE #(
    .INIT(1'b0)) 
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_171),
        .Q(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .R(ap_rst));
  FDRE \i_0_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[0]),
        .Q(\i_0_reg_208_reg_n_1_[0] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[1]),
        .Q(\i_0_reg_208_reg_n_1_[1] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[2]),
        .Q(\i_0_reg_208_reg_n_1_[2] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[3]),
        .Q(\i_0_reg_208_reg_n_1_[3] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[4]),
        .Q(\i_0_reg_208_reg_n_1_[4] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[5]),
        .Q(\i_0_reg_208_reg_n_1_[5] ),
        .R(i_0_reg_208));
  FDRE \i_0_reg_208_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_reg_546[6]),
        .Q(\i_0_reg_208_reg_n_1_[6] ),
        .R(i_0_reg_208));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_546[0]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[0] ),
        .O(i_fu_451_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_546[1]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[0] ),
        .I1(\i_0_reg_208_reg_n_1_[1] ),
        .O(i_fu_451_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_546[2]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[2] ),
        .I1(\i_0_reg_208_reg_n_1_[1] ),
        .I2(\i_0_reg_208_reg_n_1_[0] ),
        .O(i_fu_451_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_546[3]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[3] ),
        .I1(\i_0_reg_208_reg_n_1_[0] ),
        .I2(\i_0_reg_208_reg_n_1_[1] ),
        .I3(\i_0_reg_208_reg_n_1_[2] ),
        .O(i_fu_451_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_546[4]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[4] ),
        .I1(\i_0_reg_208_reg_n_1_[2] ),
        .I2(\i_0_reg_208_reg_n_1_[1] ),
        .I3(\i_0_reg_208_reg_n_1_[0] ),
        .I4(\i_0_reg_208_reg_n_1_[3] ),
        .O(i_fu_451_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_546[5]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[5] ),
        .I1(\i_0_reg_208_reg_n_1_[3] ),
        .I2(\i_0_reg_208_reg_n_1_[0] ),
        .I3(\i_0_reg_208_reg_n_1_[1] ),
        .I4(\i_0_reg_208_reg_n_1_[2] ),
        .I5(\i_0_reg_208_reg_n_1_[4] ),
        .O(i_fu_451_p2[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_546[6]_i_1 
       (.I0(\i_0_reg_208_reg_n_1_[6] ),
        .I1(\i_reg_546[6]_i_2_n_1 ),
        .I2(\i_0_reg_208_reg_n_1_[5] ),
        .O(i_fu_451_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_reg_546[6]_i_2 
       (.I0(\i_0_reg_208_reg_n_1_[4] ),
        .I1(\i_0_reg_208_reg_n_1_[2] ),
        .I2(\i_0_reg_208_reg_n_1_[1] ),
        .I3(\i_0_reg_208_reg_n_1_[0] ),
        .I4(\i_0_reg_208_reg_n_1_[3] ),
        .O(\i_reg_546[6]_i_2_n_1 ));
  FDRE \i_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[0]),
        .Q(i_reg_546[0]),
        .R(1'b0));
  FDRE \i_reg_546_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[1]),
        .Q(i_reg_546[1]),
        .R(1'b0));
  FDRE \i_reg_546_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[2]),
        .Q(i_reg_546[2]),
        .R(1'b0));
  FDRE \i_reg_546_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[3]),
        .Q(i_reg_546[3]),
        .R(1'b0));
  FDRE \i_reg_546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[4]),
        .Q(i_reg_546[4]),
        .R(1'b0));
  FDRE \i_reg_546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[5]),
        .Q(i_reg_546[5]),
        .R(1'b0));
  FDRE \i_reg_546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_fu_451_p2[6]),
        .Q(i_reg_546[6]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln10_reg_556[0]_i_1 
       (.I0(\count_reg_n_1_[4] ),
        .I1(\count_reg_n_1_[3] ),
        .I2(\count_reg_n_1_[6] ),
        .I3(\icmp_ln10_reg_556[0]_i_2_n_1 ),
        .O(icmp_ln10_fu_461_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln10_reg_556[0]_i_2 
       (.I0(\count_reg_n_1_[2] ),
        .I1(\count_reg_n_1_[0] ),
        .I2(\count_reg_n_1_[5] ),
        .I3(\count_reg_n_1_[1] ),
        .O(\icmp_ln10_reg_556[0]_i_2_n_1 ));
  FDRE \icmp_ln10_reg_556_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm126_out),
        .D(icmp_ln10_fu_461_p2),
        .Q(icmp_ln10_reg_556),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \icmp_ln16_reg_584[0]_i_1 
       (.I0(count_load_reg_551[2]),
        .I1(count_load_reg_551[6]),
        .I2(count_load_reg_551[3]),
        .I3(count_load_reg_551[5]),
        .I4(count_load_reg_551[4]),
        .I5(\add_ln15_reg_578[6]_i_4_n_1 ),
        .O(icmp_ln16_fu_490_p2));
  FDRE \icmp_ln16_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm125_out),
        .D(icmp_ln16_fu_490_p2),
        .Q(icmp_ln16_reg_584),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAA8AAA00000000)) 
    \q_0_i_reg_219[6]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(\count_load_reg_551[6]_i_2_n_1 ),
        .I2(\i_0_reg_208_reg_n_1_[2] ),
        .I3(\i_0_reg_208_reg_n_1_[5] ),
        .I4(\i_0_reg_208_reg_n_1_[4] ),
        .I5(icmp_ln10_fu_461_p2),
        .O(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[0]),
        .Q(q_0_i_reg_219[0]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[1]),
        .Q(q_0_i_reg_219[1]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[2]),
        .Q(q_0_i_reg_219[2]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[3]),
        .Q(q_0_i_reg_219[3]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[4]),
        .Q(q_0_i_reg_219[4]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[5]),
        .Q(q_0_i_reg_219[5]),
        .R(q_0_i_reg_2190));
  FDRE \q_0_i_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(q_reg_563[6]),
        .Q(q_0_i_reg_219[6]),
        .R(q_0_i_reg_2190));
  LUT1 #(
    .INIT(2'h1)) 
    \q_reg_563[0]_i_1 
       (.I0(q_0_i_reg_219[0]),
        .O(q_fu_473_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg_563[1]_i_1 
       (.I0(q_0_i_reg_219[0]),
        .I1(q_0_i_reg_219[1]),
        .O(q_fu_473_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q_reg_563[2]_i_1 
       (.I0(q_0_i_reg_219[2]),
        .I1(q_0_i_reg_219[1]),
        .I2(q_0_i_reg_219[0]),
        .O(q_fu_473_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \q_reg_563[3]_i_1 
       (.I0(q_0_i_reg_219[3]),
        .I1(q_0_i_reg_219[0]),
        .I2(q_0_i_reg_219[1]),
        .I3(q_0_i_reg_219[2]),
        .O(q_fu_473_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \q_reg_563[4]_i_1 
       (.I0(q_0_i_reg_219[4]),
        .I1(q_0_i_reg_219[2]),
        .I2(q_0_i_reg_219[1]),
        .I3(q_0_i_reg_219[0]),
        .I4(q_0_i_reg_219[3]),
        .O(q_fu_473_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \q_reg_563[5]_i_1 
       (.I0(q_0_i_reg_219[5]),
        .I1(q_0_i_reg_219[4]),
        .I2(q_0_i_reg_219[3]),
        .I3(q_0_i_reg_219[0]),
        .I4(q_0_i_reg_219[1]),
        .I5(q_0_i_reg_219[2]),
        .O(q_fu_473_p2[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \q_reg_563[6]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(icmp_ln10_reg_556),
        .O(q_reg_5630));
  LUT3 #(
    .INIT(8'h6A)) 
    \q_reg_563[6]_i_2 
       (.I0(q_0_i_reg_219[6]),
        .I1(\q_reg_563[6]_i_3_n_1 ),
        .I2(q_0_i_reg_219[5]),
        .O(q_fu_473_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \q_reg_563[6]_i_3 
       (.I0(q_0_i_reg_219[2]),
        .I1(q_0_i_reg_219[1]),
        .I2(q_0_i_reg_219[0]),
        .I3(q_0_i_reg_219[3]),
        .I4(q_0_i_reg_219[4]),
        .O(\q_reg_563[6]_i_3_n_1 ));
  FDRE \q_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[0]),
        .Q(q_reg_563[0]),
        .R(1'b0));
  FDRE \q_reg_563_reg[1] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[1]),
        .Q(q_reg_563[1]),
        .R(1'b0));
  FDRE \q_reg_563_reg[2] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[2]),
        .Q(q_reg_563[2]),
        .R(1'b0));
  FDRE \q_reg_563_reg[3] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[3]),
        .Q(q_reg_563[3]),
        .R(1'b0));
  FDRE \q_reg_563_reg[4] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[4]),
        .Q(q_reg_563[4]),
        .R(1'b0));
  FDRE \q_reg_563_reg[5] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[5]),
        .Q(q_reg_563[5]),
        .R(1'b0));
  FDRE \q_reg_563_reg[6] 
       (.C(ap_clk),
        .CE(q_reg_5630),
        .D(q_fu_473_p2[6]),
        .Q(q_reg_563[6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[0] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_115),
        .Q(rand_state[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[10] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_105),
        .Q(rand_state[10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[11] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_104),
        .Q(rand_state[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[12] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_103),
        .Q(rand_state[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[13] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_102),
        .Q(rand_state[13]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[14] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_101),
        .Q(rand_state[14]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[15] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_100),
        .Q(rand_state[15]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[16] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_99),
        .Q(rand_state[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[17] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_98),
        .Q(rand_state[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[18] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_97),
        .Q(rand_state[18]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[19] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_96),
        .Q(rand_state[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[1] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_114),
        .Q(rand_state[1]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[20] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_95),
        .Q(rand_state[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[21] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_94),
        .Q(rand_state[21]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[22] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_93),
        .Q(rand_state[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[23] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_92),
        .Q(rand_state[23]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[24] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_91),
        .Q(rand_state[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[25] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_90),
        .Q(rand_state[25]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[26] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_89),
        .Q(rand_state[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[27] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_88),
        .Q(rand_state[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[28] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_87),
        .Q(rand_state[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[29] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_86),
        .Q(rand_state[29]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[2] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_113),
        .Q(rand_state[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[30] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_85),
        .Q(rand_state[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[31] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_84),
        .Q(rand_state[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[3] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_112),
        .Q(rand_state[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[4] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_111),
        .Q(rand_state[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[5] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_110),
        .Q(rand_state[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[6] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_109),
        .Q(rand_state[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[7] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_108),
        .Q(rand_state[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-14 {cell *THIS*}}" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rand_state_reg[8] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_107),
        .Q(rand_state[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rand_state_reg[9] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_60),
        .D(grp_phy_txend_confirm_fu_292_n_106),
        .Q(rand_state[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_be_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_44),
        .Q(read_pointer_be[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_be_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_43),
        .Q(read_pointer_be[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_bk_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_42),
        .Q(read_pointer_bk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_bk_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_41),
        .Q(read_pointer_bk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_vi_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_46),
        .Q(read_pointer_vi[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_vi_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_45),
        .Q(read_pointer_vi[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_vo_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_47),
        .Q(read_pointer_vo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_pointer_vo_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_phy_txend_confirm_fu_292_n_48),
        .Q(read_pointer_vo[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \vi_backoff_counter[1]_i_5 
       (.I0(vi_backoff_counter[1]),
        .I1(vi_backoff_counter[0]),
        .O(\vi_backoff_counter[1]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \vi_backoff_counter[2]_i_5 
       (.I0(vi_backoff_counter[1]),
        .I1(vi_backoff_counter[0]),
        .I2(vi_backoff_counter[2]),
        .O(\vi_backoff_counter[2]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \vi_backoff_counter[3]_i_4 
       (.I0(vi_backoff_counter[2]),
        .I1(vi_backoff_counter[0]),
        .I2(vi_backoff_counter[1]),
        .I3(vi_backoff_counter[3]),
        .O(\vi_backoff_counter[3]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \vi_backoff_counter[4]_i_4 
       (.I0(vi_backoff_counter[3]),
        .I1(vi_backoff_counter[1]),
        .I2(vi_backoff_counter[0]),
        .I3(vi_backoff_counter[2]),
        .I4(vi_backoff_counter[4]),
        .O(\vi_backoff_counter[4]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \vi_backoff_counter[5]_i_4 
       (.I0(vi_backoff_counter[5]),
        .I1(vi_backoff_counter[3]),
        .I2(vi_backoff_counter[1]),
        .I3(vi_backoff_counter[0]),
        .I4(vi_backoff_counter[2]),
        .I5(vi_backoff_counter[4]),
        .O(\vi_backoff_counter[5]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \vi_backoff_counter[6]_i_4 
       (.I0(vi_backoff_counter[6]),
        .I1(vi_backoff_counter[5]),
        .I2(vi_backoff_counter[4]),
        .I3(\vi_backoff_counter[7]_i_6_n_1 ),
        .I4(vi_backoff_counter[3]),
        .O(\vi_backoff_counter[6]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \vi_backoff_counter[7]_i_4 
       (.I0(vi_backoff_counter[7]),
        .I1(vi_backoff_counter[6]),
        .I2(vi_backoff_counter[3]),
        .I3(\vi_backoff_counter[7]_i_6_n_1 ),
        .I4(vi_backoff_counter[4]),
        .I5(vi_backoff_counter[5]),
        .O(\vi_backoff_counter[7]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \vi_backoff_counter[7]_i_6 
       (.I0(vi_backoff_counter[2]),
        .I1(vi_backoff_counter[0]),
        .I2(vi_backoff_counter[1]),
        .O(\vi_backoff_counter[7]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hAA9A)) 
    \vi_backoff_counter[8]_i_5 
       (.I0(vi_backoff_counter[8]),
        .I1(vi_backoff_counter[7]),
        .I2(grp_phy_txend_confirm_fu_292_n_175),
        .I3(vi_backoff_counter[6]),
        .O(\vi_backoff_counter[8]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    \vi_backoff_counter[9]_i_12 
       (.I0(vi_backoff_counter[9]),
        .I1(vi_backoff_counter[8]),
        .I2(vi_backoff_counter[7]),
        .I3(grp_phy_txend_confirm_fu_292_n_175),
        .I4(vi_backoff_counter[6]),
        .O(\vi_backoff_counter[9]_i_12_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[0] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_50),
        .Q(vi_backoff_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[1] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_49),
        .Q(vi_backoff_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[2] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_48),
        .Q(vi_backoff_counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[3] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_47),
        .Q(vi_backoff_counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[4] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_46),
        .Q(vi_backoff_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[5] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_45),
        .Q(vi_backoff_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[6] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_44),
        .Q(vi_backoff_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[7] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_43),
        .Q(vi_backoff_counter[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[8] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_42),
        .Q(vi_backoff_counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vi_backoff_counter_reg[9] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_54),
        .D(grp_ma_unitdatax_request_fu_344_n_41),
        .Q(vi_backoff_counter[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \vo_backoff_counter[1]_i_6 
       (.I0(vo_backoff_counter[4]),
        .I1(vo_backoff_counter[3]),
        .I2(vo_backoff_counter[5]),
        .I3(grp_phy_txend_confirm_fu_292_n_177),
        .I4(vo_backoff_counter[2]),
        .O(\vo_backoff_counter[1]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vo_backoff_counter[2]_i_6 
       (.I0(grp_phy_txend_confirm_fu_292_n_177),
        .I1(vo_backoff_counter[5]),
        .I2(vo_backoff_counter[3]),
        .I3(vo_backoff_counter[4]),
        .O(\vo_backoff_counter[2]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vo_backoff_counter[3]_i_6 
       (.I0(vo_backoff_counter[5]),
        .I1(vo_backoff_counter[7]),
        .I2(vo_backoff_counter[6]),
        .I3(vo_backoff_counter[9]),
        .I4(vo_backoff_counter[8]),
        .I5(vo_backoff_counter[4]),
        .O(\vo_backoff_counter[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \vo_backoff_counter[9]_i_10 
       (.I0(grp_phy_txend_confirm_fu_292_n_176),
        .I1(vo_backoff_counter[0]),
        .O(\vo_backoff_counter[9]_i_10_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[0] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_39),
        .Q(vo_backoff_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[1] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_38),
        .Q(vo_backoff_counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[2] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_37),
        .Q(vo_backoff_counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[3] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_36),
        .Q(vo_backoff_counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[4] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_35),
        .Q(vo_backoff_counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[5] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_34),
        .Q(vo_backoff_counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[6] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_33),
        .Q(vo_backoff_counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[7] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_32),
        .Q(vo_backoff_counter[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[8] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_31),
        .Q(vo_backoff_counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vo_backoff_counter_reg[9] 
       (.C(ap_clk),
        .CE(grp_initial_edca_process_fu_240_n_53),
        .D(grp_ma_unitdatax_request_fu_344_n_30),
        .Q(vo_backoff_counter[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_be_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_9),
        .Q(write_pointer_be[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_be_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_10),
        .Q(write_pointer_be[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_bk_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_3),
        .Q(write_pointer_bk[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_bk_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_4),
        .Q(write_pointer_bk[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_vi_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_16),
        .Q(write_pointer_vi[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_vi_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_15),
        .Q(write_pointer_vi[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_vo_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_22),
        .Q(write_pointer_vo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \write_pointer_vo_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ma_unitdatax_request_fu_344_n_21),
        .Q(write_pointer_vo[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi
   (mac_frame_d0,
    \mul_ln153_reg_1226_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111105]_0 ,
    \mul_ln153_reg_1226_reg[-1111111105]_0 ,
    \mul_ln127_reg_1242_reg[-1111111105]_1 ,
    \mul_ln127_reg_1242_reg[-1111111105]_2 ,
    \ap_CS_fsm_reg[1] ,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111106] ,
    \mul_ln140_reg_1234_reg[-1111111105]_0 ,
    \mul_ln127_reg_1242_reg[-1111111106]_0 ,
    ap_clk,
    edca_queues_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    p_0_in,
    zext_ln127_1_fu_1005_p1,
    p_0_in_0,
    zext_ln127_1_fu_1005_p1_1,
    Q,
    zext_ln140_1_fu_942_p1,
    zext_ln140_1_fu_942_p1_2);
  output [7:0]mac_frame_d0;
  output \mul_ln153_reg_1226_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111105]_0 ;
  output \mul_ln153_reg_1226_reg[-1111111105]_0 ;
  output \mul_ln127_reg_1242_reg[-1111111105]_1 ;
  output \mul_ln127_reg_1242_reg[-1111111105]_2 ;
  output \ap_CS_fsm_reg[1] ;
  output \mul_ln140_reg_1234_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111106] ;
  output \mul_ln140_reg_1234_reg[-1111111105]_0 ;
  output \mul_ln127_reg_1242_reg[-1111111106]_0 ;
  input ap_clk;
  input edca_queues_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [3:0]p_0_in;
  input [4:0]zext_ln127_1_fu_1005_p1;
  input [3:0]p_0_in_0;
  input [4:0]zext_ln127_1_fu_1005_p1_1;
  input [1:0]Q;
  input [2:0]zext_ln140_1_fu_942_p1;
  input [2:0]zext_ln140_1_fu_942_p1_2;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire edca_queues_ce0;
  wire [7:0]mac_frame_d0;
  wire \mul_ln127_reg_1242_reg[-1111111105] ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_0 ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_1 ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_2 ;
  wire \mul_ln127_reg_1242_reg[-1111111106] ;
  wire \mul_ln127_reg_1242_reg[-1111111106]_0 ;
  wire \mul_ln140_reg_1234_reg[-1111111105] ;
  wire \mul_ln140_reg_1234_reg[-1111111105]_0 ;
  wire \mul_ln153_reg_1226_reg[-1111111105] ;
  wire \mul_ln153_reg_1226_reg[-1111111105]_0 ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in_0;
  wire [4:0]zext_ln127_1_fu_1005_p1;
  wire [4:0]zext_ln127_1_fu_1005_p1_1;
  wire [2:0]zext_ln140_1_fu_942_p1;
  wire [2:0]zext_ln140_1_fu_942_p1_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram send_frame_edca_qfYi_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .edca_queues_ce0(edca_queues_ce0),
        .mac_frame_d0(mac_frame_d0),
        .\mul_ln127_reg_1242_reg[-1111111105] (\mul_ln127_reg_1242_reg[-1111111105] ),
        .\mul_ln127_reg_1242_reg[-1111111105]_0 (\mul_ln127_reg_1242_reg[-1111111105]_0 ),
        .\mul_ln127_reg_1242_reg[-1111111105]_1 (\mul_ln127_reg_1242_reg[-1111111105]_1 ),
        .\mul_ln127_reg_1242_reg[-1111111105]_2 (\mul_ln127_reg_1242_reg[-1111111105]_2 ),
        .\mul_ln127_reg_1242_reg[-1111111106] (\mul_ln127_reg_1242_reg[-1111111106] ),
        .\mul_ln127_reg_1242_reg[-1111111106]_0 (\mul_ln127_reg_1242_reg[-1111111106]_0 ),
        .\mul_ln140_reg_1234_reg[-1111111105] (\mul_ln140_reg_1234_reg[-1111111105] ),
        .\mul_ln140_reg_1234_reg[-1111111105]_0 (\mul_ln140_reg_1234_reg[-1111111105]_0 ),
        .\mul_ln153_reg_1226_reg[-1111111105] (\mul_ln153_reg_1226_reg[-1111111105] ),
        .\mul_ln153_reg_1226_reg[-1111111105]_0 (\mul_ln153_reg_1226_reg[-1111111105]_0 ),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_0),
        .zext_ln127_1_fu_1005_p1(zext_ln127_1_fu_1005_p1),
        .zext_ln127_1_fu_1005_p1_1(zext_ln127_1_fu_1005_p1_1),
        .zext_ln140_1_fu_942_p1(zext_ln140_1_fu_942_p1),
        .zext_ln140_1_fu_942_p1_2(zext_ln140_1_fu_942_p1_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_edca_qfYi_ram
   (mac_frame_d0,
    \mul_ln153_reg_1226_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111105]_0 ,
    \mul_ln153_reg_1226_reg[-1111111105]_0 ,
    \mul_ln127_reg_1242_reg[-1111111105]_1 ,
    \mul_ln127_reg_1242_reg[-1111111105]_2 ,
    \ap_CS_fsm_reg[1] ,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    \mul_ln127_reg_1242_reg[-1111111106] ,
    \mul_ln140_reg_1234_reg[-1111111105]_0 ,
    \mul_ln127_reg_1242_reg[-1111111106]_0 ,
    ap_clk,
    edca_queues_ce0,
    ADDRARDADDR,
    DIADI,
    WEA,
    p_0_in,
    zext_ln127_1_fu_1005_p1,
    p_0_in_0,
    zext_ln127_1_fu_1005_p1_1,
    Q,
    zext_ln140_1_fu_942_p1,
    zext_ln140_1_fu_942_p1_2);
  output [7:0]mac_frame_d0;
  output \mul_ln153_reg_1226_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111105]_0 ;
  output \mul_ln153_reg_1226_reg[-1111111105]_0 ;
  output \mul_ln127_reg_1242_reg[-1111111105]_1 ;
  output \mul_ln127_reg_1242_reg[-1111111105]_2 ;
  output \ap_CS_fsm_reg[1] ;
  output \mul_ln140_reg_1234_reg[-1111111105] ;
  output \mul_ln127_reg_1242_reg[-1111111106] ;
  output \mul_ln140_reg_1234_reg[-1111111105]_0 ;
  output \mul_ln127_reg_1242_reg[-1111111106]_0 ;
  input ap_clk;
  input edca_queues_ce0;
  input [10:0]ADDRARDADDR;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [3:0]p_0_in;
  input [4:0]zext_ln127_1_fu_1005_p1;
  input [3:0]p_0_in_0;
  input [4:0]zext_ln127_1_fu_1005_p1_1;
  input [1:0]Q;
  input [2:0]zext_ln140_1_fu_942_p1;
  input [2:0]zext_ln140_1_fu_942_p1_2;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DIADI;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire edca_queues_ce0;
  wire [7:0]mac_frame_d0;
  wire \mul_ln127_reg_1242_reg[-1111111105] ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_0 ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_1 ;
  wire \mul_ln127_reg_1242_reg[-1111111105]_2 ;
  wire \mul_ln127_reg_1242_reg[-1111111106] ;
  wire \mul_ln127_reg_1242_reg[-1111111106]_0 ;
  wire \mul_ln140_reg_1234_reg[-1111111105] ;
  wire \mul_ln140_reg_1234_reg[-1111111105]_0 ;
  wire \mul_ln153_reg_1226_reg[-1111111105] ;
  wire \mul_ln153_reg_1226_reg[-1111111105]_0 ;
  wire [3:0]p_0_in;
  wire [3:0]p_0_in_0;
  wire [4:0]zext_ln127_1_fu_1005_p1;
  wire [4:0]zext_ln127_1_fu_1005_p1_1;
  wire [2:0]zext_ln140_1_fu_942_p1;
  wire [2:0]zext_ln140_1_fu_942_p1_2;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12800" *) 
  (* RTL_RAM_NAME = "edca_queues_U/send_frame_edca_qfYi_ram_U/ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],mac_frame_d0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(edca_queues_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0155)) 
    ram_reg_i_152
       (.I0(p_0_in_0[3]),
        .I1(p_0_in_0[0]),
        .I2(p_0_in_0[1]),
        .I3(p_0_in_0[2]),
        .O(\mul_ln153_reg_1226_reg[-1111111105]_0 ));
  LUT4 #(
    .INIT(16'h0155)) 
    ram_reg_i_156
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(\mul_ln153_reg_1226_reg[-1111111105] ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_162
       (.I0(zext_ln140_1_fu_942_p1_2[1]),
        .I1(zext_ln140_1_fu_942_p1_2[0]),
        .I2(zext_ln140_1_fu_942_p1_2[2]),
        .O(\mul_ln140_reg_1234_reg[-1111111105]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_167
       (.I0(zext_ln140_1_fu_942_p1[1]),
        .I1(zext_ln140_1_fu_942_p1[0]),
        .I2(zext_ln140_1_fu_942_p1[2]),
        .O(\mul_ln140_reg_1234_reg[-1111111105] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_26__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    ram_reg_i_73
       (.I0(zext_ln127_1_fu_1005_p1_1[3]),
        .I1(zext_ln127_1_fu_1005_p1_1[2]),
        .I2(zext_ln127_1_fu_1005_p1_1[0]),
        .I3(zext_ln127_1_fu_1005_p1_1[1]),
        .O(\mul_ln127_reg_1242_reg[-1111111105]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    ram_reg_i_77
       (.I0(zext_ln127_1_fu_1005_p1[3]),
        .I1(zext_ln127_1_fu_1005_p1[2]),
        .I2(zext_ln127_1_fu_1005_p1[0]),
        .I3(zext_ln127_1_fu_1005_p1[1]),
        .O(\mul_ln127_reg_1242_reg[-1111111105]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    ram_reg_i_85
       (.I0(zext_ln127_1_fu_1005_p1_1[4]),
        .I1(zext_ln127_1_fu_1005_p1_1[1]),
        .I2(zext_ln127_1_fu_1005_p1_1[0]),
        .I3(zext_ln127_1_fu_1005_p1_1[2]),
        .I4(zext_ln127_1_fu_1005_p1_1[3]),
        .O(\mul_ln127_reg_1242_reg[-1111111105]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    ram_reg_i_89
       (.I0(zext_ln127_1_fu_1005_p1[4]),
        .I1(zext_ln127_1_fu_1005_p1[1]),
        .I2(zext_ln127_1_fu_1005_p1[0]),
        .I3(zext_ln127_1_fu_1005_p1[2]),
        .I4(zext_ln127_1_fu_1005_p1[3]),
        .O(\mul_ln127_reg_1242_reg[-1111111105] ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_95__0
       (.I0(zext_ln127_1_fu_1005_p1_1[1]),
        .I1(zext_ln127_1_fu_1005_p1_1[0]),
        .I2(zext_ln127_1_fu_1005_p1_1[2]),
        .O(\mul_ln127_reg_1242_reg[-1111111106]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_97__0
       (.I0(zext_ln127_1_fu_1005_p1[1]),
        .I1(zext_ln127_1_fu_1005_p1[0]),
        .I2(zext_ln127_1_fu_1005_p1[2]),
        .O(\mul_ln127_reg_1242_reg[-1111111106] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__4 ,
    \trunc_ln14_reg_176[27]_i_14__4_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__4_1 ,
    \trunc_ln14_reg_176[23]_i_4__2 ,
    \trunc_ln14_reg_176[23]_i_4__2_0 ,
    \trunc_ln14_reg_176[30]_i_4__2 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__4 ;
  input \trunc_ln14_reg_176[27]_i_14__4_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__4_1 ;
  input \trunc_ln14_reg_176[23]_i_4__2 ;
  input \trunc_ln14_reg_176[23]_i_4__2_0 ;
  input \trunc_ln14_reg_176[30]_i_4__2 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__2 ;
  wire \trunc_ln14_reg_176[23]_i_4__2_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__4 ;
  wire \trunc_ln14_reg_176[27]_i_14__4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__4_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__2 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__2 (\trunc_ln14_reg_176[23]_i_4__2 ),
        .\trunc_ln14_reg_176[23]_i_4__2_0 (\trunc_ln14_reg_176[23]_i_4__2_0 ),
        .\trunc_ln14_reg_176[27]_i_14__4_0 (\trunc_ln14_reg_176[27]_i_14__4 ),
        .\trunc_ln14_reg_176[27]_i_14__4_1 (\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .\trunc_ln14_reg_176[27]_i_14__4_2 (\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .\trunc_ln14_reg_176[30]_i_4__2 (\trunc_ln14_reg_176[30]_i_4__2 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_1
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__6 ,
    \trunc_ln14_reg_176[27]_i_14__6_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__6_1 ,
    \trunc_ln14_reg_176[23]_i_4__4 ,
    \trunc_ln14_reg_176[23]_i_4__4_0 ,
    \trunc_ln14_reg_176[30]_i_4__4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__6 ;
  input \trunc_ln14_reg_176[27]_i_14__6_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__6_1 ;
  input \trunc_ln14_reg_176[23]_i_4__4 ;
  input \trunc_ln14_reg_176[23]_i_4__4_0 ;
  input \trunc_ln14_reg_176[30]_i_4__4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__4 ;
  wire \trunc_ln14_reg_176[23]_i_4__4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__6 ;
  wire \trunc_ln14_reg_176[27]_i_14__6_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__6_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__4 (\trunc_ln14_reg_176[23]_i_4__4 ),
        .\trunc_ln14_reg_176[23]_i_4__4_0 (\trunc_ln14_reg_176[23]_i_4__4_0 ),
        .\trunc_ln14_reg_176[27]_i_14__6_0 (\trunc_ln14_reg_176[27]_i_14__6 ),
        .\trunc_ln14_reg_176[27]_i_14__6_1 (\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .\trunc_ln14_reg_176[27]_i_14__6_2 (\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .\trunc_ln14_reg_176[30]_i_4__4 (\trunc_ln14_reg_176[30]_i_4__4 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_13
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__3 ,
    \trunc_ln14_reg_176[27]_i_14__3_0 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__3_1 ,
    \trunc_ln14_reg_176[23]_i_4__0 ,
    \trunc_ln14_reg_176[23]_i_4__0_0 ,
    \trunc_ln14_reg_176[30]_i_4__0 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__3 ;
  input \trunc_ln14_reg_176[27]_i_14__3_0 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__3_1 ;
  input \trunc_ln14_reg_176[23]_i_4__0 ;
  input \trunc_ln14_reg_176[23]_i_4__0_0 ;
  input \trunc_ln14_reg_176[30]_i_4__0 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__3 ;
  wire \trunc_ln14_reg_176[27]_i_14__3_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__3_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__0 (\trunc_ln14_reg_176[23]_i_4__0 ),
        .\trunc_ln14_reg_176[23]_i_4__0_0 (\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .\trunc_ln14_reg_176[27]_i_14__3_0 (\trunc_ln14_reg_176[27]_i_14__3 ),
        .\trunc_ln14_reg_176[27]_i_14__3_1 (\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .\trunc_ln14_reg_176[27]_i_14__3_2 (\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .\trunc_ln14_reg_176[30]_i_4__0 (\trunc_ln14_reg_176[30]_i_4__0 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_20
   (P,
    ap_NS_fsm1,
    p,
    p_0,
    p_1,
    D,
    O,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    ap_clk,
    Q,
    p_28,
    grp_random_int_gen_fu_295_ap_start_reg,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__7 ,
    \trunc_ln14_reg_176[27]_i_14__7_0 ,
    \trunc_ln14_reg_176[27]_i_14__7_1 ,
    \tmp_1_reg_181_reg[0] ,
    S,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output p_0;
  output p_1;
  output [30:0]D;
  output [0:0]O;
  output [2:0]p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  input ap_clk;
  input [16:0]Q;
  input [0:0]p_28;
  input grp_random_int_gen_fu_295_ap_start_reg;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__7 ;
  input \trunc_ln14_reg_176[27]_i_14__7_0 ;
  input \trunc_ln14_reg_176[27]_i_14__7_1 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]S;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_295_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire [2:0]p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [0:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__7 ;
  wire \trunc_ln14_reg_176[27]_i_14__7_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__7_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_295_ap_start_reg(grp_random_int_gen_fu_295_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_29(p_28),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[23]_i_4 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[23]_i_4_0 ),
        .\trunc_ln14_reg_176[27]_i_14__7_0 (\trunc_ln14_reg_176[27]_i_14__7 ),
        .\trunc_ln14_reg_176[27]_i_14__7_1 (\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .\trunc_ln14_reg_176[27]_i_14__7_2 (\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_4 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_33
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__0 ,
    \trunc_ln14_reg_176[27]_i_14__0_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__0_1 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__0 ;
  input \trunc_ln14_reg_176[27]_i_14__0_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__0_1 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__0 ;
  wire \trunc_ln14_reg_176[27]_i_14__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__0_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[23]_i_4 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[23]_i_4_0 ),
        .\trunc_ln14_reg_176[27]_i_14__0_0 (\trunc_ln14_reg_176[27]_i_14__0 ),
        .\trunc_ln14_reg_176[27]_i_14__0_1 (\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .\trunc_ln14_reg_176[27]_i_14__0_2 (\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_4 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_39
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__2 ,
    \trunc_ln14_reg_176[27]_i_14__2_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__2_1 ,
    \trunc_ln14_reg_176[23]_i_4__1 ,
    \trunc_ln14_reg_176[23]_i_4__1_0 ,
    \trunc_ln14_reg_176[30]_i_4__1 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__2 ;
  input \trunc_ln14_reg_176[27]_i_14__2_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__2_1 ;
  input \trunc_ln14_reg_176[23]_i_4__1 ;
  input \trunc_ln14_reg_176[23]_i_4__1_0 ;
  input \trunc_ln14_reg_176[30]_i_4__1 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__1 ;
  wire \trunc_ln14_reg_176[23]_i_4__1_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__2 ;
  wire \trunc_ln14_reg_176[27]_i_14__2_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__2_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__1 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__1 (\trunc_ln14_reg_176[23]_i_4__1 ),
        .\trunc_ln14_reg_176[23]_i_4__1_0 (\trunc_ln14_reg_176[23]_i_4__1_0 ),
        .\trunc_ln14_reg_176[27]_i_14__2_0 (\trunc_ln14_reg_176[27]_i_14__2 ),
        .\trunc_ln14_reg_176[27]_i_14__2_1 (\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .\trunc_ln14_reg_176[27]_i_14__2_2 (\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .\trunc_ln14_reg_176[30]_i_4__1 (\trunc_ln14_reg_176[30]_i_4__1 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_45
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__1 ,
    \trunc_ln14_reg_176[27]_i_14__1_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__1_1 ,
    \trunc_ln14_reg_176[23]_i_4__0 ,
    \trunc_ln14_reg_176[23]_i_4__0_0 ,
    \trunc_ln14_reg_176[30]_i_4__0 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__1 ;
  input \trunc_ln14_reg_176[27]_i_14__1_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__1_1 ;
  input \trunc_ln14_reg_176[23]_i_4__0 ;
  input \trunc_ln14_reg_176[23]_i_4__0_0 ;
  input \trunc_ln14_reg_176[30]_i_4__0 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__1 ;
  wire \trunc_ln14_reg_176[27]_i_14__1_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__1_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__0 (\trunc_ln14_reg_176[23]_i_4__0 ),
        .\trunc_ln14_reg_176[23]_i_4__0_0 (\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .\trunc_ln14_reg_176[27]_i_14__1_0 (\trunc_ln14_reg_176[27]_i_14__1 ),
        .\trunc_ln14_reg_176[27]_i_14__1_1 (\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .\trunc_ln14_reg_176[27]_i_14__1_2 (\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .\trunc_ln14_reg_176[30]_i_4__0 (\trunc_ln14_reg_176[30]_i_4__0 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_52
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14 ,
    \trunc_ln14_reg_176[27]_i_14_0 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14_1 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14 ;
  input \trunc_ln14_reg_176[27]_i_14_0 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14_1 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14 ;
  wire \trunc_ln14_reg_176[27]_i_14_0 ;
  wire \trunc_ln14_reg_176[27]_i_14_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_32_ap_start_reg(grp_random_int_gen_fu_32_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4 (\trunc_ln14_reg_176[23]_i_4 ),
        .\trunc_ln14_reg_176[23]_i_4_0 (\trunc_ln14_reg_176[23]_i_4_0 ),
        .\trunc_ln14_reg_176[27]_i_14_0 (\trunc_ln14_reg_176[27]_i_14 ),
        .\trunc_ln14_reg_176[27]_i_14_1 (\trunc_ln14_reg_176[27]_i_14_0 ),
        .\trunc_ln14_reg_176[27]_i_14_2 (\trunc_ln14_reg_176[27]_i_14_1 ),
        .\trunc_ln14_reg_176[30]_i_4 (\trunc_ln14_reg_176[30]_i_4 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_7
   (P,
    ap_NS_fsm1,
    p,
    S,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    D,
    O,
    ap_clk,
    p_27,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__5 ,
    \trunc_ln14_reg_176[27]_i_14__5_0 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__5_1 ,
    \trunc_ln14_reg_176[23]_i_4__3 ,
    \trunc_ln14_reg_176[23]_i_4__3_0 ,
    \trunc_ln14_reg_176[30]_i_4__3 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p;
  output [2:0]S;
  output p_0;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_27;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__5 ;
  input \trunc_ln14_reg_176[27]_i_14__5_0 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__5_1 ;
  input \trunc_ln14_reg_176[23]_i_4__3 ;
  input \trunc_ln14_reg_176[23]_i_4__3_0 ;
  input \trunc_ln14_reg_176[30]_i_4__3 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire p;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire [16:0]p_27;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__3 ;
  wire \trunc_ln14_reg_176[23]_i_4__3_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__5 ;
  wire \trunc_ln14_reg_176[27]_i_14__5_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__5_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__3 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire [6:0]zext_ln13_1_fu_95_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11 send_frame_mul_mucud_DSP48_0_U
       (.D(D),
        .O(O),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_18(p_17),
        .p_19(p_18),
        .p_2(p_1),
        .p_20(p_19),
        .p_21(p_20),
        .p_22(p_21),
        .p_23(p_22),
        .p_24(p_23),
        .p_25(p_24),
        .p_26(p_25),
        .p_27(p_26),
        .p_28(p_27),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .\tmp_1_reg_181_reg[0] (\tmp_1_reg_181_reg[0] ),
        .\tmp_1_reg_181_reg[0]_0 (\tmp_1_reg_181_reg[0]_0 ),
        .\trunc_ln14_reg_176[23]_i_4__3 (\trunc_ln14_reg_176[23]_i_4__3 ),
        .\trunc_ln14_reg_176[23]_i_4__3_0 (\trunc_ln14_reg_176[23]_i_4__3_0 ),
        .\trunc_ln14_reg_176[27]_i_14__5_0 (\trunc_ln14_reg_176[27]_i_14__5 ),
        .\trunc_ln14_reg_176[27]_i_14__5_1 (\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .\trunc_ln14_reg_176[27]_i_14__5_2 (\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .\trunc_ln14_reg_176[30]_i_4__3 (\trunc_ln14_reg_176[30]_i_4__3 ),
        .\trunc_ln14_reg_176_reg[11] (\trunc_ln14_reg_176_reg[11] ),
        .\trunc_ln14_reg_176_reg[15] (\trunc_ln14_reg_176_reg[15] ),
        .\trunc_ln14_reg_176_reg[19] (\trunc_ln14_reg_176_reg[19] ),
        .\trunc_ln14_reg_176_reg[23] (\trunc_ln14_reg_176_reg[23] ),
        .\trunc_ln14_reg_176_reg[27] (\trunc_ln14_reg_176_reg[27] ),
        .\trunc_ln14_reg_176_reg[3] (\trunc_ln14_reg_176_reg[3] ),
        .\trunc_ln14_reg_176_reg[7] (\trunc_ln14_reg_176_reg[7] ),
        .zext_ln13_1_fu_95_p1(zext_ln13_1_fu_95_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__4_0 ,
    \trunc_ln14_reg_176[27]_i_14__4_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__4_2 ,
    \trunc_ln14_reg_176[23]_i_4__2 ,
    \trunc_ln14_reg_176[23]_i_4__2_0 ,
    \trunc_ln14_reg_176[30]_i_4__2 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__4_0 ;
  input \trunc_ln14_reg_176[27]_i_14__4_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__4_2 ;
  input \trunc_ln14_reg_176[23]_i_4__2 ;
  input \trunc_ln14_reg_176[23]_i_4__2_0 ;
  input \trunc_ln14_reg_176[30]_i_4__2 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__2 ;
  wire \trunc_ln14_reg_176[23]_i_4__2_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__4_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__4_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__2 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__4_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__4_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__4_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__4_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__4_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__4_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__4_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__4
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__4
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__4
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__4
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__4_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__4 
       (.I0(\trunc_ln14_reg_176[23]_i_4__2 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__2_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__2_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__4_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__4 
       (.I0(\trunc_ln14_reg_176[30]_i_32__4_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__4 
       (.I0(\trunc_ln14_reg_176[30]_i_31__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__4_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__4 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__4 
       (.I0(\trunc_ln14_reg_176[30]_i_22__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__4_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__4_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__4 
       (.I0(\trunc_ln14_reg_176[30]_i_17__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__4_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__4 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__4 
       (.I0(\trunc_ln14_reg_176[27]_i_18__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__4_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__4_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__4 
       (.I0(\trunc_ln14_reg_176[30]_i_25__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__4_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__4 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__4_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__4_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__4 
       (.I0(\trunc_ln14_reg_176[30]_i_20__4_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__4_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__4 
       (.I0(\trunc_ln14_reg_176[30]_i_24__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__4_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__4 
       (.I0(\trunc_ln14_reg_176[30]_i_28__4_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__4 
       (.I0(\trunc_ln14_reg_176[30]_i_30__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__4_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__4 
       (.I0(\trunc_ln14_reg_176[30]_i_18__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__4_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__4_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__4 
       (.I0(\trunc_ln14_reg_176[23]_i_4__2 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__2 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__4 
       (.I0(\trunc_ln14_reg_176[30]_i_23__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__4_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__4 
       (.I0(\trunc_ln14_reg_176[30]_i_26__4_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__2 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__4_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__4 
       (.I0(\trunc_ln14_reg_176[30]_i_33__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__4_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__4_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__4 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__4 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__4 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__4 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__4 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__4 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__4 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__4 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__4 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__4 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__4_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__4 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__4 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__5 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__5_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__4 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__4 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__4 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__4 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__4_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__4 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__4_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__4_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__4 
       (.I0(\trunc_ln14_reg_176[30]_i_17__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__4_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__4 
       (.I0(\trunc_ln14_reg_176[30]_i_21__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__4_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__4_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__4 
       (.I0(\trunc_ln14_reg_176[30]_i_25__4_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__4_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__4_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__4 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__5_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__5 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__4_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__4_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__4_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__4_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__4 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__4_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__4_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__4_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__4_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_11
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__5_0 ,
    \trunc_ln14_reg_176[27]_i_14__5_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__5_2 ,
    \trunc_ln14_reg_176[23]_i_4__3 ,
    \trunc_ln14_reg_176[23]_i_4__3_0 ,
    \trunc_ln14_reg_176[30]_i_4__3 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__5_0 ;
  input \trunc_ln14_reg_176[27]_i_14__5_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__5_2 ;
  input \trunc_ln14_reg_176[23]_i_4__3 ;
  input \trunc_ln14_reg_176[23]_i_4__3_0 ;
  input \trunc_ln14_reg_176[30]_i_4__3 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__3 ;
  wire \trunc_ln14_reg_176[23]_i_4__3_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__5_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__5_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__5_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__5_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__3 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__5_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__5_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__5_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__5_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__5_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__5_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__5_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__5
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__5
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__5
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__5
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__5_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__5 
       (.I0(\trunc_ln14_reg_176[23]_i_4__3 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__3_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__3_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__5_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__5 
       (.I0(\trunc_ln14_reg_176[30]_i_32__5_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__5 
       (.I0(\trunc_ln14_reg_176[30]_i_31__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__5_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__5 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__5 
       (.I0(\trunc_ln14_reg_176[30]_i_22__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__5_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__5_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__5 
       (.I0(\trunc_ln14_reg_176[30]_i_17__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__5_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__5 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__5 
       (.I0(\trunc_ln14_reg_176[27]_i_18__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__5_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__5_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__5 
       (.I0(\trunc_ln14_reg_176[30]_i_25__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__5_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__5 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__5_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__5_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__5 
       (.I0(\trunc_ln14_reg_176[30]_i_20__5_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__5_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__5 
       (.I0(\trunc_ln14_reg_176[30]_i_24__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__5_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__5 
       (.I0(\trunc_ln14_reg_176[30]_i_28__5_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__5 
       (.I0(\trunc_ln14_reg_176[30]_i_30__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__5_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__5 
       (.I0(\trunc_ln14_reg_176[30]_i_18__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__5_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__5_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__5 
       (.I0(\trunc_ln14_reg_176[23]_i_4__3 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__3 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__5 
       (.I0(\trunc_ln14_reg_176[30]_i_23__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__5_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__5 
       (.I0(\trunc_ln14_reg_176[30]_i_26__5_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__3 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__5_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__5 
       (.I0(\trunc_ln14_reg_176[30]_i_33__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__5_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__5_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__5 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__5 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__5 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__5 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__5 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__5 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__5 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__5 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__5 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__5 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__5_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__5 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__5 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__6 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__6_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__5 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__5 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__5 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__5 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__5_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__5 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__5_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__5_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__5 
       (.I0(\trunc_ln14_reg_176[30]_i_17__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__5_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__5 
       (.I0(\trunc_ln14_reg_176[30]_i_21__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__5_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__5_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__5 
       (.I0(\trunc_ln14_reg_176[30]_i_25__5_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__5_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__5_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__5_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__5 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__6_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__6 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__5_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__5_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__5_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__5_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__5 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__5_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__5_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__5_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__5_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_17
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__3_0 ,
    \trunc_ln14_reg_176[27]_i_14__3_1 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__3_2 ,
    \trunc_ln14_reg_176[23]_i_4__0 ,
    \trunc_ln14_reg_176[23]_i_4__0_0 ,
    \trunc_ln14_reg_176[30]_i_4__0 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__3_0 ;
  input \trunc_ln14_reg_176[27]_i_14__3_1 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__3_2 ;
  input \trunc_ln14_reg_176[23]_i_4__0 ;
  input \trunc_ln14_reg_176[23]_i_4__0_0 ;
  input \trunc_ln14_reg_176[30]_i_4__0 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__3_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__3_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__3_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__4_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__3_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__3_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__3_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__3_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__3_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__3_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__3_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__3
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__3
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__3
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__3
       (.I0(grp_random_int_gen_fu_32_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__3_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__3 
       (.I0(\trunc_ln14_reg_176[23]_i_4__0 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__3_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__3 
       (.I0(\trunc_ln14_reg_176[30]_i_32__3_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__3 
       (.I0(\trunc_ln14_reg_176[30]_i_31__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__3_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__3 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__3 
       (.I0(\trunc_ln14_reg_176[30]_i_22__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__3_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__3_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__3 
       (.I0(\trunc_ln14_reg_176[30]_i_17__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__3_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__3 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__3 
       (.I0(\trunc_ln14_reg_176[27]_i_18__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__3_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__3_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__3 
       (.I0(\trunc_ln14_reg_176[30]_i_25__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__3_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__3 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__3_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__3_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__3 
       (.I0(\trunc_ln14_reg_176[30]_i_20__3_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__3_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__3 
       (.I0(\trunc_ln14_reg_176[30]_i_24__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__3_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__3 
       (.I0(\trunc_ln14_reg_176[30]_i_28__3_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__3 
       (.I0(\trunc_ln14_reg_176[30]_i_30__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__3_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__3 
       (.I0(\trunc_ln14_reg_176[30]_i_18__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__3_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__3_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__3 
       (.I0(\trunc_ln14_reg_176[23]_i_4__0 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__3 
       (.I0(\trunc_ln14_reg_176[30]_i_23__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__3_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__3 
       (.I0(\trunc_ln14_reg_176[30]_i_26__3_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__3_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__3 
       (.I0(\trunc_ln14_reg_176[30]_i_33__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__3_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__3_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__3 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__3 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__3 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__3 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__3 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__3 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__3 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__3 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__3 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__3 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__3_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__3 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__3 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__4 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__4_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__3 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__3 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__3 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__3 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__3_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__3 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__3_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__3_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__3 
       (.I0(\trunc_ln14_reg_176[30]_i_17__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__3_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__3 
       (.I0(\trunc_ln14_reg_176[30]_i_21__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__3_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__3_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__3 
       (.I0(\trunc_ln14_reg_176[30]_i_25__3_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__3_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__3_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__3 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__4_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__4 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__3_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__3_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__3_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__3_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__3 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__3_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__3_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__3_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__3_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_24
   (P,
    ap_NS_fsm1,
    p_0,
    p_1,
    p_2,
    D,
    O,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    p_28,
    ap_clk,
    Q,
    p_29,
    grp_random_int_gen_fu_295_ap_start_reg,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__7_0 ,
    \trunc_ln14_reg_176[27]_i_14__7_1 ,
    \trunc_ln14_reg_176[27]_i_14__7_2 ,
    \tmp_1_reg_181_reg[0] ,
    S,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output p_1;
  output p_2;
  output [30:0]D;
  output [0:0]O;
  output [2:0]p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output p_28;
  input ap_clk;
  input [16:0]Q;
  input [0:0]p_29;
  input grp_random_int_gen_fu_295_ap_start_reg;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__7_0 ;
  input \trunc_ln14_reg_176[27]_i_14__7_1 ;
  input \trunc_ln14_reg_176[27]_i_14__7_2 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]S;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_295_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire p_28;
  wire [0:0]p_29;
  wire [2:0]p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__7_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__7_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__7_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__7_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__7_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__7_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__7_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__7_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__7_n_4 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__7_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__7_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__7_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__7_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__7_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__7_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__7
       (.I0(P[4]),
        .O(p_3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__7
       (.I0(P[3]),
        .O(p_3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__7
       (.I0(P[2]),
        .O(p_3[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__7
       (.I0(p_29),
        .I1(grp_random_int_gen_fu_295_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \trunc_ln14_reg_176[19]_i_6__7 
       (.I0(\trunc_ln14_reg_176[30]_i_18__7_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_17__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[2]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \trunc_ln14_reg_176[23]_i_6__7 
       (.I0(high_2_reg_166[15]),
        .I1(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[2]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(p_28));
  LUT6 #(
    .INIT(64'h0000000044F40000)) 
    \trunc_ln14_reg_176[23]_i_7__7 
       (.I0(p_1),
        .I1(high_2_reg_166[15]),
        .I2(high_2_reg_166[14]),
        .I3(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I4(\trunc_ln14_reg_176[23]_i_4 ),
        .I5(\trunc_ln14_reg_176[23]_i_4_0 ),
        .O(p_6));
  LUT6 #(
    .INIT(64'h0000000002F20000)) 
    \trunc_ln14_reg_176[23]_i_8__7 
       (.I0(high_2_reg_166[15]),
        .I1(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(\trunc_ln14_reg_176[30]_i_28__7_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(\trunc_ln14_reg_176[23]_i_4_0 ),
        .O(p_20));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \trunc_ln14_reg_176[27]_i_10__7 
       (.I0(\trunc_ln14_reg_176[30]_i_27__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_33__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_32__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__7_n_1 ),
        .O(p_15));
  LUT6 #(
    .INIT(64'h00550C00FF550C00)) 
    \trunc_ln14_reg_176[27]_i_11__7 
       (.I0(\trunc_ln14_reg_176[30]_i_28__7_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(\trunc_ln14_reg_176[30]_i_25__7_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD0DD)) 
    \trunc_ln14_reg_176[27]_i_12__7 
       (.I0(P[0]),
        .I1(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I2(p_1),
        .I3(high_2_reg_166[1]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_2));
  LUT6 #(
    .INIT(64'hCFA0C0A0CFAFC0AF)) 
    \trunc_ln14_reg_176[27]_i_13__7 
       (.I0(\trunc_ln14_reg_176[30]_i_23__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_24__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_20__7_n_1 ),
        .O(p_23));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \trunc_ln14_reg_176[27]_i_14__7 
       (.I0(\trunc_ln14_reg_176[30]_i_17__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_18__7_n_1 ),
        .O(p_7));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \trunc_ln14_reg_176[27]_i_15__7 
       (.I0(P[0]),
        .I1(p_1),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .O(p_0));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \trunc_ln14_reg_176[27]_i_16__7 
       (.I0(\trunc_ln14_reg_176[30]_i_32__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_33__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_27__7_n_1 ),
        .O(p_14));
  LUT6 #(
    .INIT(64'h335533550F000FFF)) 
    \trunc_ln14_reg_176[27]_i_17__7 
       (.I0(\trunc_ln14_reg_176[30]_i_25__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__7_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_28__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[27]_i_18__7_n_1 ),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_17));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \trunc_ln14_reg_176[27]_i_18__7 
       (.I0(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I1(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(P[1]),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__7_n_1 ));
  LUT6 #(
    .INIT(64'hFF0FCC55000FCC55)) 
    \trunc_ln14_reg_176[27]_i_6__7 
       (.I0(\trunc_ln14_reg_176[30]_i_19__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_24__7_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_23__7_n_1 ),
        .O(p_24));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \trunc_ln14_reg_176[27]_i_7__7 
       (.I0(\trunc_ln14_reg_176[30]_i_18__7_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_17__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[2]),
        .I5(zext_ln13_1_fu_95_p1[3]),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \trunc_ln14_reg_176[27]_i_8__7 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_22__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(\trunc_ln14_reg_176[30]_i_21__7_n_1 ),
        .O(p_26));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFEFEAEFE)) 
    \trunc_ln14_reg_176[27]_i_9__7 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_31__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(P[0]),
        .I4(p_1),
        .O(p_13));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \trunc_ln14_reg_176[30]_i_10__7 
       (.I0(\trunc_ln14_reg_176[30]_i_30__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_32__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__7_n_1 ),
        .O(p_12));
  LUT6 #(
    .INIT(64'h44F4000000000000)) 
    \trunc_ln14_reg_176[30]_i_11__7 
       (.I0(p_1),
        .I1(high_2_reg_166[15]),
        .I2(high_2_reg_166[14]),
        .I3(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I4(\trunc_ln14_reg_176[30]_i_4 ),
        .I5(\trunc_ln14_reg_176[23]_i_4 ),
        .O(p_8));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFBCBF8C8)) 
    \trunc_ln14_reg_176[30]_i_12__7 
       (.I0(\trunc_ln14_reg_176[30]_i_22__7_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_21__7_n_1 ),
        .I4(\trunc_ln14_reg_176[30]_i_23__7_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'hCC0F5500CC0F55FF)) 
    \trunc_ln14_reg_176[30]_i_13__7 
       (.I0(\trunc_ln14_reg_176[30]_i_20__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_24__7_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_19__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_17__7_n_1 ),
        .O(p_22));
  LUT6 #(
    .INIT(64'h0000008088880080)) 
    \trunc_ln14_reg_176[30]_i_14__7 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__7_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFEFECEFEF2F2C2F2)) 
    \trunc_ln14_reg_176[30]_i_15__7 
       (.I0(\trunc_ln14_reg_176[30]_i_32__7_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(P[0]),
        .I4(p_1),
        .I5(\trunc_ln14_reg_176[30]_i_31__7_n_1 ),
        .O(p_11));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \trunc_ln14_reg_176[30]_i_16__7 
       (.I0(\trunc_ln14_reg_176[30]_i_27__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_33__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_26__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__7_n_1 ),
        .O(p_16));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \trunc_ln14_reg_176[30]_i_17__7 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_17__7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000C0000000A)) 
    \trunc_ln14_reg_176[30]_i_18__7 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_18__7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000B00000008)) 
    \trunc_ln14_reg_176[30]_i_19__7 
       (.I0(high_2_reg_166[11]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[10]),
        .O(\trunc_ln14_reg_176[30]_i_19__7_n_1 ));
  LUT6 #(
    .INIT(64'h0000000B00000008)) 
    \trunc_ln14_reg_176[30]_i_20__7 
       (.I0(high_2_reg_166[9]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[8]),
        .O(\trunc_ln14_reg_176[30]_i_20__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_21__7 
       (.I0(high_2_reg_166[1]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(P[0]),
        .O(\trunc_ln14_reg_176[30]_i_21__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_22__7 
       (.I0(high_2_reg_166[3]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[2]),
        .O(\trunc_ln14_reg_176[30]_i_22__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_23__7 
       (.I0(high_2_reg_166[5]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[4]),
        .O(\trunc_ln14_reg_176[30]_i_23__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_24__7 
       (.I0(high_2_reg_166[7]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[6]),
        .O(\trunc_ln14_reg_176[30]_i_24__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_25__7 
       (.I0(high_2_reg_166[12]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[11]),
        .O(\trunc_ln14_reg_176[30]_i_25__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_26__7 
       (.I0(high_2_reg_166[10]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[9]),
        .O(\trunc_ln14_reg_176[30]_i_26__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_27__7 
       (.I0(high_2_reg_166[8]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[7]),
        .O(\trunc_ln14_reg_176[30]_i_27__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_28__7 
       (.I0(high_2_reg_166[14]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[13]),
        .O(\trunc_ln14_reg_176[30]_i_28__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \trunc_ln14_reg_176[30]_i_29 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I3(zext_ln13_1_fu_95_p1[5]),
        .I4(zext_ln13_1_fu_95_p1[6]),
        .I5(zext_ln13_1_fu_95_p1[4]),
        .O(\trunc_ln14_reg_176[30]_i_29_n_1 ));
  LUT4 #(
    .INIT(16'hE020)) 
    \trunc_ln14_reg_176[30]_i_2__7 
       (.I0(p_4),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(p_5),
        .O(x_fu_99_p2));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \trunc_ln14_reg_176[30]_i_30__7 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I4(P[0]),
        .O(\trunc_ln14_reg_176[30]_i_30__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_31__7 
       (.I0(high_2_reg_166[2]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[1]),
        .O(\trunc_ln14_reg_176[30]_i_31__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_32__7 
       (.I0(high_2_reg_166[4]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[3]),
        .O(\trunc_ln14_reg_176[30]_i_32__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln14_reg_176[30]_i_33__7 
       (.I0(high_2_reg_166[6]),
        .I1(P[1]),
        .I2(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__7_0 ),
        .I5(high_2_reg_166[5]),
        .O(\trunc_ln14_reg_176[30]_i_33__7_n_1 ));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    \trunc_ln14_reg_176[30]_i_6__7 
       (.I0(\trunc_ln14_reg_176[30]_i_17__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__7_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_19__7_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(\trunc_ln14_reg_176[30]_i_20__7_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'h50305F30503F5F3F)) 
    \trunc_ln14_reg_176[30]_i_7__7 
       (.I0(\trunc_ln14_reg_176[30]_i_21__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_23__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__7_n_1 ),
        .O(p_5));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \trunc_ln14_reg_176[30]_i_8__7 
       (.I0(\trunc_ln14_reg_176[30]_i_25__7_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__7_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(\trunc_ln14_reg_176[30]_i_27__7_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_28__7_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__7 
       (.I0(high_2_reg_166[15]),
        .I1(\trunc_ln14_reg_176[30]_i_29_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \trunc_ln14_reg_176[3]_i_7__7 
       (.I0(\trunc_ln14_reg_176[27]_i_14__7_2 ),
        .I1(\trunc_ln14_reg_176[27]_i_14__7_1 ),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[6]),
        .I4(zext_ln13_1_fu_95_p1[4]),
        .I5(P[1]),
        .O(p_1));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__7_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__7_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__7 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(S));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__7 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__7_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__7_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__7_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_37
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__0_0 ,
    \trunc_ln14_reg_176[27]_i_14__0_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__0_2 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__0_0 ;
  input \trunc_ln14_reg_176[27]_i_14__0_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__0_2 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__0_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__0_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__0_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__0_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__0_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__0_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__0_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__0_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__0_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__0
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__0
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__0
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__0
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__0_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__0 
       (.I0(\trunc_ln14_reg_176[23]_i_4 ),
        .I1(\trunc_ln14_reg_176[23]_i_4_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__0_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__0 
       (.I0(\trunc_ln14_reg_176[30]_i_32__0_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__0 
       (.I0(\trunc_ln14_reg_176[30]_i_31__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__0_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__0 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__0 
       (.I0(\trunc_ln14_reg_176[30]_i_22__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__0_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__0_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__0 
       (.I0(\trunc_ln14_reg_176[30]_i_17__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__0_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__0 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__0 
       (.I0(\trunc_ln14_reg_176[27]_i_18__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__0_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__0_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__0 
       (.I0(\trunc_ln14_reg_176[30]_i_25__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__0_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__0 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__0_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__0_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__0 
       (.I0(\trunc_ln14_reg_176[30]_i_20__0_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__0_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__0 
       (.I0(\trunc_ln14_reg_176[30]_i_24__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__0_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__0 
       (.I0(\trunc_ln14_reg_176[30]_i_28__0_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__0 
       (.I0(\trunc_ln14_reg_176[30]_i_30__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__0_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__0 
       (.I0(\trunc_ln14_reg_176[30]_i_18__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__0_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__0_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__0 
       (.I0(\trunc_ln14_reg_176[23]_i_4 ),
        .I1(\trunc_ln14_reg_176[30]_i_4 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__0 
       (.I0(\trunc_ln14_reg_176[30]_i_23__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__0_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__0 
       (.I0(\trunc_ln14_reg_176[30]_i_26__0_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__0_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__0 
       (.I0(\trunc_ln14_reg_176[30]_i_33__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__0_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__0_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__0 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__0 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__0 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__0 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__0 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__0 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__0 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__0 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__0 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__0 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__0_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__0 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__0 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__1 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__1_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__0 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__0 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__0 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__0 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__0 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__0_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__0_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__0 
       (.I0(\trunc_ln14_reg_176[30]_i_17__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__0_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__0 
       (.I0(\trunc_ln14_reg_176[30]_i_21__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__0_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__0_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__0 
       (.I0(\trunc_ln14_reg_176[30]_i_25__0_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__0_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__0_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__0 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__1_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__1 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__0_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__0_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__0_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__0_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__0 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__0_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__0_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__0_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__0_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_43
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__2_0 ,
    \trunc_ln14_reg_176[27]_i_14__2_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__2_2 ,
    \trunc_ln14_reg_176[23]_i_4__1 ,
    \trunc_ln14_reg_176[23]_i_4__1_0 ,
    \trunc_ln14_reg_176[30]_i_4__1 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__2_0 ;
  input \trunc_ln14_reg_176[27]_i_14__2_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__2_2 ;
  input \trunc_ln14_reg_176[23]_i_4__1 ;
  input \trunc_ln14_reg_176[23]_i_4__1_0 ;
  input \trunc_ln14_reg_176[30]_i_4__1 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__1 ;
  wire \trunc_ln14_reg_176[23]_i_4__1_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__2_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__2_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__2_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__3_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__1 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__2_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__2_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__2_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__2_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__2_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__2_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__2
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__2
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__2
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__2
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__2_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__2 
       (.I0(\trunc_ln14_reg_176[23]_i_4__1 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__1_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__1_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__2_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__2 
       (.I0(\trunc_ln14_reg_176[30]_i_32__2_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__2 
       (.I0(\trunc_ln14_reg_176[30]_i_31__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__2_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__2 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__2 
       (.I0(\trunc_ln14_reg_176[30]_i_22__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__2_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__2_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__2 
       (.I0(\trunc_ln14_reg_176[30]_i_17__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__2_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__2 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__2 
       (.I0(\trunc_ln14_reg_176[27]_i_18__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__2_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__2_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__2 
       (.I0(\trunc_ln14_reg_176[30]_i_25__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__2_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__2 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__2_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__2_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__2 
       (.I0(\trunc_ln14_reg_176[30]_i_20__2_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__2_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__2 
       (.I0(\trunc_ln14_reg_176[30]_i_24__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__2_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__2 
       (.I0(\trunc_ln14_reg_176[30]_i_28__2_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__2 
       (.I0(\trunc_ln14_reg_176[30]_i_30__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__2_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__2 
       (.I0(\trunc_ln14_reg_176[30]_i_18__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__2_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__2_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__2 
       (.I0(\trunc_ln14_reg_176[23]_i_4__1 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__1 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__2 
       (.I0(\trunc_ln14_reg_176[30]_i_23__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__2_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__2 
       (.I0(\trunc_ln14_reg_176[30]_i_26__2_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__1 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__2_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__2 
       (.I0(\trunc_ln14_reg_176[30]_i_33__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__2_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__2_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__2 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__2 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__2 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__2 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__2 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__2 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__2 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__2 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__2 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__2 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__2_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__2 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__2 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__3 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__3_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__2 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__2 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__2 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__2 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__2_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__2 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__2_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__2_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__2 
       (.I0(\trunc_ln14_reg_176[30]_i_17__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__2_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__2 
       (.I0(\trunc_ln14_reg_176[30]_i_21__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__2_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__2_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__2 
       (.I0(\trunc_ln14_reg_176[30]_i_25__2_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__2_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__2_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__2 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__3_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__3 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__2_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__2_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__2_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__2_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__2 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__2_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__2_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__2_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__2_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_49
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__1_0 ,
    \trunc_ln14_reg_176[27]_i_14__1_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__1_2 ,
    \trunc_ln14_reg_176[23]_i_4__0 ,
    \trunc_ln14_reg_176[23]_i_4__0_0 ,
    \trunc_ln14_reg_176[30]_i_4__0 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__1_0 ;
  input \trunc_ln14_reg_176[27]_i_14__1_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__1_2 ;
  input \trunc_ln14_reg_176[23]_i_4__0 ;
  input \trunc_ln14_reg_176[23]_i_4__0_0 ;
  input \trunc_ln14_reg_176[30]_i_4__0 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0 ;
  wire \trunc_ln14_reg_176[23]_i_4__0_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__1_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__1_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__1_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__2_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__1_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__0 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__1_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__1_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__1_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__1_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__1_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__1
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__1
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__1
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__1
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__1_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__1 
       (.I0(\trunc_ln14_reg_176[23]_i_4__0 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__0_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__1_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__1 
       (.I0(\trunc_ln14_reg_176[30]_i_32__1_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__1 
       (.I0(\trunc_ln14_reg_176[30]_i_31__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__1_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__1 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__1 
       (.I0(\trunc_ln14_reg_176[30]_i_22__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__1_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__1_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__1 
       (.I0(\trunc_ln14_reg_176[30]_i_17__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__1_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__1 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__1 
       (.I0(\trunc_ln14_reg_176[27]_i_18__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__1_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__1_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__1 
       (.I0(\trunc_ln14_reg_176[30]_i_25__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__1_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__1 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__1_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__1_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__1 
       (.I0(\trunc_ln14_reg_176[30]_i_20__1_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__1_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__1 
       (.I0(\trunc_ln14_reg_176[30]_i_24__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__1_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__1 
       (.I0(\trunc_ln14_reg_176[30]_i_28__1_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__1 
       (.I0(\trunc_ln14_reg_176[30]_i_30__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__1_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__1 
       (.I0(\trunc_ln14_reg_176[30]_i_18__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__1_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__1_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__1 
       (.I0(\trunc_ln14_reg_176[23]_i_4__0 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__1 
       (.I0(\trunc_ln14_reg_176[30]_i_23__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__1_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__1 
       (.I0(\trunc_ln14_reg_176[30]_i_26__1_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__1_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__1 
       (.I0(\trunc_ln14_reg_176[30]_i_33__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__1_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__1_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__1 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__1 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__1 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__1 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__1 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__1 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__1 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__1 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__1 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__1 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__1_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__1 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__1 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__2 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__2_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__1 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__1 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__1 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__1 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__1_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__1 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__1_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__1_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__1 
       (.I0(\trunc_ln14_reg_176[30]_i_17__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__1_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__1 
       (.I0(\trunc_ln14_reg_176[30]_i_21__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__1_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__1_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__1 
       (.I0(\trunc_ln14_reg_176[30]_i_25__1_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__1_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__1_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__1_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__1 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__2_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__2 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__1_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__1_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__1_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__1_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__1 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__1_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__1_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__1_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_5
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14__6_0 ,
    \trunc_ln14_reg_176[27]_i_14__6_1 ,
    grp_random_int_gen_fu_37_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14__6_2 ,
    \trunc_ln14_reg_176[23]_i_4__4 ,
    \trunc_ln14_reg_176[23]_i_4__4_0 ,
    \trunc_ln14_reg_176[30]_i_4__4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14__6_0 ;
  input \trunc_ln14_reg_176[27]_i_14__6_1 ;
  input grp_random_int_gen_fu_37_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14__6_2 ;
  input \trunc_ln14_reg_176[23]_i_4__4 ;
  input \trunc_ln14_reg_176[23]_i_4__4_0 ;
  input \trunc_ln14_reg_176[30]_i_4__4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4__4 ;
  wire \trunc_ln14_reg_176[23]_i_4__4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__6_0 ;
  wire \trunc_ln14_reg_176[27]_i_14__6_1 ;
  wire \trunc_ln14_reg_176[27]_i_14__6_2 ;
  wire \trunc_ln14_reg_176[27]_i_18__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__7_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33__6_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4__4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1__6_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1__6_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__6_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__6_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__6_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1__6_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1__6_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1__6
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2__6
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3__6
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1__6
       (.I0(grp_random_int_gen_fu_37_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__6_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7__6 
       (.I0(\trunc_ln14_reg_176[23]_i_4__4 ),
        .I1(\trunc_ln14_reg_176[23]_i_4__4_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4__4_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__6_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10__6 
       (.I0(\trunc_ln14_reg_176[30]_i_32__6_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11__6 
       (.I0(\trunc_ln14_reg_176[30]_i_31__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25__6_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12__6 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13__6 
       (.I0(\trunc_ln14_reg_176[30]_i_22__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21__6_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__6_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14__6 
       (.I0(\trunc_ln14_reg_176[30]_i_17__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18__6_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15__6 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16__6 
       (.I0(\trunc_ln14_reg_176[27]_i_18__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32__6_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30__6_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17__6 
       (.I0(\trunc_ln14_reg_176[30]_i_25__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26__6_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18__6 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18__6_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22__6_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7__6 
       (.I0(\trunc_ln14_reg_176[30]_i_20__6_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19__6_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8__6 
       (.I0(\trunc_ln14_reg_176[30]_i_24__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17__6_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9__6 
       (.I0(\trunc_ln14_reg_176[30]_i_28__6_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10__6 
       (.I0(\trunc_ln14_reg_176[30]_i_30__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33__6_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11__6 
       (.I0(\trunc_ln14_reg_176[30]_i_18__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19__6_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20__6_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12__6 
       (.I0(\trunc_ln14_reg_176[23]_i_4__4 ),
        .I1(\trunc_ln14_reg_176[30]_i_4__4 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13__6 
       (.I0(\trunc_ln14_reg_176[30]_i_23__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24__6_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14__6 
       (.I0(\trunc_ln14_reg_176[30]_i_26__6_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4__4 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32__6_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16__6 
       (.I0(\trunc_ln14_reg_176[30]_i_33__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30__6_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31__6_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17__6 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18__6 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19__6 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20__6 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21__6 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22__6 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23__6 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24__6 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25__6 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26__6 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26__6_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27__6 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28__6 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28__6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__7 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__7_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2__6 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30__6 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31__6 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32__6 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32__6_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33__6 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14__6_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33__6_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6__6 
       (.I0(\trunc_ln14_reg_176[30]_i_17__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20__6_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7__6 
       (.I0(\trunc_ln14_reg_176[30]_i_21__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22__6_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23__6_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8__6 
       (.I0(\trunc_ln14_reg_176[30]_i_25__6_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26__6_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27__6_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28__6_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9__6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__7_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__7 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14__6_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14__6_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1__6_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1__6_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1__6 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1__6_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1__6_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1__6_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1__6_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

(* ORIG_REF_NAME = "send_frame_mul_mucud_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_mul_mucud_DSP48_0_56
   (P,
    ap_NS_fsm1,
    p_0,
    S,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    p_23,
    p_24,
    p_25,
    p_26,
    p_27,
    D,
    O,
    ap_clk,
    p_28,
    zext_ln13_1_fu_95_p1,
    \trunc_ln14_reg_176[27]_i_14_0 ,
    \trunc_ln14_reg_176[27]_i_14_1 ,
    grp_random_int_gen_fu_32_ap_start_reg,
    Q,
    \trunc_ln14_reg_176[27]_i_14_2 ,
    \trunc_ln14_reg_176[23]_i_4 ,
    \trunc_ln14_reg_176[23]_i_4_0 ,
    \trunc_ln14_reg_176[30]_i_4 ,
    \tmp_1_reg_181_reg[0] ,
    \trunc_ln14_reg_176_reg[3] ,
    \trunc_ln14_reg_176_reg[7] ,
    \trunc_ln14_reg_176_reg[11] ,
    \trunc_ln14_reg_176_reg[15] ,
    \trunc_ln14_reg_176_reg[19] ,
    \trunc_ln14_reg_176_reg[23] ,
    \trunc_ln14_reg_176_reg[27] ,
    \tmp_1_reg_181_reg[0]_0 );
  output [16:0]P;
  output ap_NS_fsm1;
  output p_0;
  output [2:0]S;
  output p_1;
  output p_2;
  output p_3;
  output p_4;
  output p_5;
  output p_6;
  output p_7;
  output p_8;
  output p_9;
  output p_10;
  output p_11;
  output p_12;
  output p_13;
  output p_14;
  output p_15;
  output p_16;
  output p_17;
  output p_18;
  output p_19;
  output p_20;
  output p_21;
  output p_22;
  output p_23;
  output p_24;
  output p_25;
  output p_26;
  output p_27;
  output [30:0]D;
  output [0:0]O;
  input ap_clk;
  input [16:0]p_28;
  input [6:0]zext_ln13_1_fu_95_p1;
  input \trunc_ln14_reg_176[27]_i_14_0 ;
  input \trunc_ln14_reg_176[27]_i_14_1 ;
  input grp_random_int_gen_fu_32_ap_start_reg;
  input [0:0]Q;
  input \trunc_ln14_reg_176[27]_i_14_2 ;
  input \trunc_ln14_reg_176[23]_i_4 ;
  input \trunc_ln14_reg_176[23]_i_4_0 ;
  input \trunc_ln14_reg_176[30]_i_4 ;
  input [30:0]\tmp_1_reg_181_reg[0] ;
  input [3:0]\trunc_ln14_reg_176_reg[3] ;
  input [3:0]\trunc_ln14_reg_176_reg[7] ;
  input [3:0]\trunc_ln14_reg_176_reg[11] ;
  input [3:0]\trunc_ln14_reg_176_reg[15] ;
  input [3:0]\trunc_ln14_reg_176_reg[19] ;
  input [3:0]\trunc_ln14_reg_176_reg[23] ;
  input [3:0]\trunc_ln14_reg_176_reg[27] ;
  input [2:0]\tmp_1_reg_181_reg[0]_0 ;

  wire [30:0]D;
  wire [0:0]O;
  wire [16:0]P;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_random_int_gen_fu_32_ap_start_reg;
  wire [15:1]high_2_reg_166;
  wire p_0;
  wire p_1;
  wire p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire p_15;
  wire p_16;
  wire p_17;
  wire p_18;
  wire p_19;
  wire p_2;
  wire p_20;
  wire p_21;
  wire p_22;
  wire p_23;
  wire p_24;
  wire p_25;
  wire p_26;
  wire p_27;
  wire [16:0]p_28;
  wire p_3;
  wire p_4;
  wire p_5;
  wire p_6;
  wire p_7;
  wire p_8;
  wire p_9;
  wire p_n_74;
  wire [30:0]\tmp_1_reg_181_reg[0] ;
  wire [2:0]\tmp_1_reg_181_reg[0]_0 ;
  wire \trunc_ln14_reg_176[23]_i_4 ;
  wire \trunc_ln14_reg_176[23]_i_4_0 ;
  wire \trunc_ln14_reg_176[27]_i_14_0 ;
  wire \trunc_ln14_reg_176[27]_i_14_1 ;
  wire \trunc_ln14_reg_176[27]_i_14_2 ;
  wire \trunc_ln14_reg_176[27]_i_18_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_17_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_18_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_19_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_20_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_21_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_22_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_23_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_24_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_25_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_26_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_27_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_28_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_29__0_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_30_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_31_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_32_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_33_n_1 ;
  wire \trunc_ln14_reg_176[30]_i_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[11] ;
  wire \trunc_ln14_reg_176_reg[11]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[11]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[15] ;
  wire \trunc_ln14_reg_176_reg[15]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[15]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[19] ;
  wire \trunc_ln14_reg_176_reg[19]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[19]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[23] ;
  wire \trunc_ln14_reg_176_reg[23]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[23]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[27] ;
  wire \trunc_ln14_reg_176_reg[27]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[27]_i_1_n_4 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[30]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[3] ;
  wire \trunc_ln14_reg_176_reg[3]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[3]_i_1_n_4 ;
  wire [3:0]\trunc_ln14_reg_176_reg[7] ;
  wire \trunc_ln14_reg_176_reg[7]_i_1_n_1 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1_n_2 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1_n_3 ;
  wire \trunc_ln14_reg_176_reg[7]_i_1_n_4 ;
  wire [31:31]x_fu_99_p2;
  wire [6:0]zext_ln13_1_fu_95_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_trunc_ln14_reg_176_reg[30]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_1
       (.I0(P[4]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_2
       (.I0(P[3]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln13_fu_90_p2_carry_i_3
       (.I0(P[2]),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_28}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_NS_fsm1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:33],p_n_74,P[16:1],high_2_reg_166,P[0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_i_1
       (.I0(grp_random_int_gen_fu_32_ap_start_reg),
        .I1(Q),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \trunc_ln14_reg_176[19]_i_6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[3]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(\trunc_ln14_reg_176[30]_i_21_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22_n_1 ),
        .O(p_9));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \trunc_ln14_reg_176[23]_i_6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .O(p_25));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[23]_i_7 
       (.I0(\trunc_ln14_reg_176[23]_i_4 ),
        .I1(\trunc_ln14_reg_176[23]_i_4_0 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_6));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[23]_i_8 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[23]_i_4_0 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32_n_1 ),
        .O(p_21));
  LUT6 #(
    .INIT(64'hFF00C0C0AAAA0000)) 
    \trunc_ln14_reg_176[27]_i_10 
       (.I0(\trunc_ln14_reg_176[30]_i_32_n_1 ),
        .I1(high_2_reg_166[15]),
        .I2(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_30_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_20));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_11 
       (.I0(\trunc_ln14_reg_176[30]_i_31_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_33_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_25_n_1 ),
        .O(p_18));
  LUT6 #(
    .INIT(64'h1111100010001000)) 
    \trunc_ln14_reg_176[27]_i_12 
       (.I0(zext_ln13_1_fu_95_p1[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(p_0),
        .I3(high_2_reg_166[1]),
        .I4(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I5(P[0]),
        .O(p_13));
  LUT5 #(
    .INIT(32'hF0CCAA00)) 
    \trunc_ln14_reg_176[27]_i_13 
       (.I0(\trunc_ln14_reg_176[30]_i_22_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_21_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .O(p_7));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_14 
       (.I0(\trunc_ln14_reg_176[30]_i_17_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_20_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_24_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_18_n_1 ),
        .O(p_1));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \trunc_ln14_reg_176[27]_i_15 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[1]),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(p_0),
        .O(p_27));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[27]_i_16 
       (.I0(\trunc_ln14_reg_176[27]_i_18_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_32_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_30_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_33_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_22));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_17 
       (.I0(\trunc_ln14_reg_176[30]_i_25_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_28_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_31_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_26_n_1 ),
        .O(p_14));
  LUT5 #(
    .INIT(32'h40000000)) 
    \trunc_ln14_reg_176[27]_i_18 
       (.I0(P[1]),
        .I1(\trunc_ln14_reg_176[27]_i_14_1 ),
        .I2(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(high_2_reg_166[15]),
        .O(\trunc_ln14_reg_176[27]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0808080000000800)) 
    \trunc_ln14_reg_176[27]_i_6 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[2]),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(\trunc_ln14_reg_176[30]_i_21_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_22_n_1 ),
        .O(p_10));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \trunc_ln14_reg_176[27]_i_7 
       (.I0(\trunc_ln14_reg_176[30]_i_20_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[30]_i_19_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .O(p_12));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[27]_i_8 
       (.I0(\trunc_ln14_reg_176[30]_i_24_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_23_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_17_n_1 ),
        .O(p_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    \trunc_ln14_reg_176[27]_i_9 
       (.I0(\trunc_ln14_reg_176[30]_i_28_n_1 ),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(P[0]),
        .I3(p_0),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_16));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_10 
       (.I0(\trunc_ln14_reg_176[30]_i_30_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_31_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_32_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_33_n_1 ),
        .O(p_24));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln14_reg_176[30]_i_11 
       (.I0(\trunc_ln14_reg_176[30]_i_18_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_19_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_20_n_1 ),
        .I3(zext_ln13_1_fu_95_p1[0]),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .O(p_11));
  LUT6 #(
    .INIT(64'h8888800080008000)) 
    \trunc_ln14_reg_176[30]_i_12 
       (.I0(\trunc_ln14_reg_176[23]_i_4 ),
        .I1(\trunc_ln14_reg_176[30]_i_4 ),
        .I2(p_0),
        .I3(high_2_reg_166[15]),
        .I4(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I5(high_2_reg_166[14]),
        .O(p_8));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_13 
       (.I0(\trunc_ln14_reg_176[30]_i_23_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_17_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_22_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_24_n_1 ),
        .O(p_3));
  LUT6 #(
    .INIT(64'h0000C0C0FF00AAAA)) 
    \trunc_ln14_reg_176[30]_i_14 
       (.I0(\trunc_ln14_reg_176[30]_i_26_n_1 ),
        .I1(P[0]),
        .I2(p_0),
        .I3(\trunc_ln14_reg_176[30]_i_28_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(zext_ln13_1_fu_95_p1[1]),
        .O(p_15));
  LUT6 #(
    .INIT(64'h8888800000008000)) 
    \trunc_ln14_reg_176[30]_i_15 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(\trunc_ln14_reg_176[30]_i_4 ),
        .I2(high_2_reg_166[15]),
        .I3(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_32_n_1 ),
        .O(p_23));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \trunc_ln14_reg_176[30]_i_16 
       (.I0(\trunc_ln14_reg_176[30]_i_33_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_25_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[0]),
        .I3(zext_ln13_1_fu_95_p1[1]),
        .I4(\trunc_ln14_reg_176[30]_i_30_n_1 ),
        .I5(\trunc_ln14_reg_176[30]_i_31_n_1 ),
        .O(p_19));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_17 
       (.I0(high_2_reg_166[6]),
        .I1(high_2_reg_166[7]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_18 
       (.I0(high_2_reg_166[4]),
        .I1(high_2_reg_166[5]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_19 
       (.I0(P[0]),
        .I1(high_2_reg_166[1]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \trunc_ln14_reg_176[30]_i_2 
       (.I0(p_4),
        .I1(p_5),
        .I2(zext_ln13_1_fu_95_p1[3]),
        .I3(zext_ln13_1_fu_95_p1[2]),
        .O(x_fu_99_p2));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_20 
       (.I0(high_2_reg_166[2]),
        .I1(high_2_reg_166[3]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_21 
       (.I0(high_2_reg_166[14]),
        .I1(high_2_reg_166[15]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_22 
       (.I0(high_2_reg_166[12]),
        .I1(high_2_reg_166[13]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_23 
       (.I0(high_2_reg_166[10]),
        .I1(high_2_reg_166[11]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_24 
       (.I0(high_2_reg_166[8]),
        .I1(high_2_reg_166[9]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_25 
       (.I0(high_2_reg_166[5]),
        .I1(high_2_reg_166[6]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_25_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_26 
       (.I0(high_2_reg_166[3]),
        .I1(high_2_reg_166[4]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \trunc_ln14_reg_176[30]_i_27 
       (.I0(P[0]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(\trunc_ln14_reg_176[27]_i_14_1 ),
        .I3(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_28 
       (.I0(high_2_reg_166[1]),
        .I1(high_2_reg_166[2]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \trunc_ln14_reg_176[30]_i_29__0 
       (.I0(zext_ln13_1_fu_95_p1[6]),
        .I1(zext_ln13_1_fu_95_p1[5]),
        .I2(zext_ln13_1_fu_95_p1[4]),
        .I3(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_1 ),
        .I5(P[1]),
        .O(\trunc_ln14_reg_176[30]_i_29__0_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_30 
       (.I0(high_2_reg_166[11]),
        .I1(high_2_reg_166[12]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_31 
       (.I0(high_2_reg_166[7]),
        .I1(high_2_reg_166[8]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_32 
       (.I0(high_2_reg_166[13]),
        .I1(high_2_reg_166[14]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'hCA00000000000000)) 
    \trunc_ln14_reg_176[30]_i_33 
       (.I0(high_2_reg_166[9]),
        .I1(high_2_reg_166[10]),
        .I2(P[1]),
        .I3(\trunc_ln14_reg_176[27]_i_14_2 ),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(\trunc_ln14_reg_176[30]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln14_reg_176[30]_i_6 
       (.I0(\trunc_ln14_reg_176[30]_i_17_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_18_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_19_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_20_n_1 ),
        .O(p_4));
  LUT6 #(
    .INIT(64'hFF00CCCCF0F0AAAA)) 
    \trunc_ln14_reg_176[30]_i_7 
       (.I0(\trunc_ln14_reg_176[30]_i_21_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_22_n_1 ),
        .I2(\trunc_ln14_reg_176[30]_i_23_n_1 ),
        .I3(\trunc_ln14_reg_176[30]_i_24_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[1]),
        .I5(zext_ln13_1_fu_95_p1[0]),
        .O(p_5));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0CFA0A)) 
    \trunc_ln14_reg_176[30]_i_8 
       (.I0(\trunc_ln14_reg_176[30]_i_25_n_1 ),
        .I1(\trunc_ln14_reg_176[30]_i_26_n_1 ),
        .I2(zext_ln13_1_fu_95_p1[1]),
        .I3(\trunc_ln14_reg_176[30]_i_27_n_1 ),
        .I4(zext_ln13_1_fu_95_p1[0]),
        .I5(\trunc_ln14_reg_176[30]_i_28_n_1 ),
        .O(p_17));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \trunc_ln14_reg_176[30]_i_9 
       (.I0(zext_ln13_1_fu_95_p1[1]),
        .I1(zext_ln13_1_fu_95_p1[0]),
        .I2(zext_ln13_1_fu_95_p1[2]),
        .I3(zext_ln13_1_fu_95_p1[3]),
        .I4(high_2_reg_166[15]),
        .I5(\trunc_ln14_reg_176[30]_i_29__0_n_1 ),
        .O(p_26));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \trunc_ln14_reg_176[3]_i_6__0 
       (.I0(P[1]),
        .I1(zext_ln13_1_fu_95_p1[6]),
        .I2(zext_ln13_1_fu_95_p1[5]),
        .I3(zext_ln13_1_fu_95_p1[4]),
        .I4(\trunc_ln14_reg_176[27]_i_14_0 ),
        .I5(\trunc_ln14_reg_176[27]_i_14_1 ),
        .O(p_0));
  CARRY4 \trunc_ln14_reg_176_reg[11]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[7]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[11]_i_1_n_1 ,\trunc_ln14_reg_176_reg[11]_i_1_n_2 ,\trunc_ln14_reg_176_reg[11]_i_1_n_3 ,\trunc_ln14_reg_176_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [11:8]),
        .O(D[11:8]),
        .S(\trunc_ln14_reg_176_reg[11] ));
  CARRY4 \trunc_ln14_reg_176_reg[15]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[11]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[15]_i_1_n_1 ,\trunc_ln14_reg_176_reg[15]_i_1_n_2 ,\trunc_ln14_reg_176_reg[15]_i_1_n_3 ,\trunc_ln14_reg_176_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [15:12]),
        .O(D[15:12]),
        .S(\trunc_ln14_reg_176_reg[15] ));
  CARRY4 \trunc_ln14_reg_176_reg[19]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[15]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[19]_i_1_n_1 ,\trunc_ln14_reg_176_reg[19]_i_1_n_2 ,\trunc_ln14_reg_176_reg[19]_i_1_n_3 ,\trunc_ln14_reg_176_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [19:16]),
        .O(D[19:16]),
        .S(\trunc_ln14_reg_176_reg[19] ));
  CARRY4 \trunc_ln14_reg_176_reg[23]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[19]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[23]_i_1_n_1 ,\trunc_ln14_reg_176_reg[23]_i_1_n_2 ,\trunc_ln14_reg_176_reg[23]_i_1_n_3 ,\trunc_ln14_reg_176_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [23:20]),
        .O(D[23:20]),
        .S(\trunc_ln14_reg_176_reg[23] ));
  CARRY4 \trunc_ln14_reg_176_reg[27]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[23]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[27]_i_1_n_1 ,\trunc_ln14_reg_176_reg[27]_i_1_n_2 ,\trunc_ln14_reg_176_reg[27]_i_1_n_3 ,\trunc_ln14_reg_176_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [27:24]),
        .O(D[27:24]),
        .S(\trunc_ln14_reg_176_reg[27] ));
  CARRY4 \trunc_ln14_reg_176_reg[30]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[27]_i_1_n_1 ),
        .CO({\NLW_trunc_ln14_reg_176_reg[30]_i_1_CO_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30]_i_1_n_2 ,\trunc_ln14_reg_176_reg[30]_i_1_n_3 ,\trunc_ln14_reg_176_reg[30]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_1_reg_181_reg[0] [30:28]}),
        .O({O,D[30:28]}),
        .S({x_fu_99_p2,\tmp_1_reg_181_reg[0]_0 }));
  CARRY4 \trunc_ln14_reg_176_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln14_reg_176_reg[3]_i_1_n_1 ,\trunc_ln14_reg_176_reg[3]_i_1_n_2 ,\trunc_ln14_reg_176_reg[3]_i_1_n_3 ,\trunc_ln14_reg_176_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [3:0]),
        .O(D[3:0]),
        .S(\trunc_ln14_reg_176_reg[3] ));
  CARRY4 \trunc_ln14_reg_176_reg[7]_i_1 
       (.CI(\trunc_ln14_reg_176_reg[3]_i_1_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[7]_i_1_n_1 ,\trunc_ln14_reg_176_reg[7]_i_1_n_2 ,\trunc_ln14_reg_176_reg[7]_i_1_n_3 ,\trunc_ln14_reg_176_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(\tmp_1_reg_181_reg[0] [7:4]),
        .O(D[7:4]),
        .S(\trunc_ln14_reg_176_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb
   (\vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \available_spaces_vi_reg[2] ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_vi_reg[2]_1 ,
    \available_spaces_vi_reg[2]_2 ,
    \available_spaces_vi_reg[2]_3 ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \remd_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[1]_0 ,
    \vi_backoff_counter_reg[1]_1 ,
    \vi_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[1]_3 ,
    \vi_backoff_counter_reg[2]_0 ,
    \vi_backoff_counter_reg[2]_1 ,
    \vi_backoff_counter_reg[8]_0 ,
    \vi_backoff_counter_reg[8]_1 ,
    \vi_backoff_counter_reg[9]_0 ,
    \vi_backoff_counter_reg[9]_1 ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[3]_0 ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[4]_0 ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[5]_0 ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[6]_0 ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[7]_0 ,
    \vi_backoff_counter[9]_i_7 ,
    \vi_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output \available_spaces_vi_reg[2] ;
  output \available_spaces_vi_reg[2]_0 ;
  output \available_spaces_vi_reg[2]_1 ;
  output \available_spaces_vi_reg[2]_2 ;
  output \available_spaces_vi_reg[2]_3 ;
  output [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[1]_0 ;
  input \vi_backoff_counter_reg[1]_1 ;
  input \vi_backoff_counter_reg[1]_2 ;
  input \vi_backoff_counter_reg[1]_3 ;
  input \vi_backoff_counter_reg[2]_0 ;
  input \vi_backoff_counter_reg[2]_1 ;
  input \vi_backoff_counter_reg[8]_0 ;
  input \vi_backoff_counter_reg[8]_1 ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \vi_backoff_counter_reg[9]_1 ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[3]_0 ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[4]_0 ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[5]_0 ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[6]_0 ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[7]_0 ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \vi_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_reg[2]_2 ;
  wire \available_spaces_vi_reg[2]_3 ;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[1]_0 ;
  wire \vi_backoff_counter_reg[1]_1 ;
  wire \vi_backoff_counter_reg[1]_2 ;
  wire \vi_backoff_counter_reg[1]_3 ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[2]_0 ;
  wire \vi_backoff_counter_reg[2]_1 ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[3]_0 ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[4]_0 ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[5]_0 ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[6]_0 ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[7]_0 ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[8]_0 ;
  wire \vi_backoff_counter_reg[8]_1 ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vi_backoff_counter_reg[9]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_reg[2]_1 (\available_spaces_vi_reg[2]_1 ),
        .\available_spaces_vi_reg[2]_2 (\available_spaces_vi_reg[2]_2 ),
        .\available_spaces_vi_reg[2]_3 (\available_spaces_vi_reg[2]_3 ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ),
        .\vi_backoff_counter[9]_i_7_0 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_0 (\vi_backoff_counter_reg[0]_0 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[1]_0 (\vi_backoff_counter_reg[1]_0 ),
        .\vi_backoff_counter_reg[1]_1 (\vi_backoff_counter_reg[1]_1 ),
        .\vi_backoff_counter_reg[1]_2 (\vi_backoff_counter_reg[1]_2 ),
        .\vi_backoff_counter_reg[1]_3 (\vi_backoff_counter_reg[1]_3 ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[2]_0 (\vi_backoff_counter_reg[2]_0 ),
        .\vi_backoff_counter_reg[2]_1 (\vi_backoff_counter_reg[2]_1 ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[3]_0 (\vi_backoff_counter_reg[3]_0 ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[4]_0 (\vi_backoff_counter_reg[4]_0 ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[5]_0 (\vi_backoff_counter_reg[5]_0 ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[6]_0 (\vi_backoff_counter_reg[6]_0 ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[7]_0 (\vi_backoff_counter_reg[7]_0 ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[8]_0 (\vi_backoff_counter_reg[8]_0 ),
        .\vi_backoff_counter_reg[8]_1 (\vi_backoff_counter_reg[8]_1 ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9]_0 ),
        .\vi_backoff_counter_reg[9]_1 (\vi_backoff_counter_reg[9]_1 ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_14
   (\vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \remd_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[4]_0 ,
    \vo_backoff_counter_reg[9]_0 ,
    \vo_backoff_counter_reg[4]_1 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[9]_1 ,
    \vo_backoff_counter_reg[1] ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[3] ,
    \vo_backoff_counter_reg[8] ,
    \vo_backoff_counter_reg[9]_2 ,
    \vo_backoff_counter[4]_i_2 ,
    \vo_backoff_counter[4]_i_2_0 ,
    ap_return_preg,
    \vo_backoff_counter[5]_i_2 ,
    \vo_backoff_counter[6]_i_2 ,
    \vo_backoff_counter[7]_i_2 ,
    DI,
    \dividend0_reg[31] );
  output \vo_backoff_counter_reg[4] ;
  output \vo_backoff_counter_reg[5] ;
  output \vo_backoff_counter_reg[6] ;
  output \vo_backoff_counter_reg[7] ;
  output [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [0:0]Q;
  input \vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[4]_0 ;
  input [9:0]\vo_backoff_counter_reg[9]_0 ;
  input \vo_backoff_counter_reg[4]_1 ;
  input [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[9]_1 ;
  input \vo_backoff_counter_reg[1] ;
  input \vo_backoff_counter_reg[2] ;
  input \vo_backoff_counter_reg[3] ;
  input \vo_backoff_counter_reg[8] ;
  input \vo_backoff_counter_reg[9]_2 ;
  input \vo_backoff_counter[4]_i_2 ;
  input \vo_backoff_counter[4]_i_2_0 ;
  input [3:0]ap_return_preg;
  input \vo_backoff_counter[5]_i_2 ;
  input \vo_backoff_counter[6]_i_2 ;
  input \vo_backoff_counter[7]_i_2 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_clk;
  wire [3:0]ap_return_preg;
  wire ap_rst;
  wire [30:0]\dividend0_reg[31] ;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;
  wire \vo_backoff_counter[4]_i_2 ;
  wire \vo_backoff_counter[4]_i_2_0 ;
  wire \vo_backoff_counter[5]_i_2 ;
  wire \vo_backoff_counter[6]_i_2 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[1] ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[3] ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[4]_0 ;
  wire \vo_backoff_counter_reg[4]_1 ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[8] ;
  wire \vo_backoff_counter_reg[9] ;
  wire [9:0]\vo_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[9]_1 ;
  wire \vo_backoff_counter_reg[9]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ),
        .\vo_backoff_counter[4]_i_2_0 (\vo_backoff_counter[4]_i_2 ),
        .\vo_backoff_counter[4]_i_2_1 (\vo_backoff_counter[4]_i_2_0 ),
        .\vo_backoff_counter[5]_i_2_0 (\vo_backoff_counter[5]_i_2 ),
        .\vo_backoff_counter[6]_i_2_0 (\vo_backoff_counter[6]_i_2 ),
        .\vo_backoff_counter[7]_i_2_0 (\vo_backoff_counter[7]_i_2 ),
        .\vo_backoff_counter_reg[0] (\vo_backoff_counter_reg[0] ),
        .\vo_backoff_counter_reg[1] (\vo_backoff_counter_reg[1] ),
        .\vo_backoff_counter_reg[2] (\vo_backoff_counter_reg[2] ),
        .\vo_backoff_counter_reg[3] (\vo_backoff_counter_reg[3] ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[4]_0 (\vo_backoff_counter_reg[4]_0 ),
        .\vo_backoff_counter_reg[4]_1 (\vo_backoff_counter_reg[4]_1 ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[8] (\vo_backoff_counter_reg[8] ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9]_0 ),
        .\vo_backoff_counter_reg[9]_1 (\vo_backoff_counter_reg[9]_1 ),
        .\vo_backoff_counter_reg[9]_2 (\vo_backoff_counter_reg[9]_2 ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_2
   (grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \remd_reg[9] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \bk_backoff_counter_reg[0] ,
    ap_return_preg,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter[9]_i_7 ,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]ap_return_preg;
  input \bk_backoff_counter_reg[0]_0 ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0]_0 ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_21
   (D,
    grp_ma_unitdatax_request_fu_344_vo_backoff_counter,
    \remd_reg[9] ,
    \remd_reg[9]_0 ,
    \remd_reg[9]_1 ,
    \icmp_ln41_reg_681_reg[0] ,
    \icmp_ln69_reg_705_reg[0] ,
    \medium_state_read_reg_735_reg[0] ,
    \trunc_ln14_reg_176_reg[30] ,
    Q,
    ap_clk,
    ap_rst,
    \r_stage_reg[32] ,
    \vo_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9]_0 ,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \ap_return_preg_reg[9] ,
    \vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \vi_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9]_0 ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[3] ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \be_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \be_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1]_0 ,
    \bk_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \bk_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9]_0 ,
    \divisor0_reg[9] ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[9]_1 ,
    icmp_ln69_reg_705,
    icmp_ln67_reg_689,
    empty_34_reg_685,
    icmp_ln41_reg_681,
    \divisor0_reg[0] ,
    icmp_ln56_reg_718,
    \divisor0_reg[0]_0 ,
    \divisor0_reg[0]_1 ,
    icmp_ln43_reg_731,
    DI,
    \dividend0_reg[31] );
  output [9:0]D;
  output [9:0]grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
  output [9:0]\remd_reg[9] ;
  output [9:0]\remd_reg[9]_0 ;
  output [9:0]\remd_reg[9]_1 ;
  output \icmp_ln41_reg_681_reg[0] ;
  output \icmp_ln69_reg_705_reg[0] ;
  output \medium_state_read_reg_735_reg[0] ;
  output [31:0]\trunc_ln14_reg_176_reg[30] ;
  input [1:0]Q;
  input ap_clk;
  input ap_rst;
  input \r_stage_reg[32] ;
  input \vo_backoff_counter_reg[9] ;
  input [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9]_0 ;
  input [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  input [9:0]\ap_return_preg_reg[9] ;
  input \vo_backoff_counter_reg[4] ;
  input \vo_backoff_counter_reg[5] ;
  input \vo_backoff_counter_reg[6] ;
  input \vo_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[9] ;
  input [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[1] ;
  input \vi_backoff_counter_reg[2] ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[8] ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \be_backoff_counter_reg[1] ;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[3] ;
  input [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  input \be_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  input \be_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[8] ;
  input \be_backoff_counter_reg[2] ;
  input \be_backoff_counter_reg[1]_0 ;
  input \bk_backoff_counter_reg[9] ;
  input [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[3] ;
  input \bk_backoff_counter_reg[4] ;
  input \bk_backoff_counter_reg[5] ;
  input \bk_backoff_counter_reg[6] ;
  input \bk_backoff_counter_reg[7] ;
  input \bk_backoff_counter_reg[1] ;
  input \bk_backoff_counter_reg[2] ;
  input \bk_backoff_counter_reg[8] ;
  input \bk_backoff_counter_reg[9]_0 ;
  input [9:0]\divisor0_reg[9] ;
  input [9:0]\divisor0_reg[9]_0 ;
  input [9:0]\divisor0_reg[9]_1 ;
  input icmp_ln69_reg_705;
  input icmp_ln67_reg_689;
  input empty_34_reg_685;
  input icmp_ln41_reg_681;
  input \divisor0_reg[0] ;
  input icmp_ln56_reg_718;
  input \divisor0_reg[0]_0 ;
  input \divisor0_reg[0]_1 ;
  input icmp_ln43_reg_731;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;

  wire [9:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]\ap_return_preg_reg[9] ;
  wire ap_rst;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[9]_0 ;
  wire [30:0]\dividend0_reg[31] ;
  wire \divisor0_reg[0] ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[0]_1 ;
  wire [9:0]\divisor0_reg[9] ;
  wire [9:0]\divisor0_reg[9]_0 ;
  wire [9:0]\divisor0_reg[9]_1 ;
  wire empty_34_reg_685;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire [9:0]grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire icmp_ln41_reg_681;
  wire \icmp_ln41_reg_681_reg[0] ;
  wire icmp_ln43_reg_731;
  wire icmp_ln56_reg_718;
  wire icmp_ln67_reg_689;
  wire icmp_ln69_reg_705;
  wire \icmp_ln69_reg_705_reg[0] ;
  wire \medium_state_read_reg_735_reg[0] ;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire [9:0]\remd_reg[9]_1 ;
  wire [31:0]\trunc_ln14_reg_176_reg[30] ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[9] (\ap_return_preg_reg[9] ),
        .ap_rst(ap_rst),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[1]_0 (\be_backoff_counter_reg[1]_0 ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[9]_0 (\bk_backoff_counter_reg[9]_0 ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[0]_0 (\divisor0_reg[0] ),
        .\divisor0_reg[0]_1 (\divisor0_reg[0]_0 ),
        .\divisor0_reg[0]_2 (\divisor0_reg[0]_1 ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .\divisor0_reg[9]_1 (\divisor0_reg[9]_0 ),
        .\divisor0_reg[9]_2 (\divisor0_reg[9]_1 ),
        .empty_34_reg_685(empty_34_reg_685),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .grp_ma_unitdatax_request_fu_344_vo_backoff_counter(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[9:1]),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_phy_txend_confirm_fu_292_vo_backoff_counter_o(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o),
        .icmp_ln41_reg_681(icmp_ln41_reg_681),
        .\icmp_ln41_reg_681_reg[0] (\icmp_ln41_reg_681_reg[0] ),
        .icmp_ln43_reg_731(icmp_ln43_reg_731),
        .icmp_ln56_reg_718(icmp_ln56_reg_718),
        .icmp_ln67_reg_689(icmp_ln67_reg_689),
        .icmp_ln69_reg_705(icmp_ln69_reg_705),
        .\icmp_ln69_reg_705_reg[0] (\icmp_ln69_reg_705_reg[0] ),
        .\medium_state_read_reg_735_reg[0] (\medium_state_read_reg_735_reg[0] ),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[0]_0 (grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]),
        .\remd_reg[9]_0 (\remd_reg[9] ),
        .\remd_reg[9]_1 (\remd_reg[9]_0 ),
        .\remd_reg[9]_2 (\remd_reg[9]_1 ),
        .\trunc_ln14_reg_176_reg[30] (\trunc_ln14_reg_176_reg[30] ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9]_0 ),
        .\vo_backoff_counter_reg[4] (\vo_backoff_counter_reg[4] ),
        .\vo_backoff_counter_reg[5] (\vo_backoff_counter_reg[5] ),
        .\vo_backoff_counter_reg[6] (\vo_backoff_counter_reg[6] ),
        .\vo_backoff_counter_reg[7] (\vo_backoff_counter_reg[7] ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_34
   (grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \remd_reg[9] ,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter[9]_i_7 ,
    \vi_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[4] ;
  output \vi_backoff_counter_reg[5] ;
  output \vi_backoff_counter_reg[6] ;
  output \vi_backoff_counter_reg[7] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \vi_backoff_counter_reg[0] ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \vi_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_0 (\vi_backoff_counter_reg[0]_0 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_40
   (grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \remd_reg[9] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \bk_backoff_counter_reg[0] ,
    ap_return_preg,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter[9]_i_7 ,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]ap_return_preg;
  input \bk_backoff_counter_reg[0]_0 ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0]_0 ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_46
   (grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \remd_reg[9] ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \be_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \be_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_0 (\be_backoff_counter_reg[0]_0 ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_53
   (r_stage_reg_r_29,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \remd_reg[9] ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    D,
    ap_rst,
    ap_clk,
    Q,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[0]_0 ,
    \vo_backoff_counter_reg[9]_0 ,
    \vo_backoff_counter_reg[1] ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[3] ,
    \vo_backoff_counter_reg[8] ,
    \vo_backoff_counter_reg[9]_1 ,
    \vo_backoff_counter[4]_i_2 ,
    \vo_backoff_counter[4]_i_2_0 ,
    ap_return_preg,
    \vo_backoff_counter[5]_i_2 ,
    \vo_backoff_counter[6]_i_2 ,
    \vo_backoff_counter[7]_i_2 ,
    DI,
    \dividend0_reg[31] );
  output r_stage_reg_r_29;
  output [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  output [31:0]D;
  input ap_rst;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[0]_0 ;
  input \vo_backoff_counter_reg[9]_0 ;
  input \vo_backoff_counter_reg[1] ;
  input \vo_backoff_counter_reg[2] ;
  input \vo_backoff_counter_reg[3] ;
  input \vo_backoff_counter_reg[8] ;
  input \vo_backoff_counter_reg[9]_1 ;
  input \vo_backoff_counter[4]_i_2 ;
  input \vo_backoff_counter[4]_i_2_0 ;
  input [3:0]ap_return_preg;
  input \vo_backoff_counter[5]_i_2 ;
  input \vo_backoff_counter[6]_i_2 ;
  input \vo_backoff_counter[7]_i_2 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_clk;
  wire [3:0]ap_return_preg;
  wire ap_rst;
  wire [30:0]\dividend0_reg[31] ;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire r_stage_reg_r_29;
  wire [9:0]\remd_reg[9] ;
  wire \vo_backoff_counter[4]_i_2 ;
  wire \vo_backoff_counter[4]_i_2_0 ;
  wire \vo_backoff_counter[5]_i_2 ;
  wire \vo_backoff_counter[6]_i_2 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[0]_0 ;
  wire \vo_backoff_counter_reg[1] ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[3] ;
  wire \vo_backoff_counter_reg[8] ;
  wire [5:0]\vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[9]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .grp_backoff_vo_fu_153_vo_backoff_counter_o(grp_backoff_vo_fu_153_vo_backoff_counter_o),
        .grp_initial_edca_process_fu_240_vo_backoff_counter_o(grp_initial_edca_process_fu_240_vo_backoff_counter_o),
        .r_stage_reg_r_29(r_stage_reg_r_29),
        .\remd_reg[9]_0 (\remd_reg[9] ),
        .\vo_backoff_counter[4]_i_2 (\vo_backoff_counter[4]_i_2 ),
        .\vo_backoff_counter[4]_i_2_0 (\vo_backoff_counter[4]_i_2_0 ),
        .\vo_backoff_counter[5]_i_2 (\vo_backoff_counter[5]_i_2 ),
        .\vo_backoff_counter[6]_i_2 (\vo_backoff_counter[6]_i_2 ),
        .\vo_backoff_counter[7]_i_2 (\vo_backoff_counter[7]_i_2 ),
        .\vo_backoff_counter_reg[0] (\vo_backoff_counter_reg[0] ),
        .\vo_backoff_counter_reg[0]_0 (\vo_backoff_counter_reg[0]_0 ),
        .\vo_backoff_counter_reg[1] (\vo_backoff_counter_reg[1] ),
        .\vo_backoff_counter_reg[2] (\vo_backoff_counter_reg[2] ),
        .\vo_backoff_counter_reg[3] (\vo_backoff_counter_reg[3] ),
        .\vo_backoff_counter_reg[8] (\vo_backoff_counter_reg[8] ),
        .\vo_backoff_counter_reg[9] (\vo_backoff_counter_reg[9] ),
        .\vo_backoff_counter_reg[9]_0 (\vo_backoff_counter_reg[9]_0 ),
        .\vo_backoff_counter_reg[9]_1 (\vo_backoff_counter_reg[9]_1 ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_8
   (grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \remd_reg[9] ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \be_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31] ,
    \divisor0_reg[9] );
  output [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  output [9:0]\remd_reg[9] ;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \be_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31] ;
  input [8:0]\divisor0_reg[9] ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [30:0]\dividend0_reg[31] ;
  wire [8:0]\divisor0_reg[9] ;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9 send_frame_urem_3bkb_div_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .ap_rst(ap_rst),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_0 (\be_backoff_counter_reg[0]_0 ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\dividend0_reg[31]_0 (\dividend0_reg[31] ),
        .\divisor0_reg[9]_0 (\divisor0_reg[9] ),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_reg[9]_0 (\remd_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div
   (\vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \available_spaces_vi_reg[2] ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_vi_reg[2]_1 ,
    \available_spaces_vi_reg[2]_2 ,
    \available_spaces_vi_reg[2]_3 ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \remd_reg[9]_0 ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[1]_0 ,
    \vi_backoff_counter_reg[1]_1 ,
    \vi_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[1]_3 ,
    \vi_backoff_counter_reg[2]_0 ,
    \vi_backoff_counter_reg[2]_1 ,
    \vi_backoff_counter_reg[8]_0 ,
    \vi_backoff_counter_reg[8]_1 ,
    \vi_backoff_counter_reg[9]_0 ,
    \vi_backoff_counter_reg[9]_1 ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[3]_0 ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[4]_0 ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[5]_0 ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[6]_0 ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[7]_0 ,
    \vi_backoff_counter[9]_i_7_0 ,
    \vi_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output \available_spaces_vi_reg[2] ;
  output \available_spaces_vi_reg[2]_0 ;
  output \available_spaces_vi_reg[2]_1 ;
  output \available_spaces_vi_reg[2]_2 ;
  output \available_spaces_vi_reg[2]_3 ;
  output [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[1]_0 ;
  input \vi_backoff_counter_reg[1]_1 ;
  input \vi_backoff_counter_reg[1]_2 ;
  input \vi_backoff_counter_reg[1]_3 ;
  input \vi_backoff_counter_reg[2]_0 ;
  input \vi_backoff_counter_reg[2]_1 ;
  input \vi_backoff_counter_reg[8]_0 ;
  input \vi_backoff_counter_reg[8]_1 ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \vi_backoff_counter_reg[9]_1 ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[3]_0 ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[4]_0 ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[5]_0 ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[6]_0 ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[7]_0 ;
  input [9:0]\vi_backoff_counter[9]_i_7_0 ;
  input \vi_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_reg[2]_2 ;
  wire \available_spaces_vi_reg[2]_3 ;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__4_n_1 ;
  wire \dividend0_reg[11]_i_1__4_n_1 ;
  wire \dividend0_reg[11]_i_1__4_n_2 ;
  wire \dividend0_reg[11]_i_1__4_n_3 ;
  wire \dividend0_reg[11]_i_1__4_n_4 ;
  wire \dividend0_reg[15]_i_1__4_n_1 ;
  wire \dividend0_reg[15]_i_1__4_n_2 ;
  wire \dividend0_reg[15]_i_1__4_n_3 ;
  wire \dividend0_reg[15]_i_1__4_n_4 ;
  wire \dividend0_reg[19]_i_1__4_n_1 ;
  wire \dividend0_reg[19]_i_1__4_n_2 ;
  wire \dividend0_reg[19]_i_1__4_n_3 ;
  wire \dividend0_reg[19]_i_1__4_n_4 ;
  wire \dividend0_reg[23]_i_1__4_n_1 ;
  wire \dividend0_reg[23]_i_1__4_n_2 ;
  wire \dividend0_reg[23]_i_1__4_n_3 ;
  wire \dividend0_reg[23]_i_1__4_n_4 ;
  wire \dividend0_reg[27]_i_1__4_n_1 ;
  wire \dividend0_reg[27]_i_1__4_n_2 ;
  wire \dividend0_reg[27]_i_1__4_n_3 ;
  wire \dividend0_reg[27]_i_1__4_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__4_n_3 ;
  wire \dividend0_reg[31]_i_1__4_n_4 ;
  wire \dividend0_reg[3]_i_1__4_n_1 ;
  wire \dividend0_reg[3]_i_1__4_n_2 ;
  wire \dividend0_reg[3]_i_1__4_n_3 ;
  wire \dividend0_reg[3]_i_1__4_n_4 ;
  wire \dividend0_reg[7]_i_1__4_n_1 ;
  wire \dividend0_reg[7]_i_1__4_n_2 ;
  wire \dividend0_reg[7]_i_1__4_n_3 ;
  wire \dividend0_reg[7]_i_1__4_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire \vi_backoff_counter[1]_i_3_n_1 ;
  wire \vi_backoff_counter[2]_i_3_n_1 ;
  wire \vi_backoff_counter[3]_i_3_n_1 ;
  wire \vi_backoff_counter[4]_i_3_n_1 ;
  wire \vi_backoff_counter[5]_i_3_n_1 ;
  wire \vi_backoff_counter[6]_i_3_n_1 ;
  wire \vi_backoff_counter[7]_i_3_n_1 ;
  wire \vi_backoff_counter[8]_i_3_n_1 ;
  wire \vi_backoff_counter[9]_i_10_n_1 ;
  wire [9:0]\vi_backoff_counter[9]_i_7_0 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[1]_0 ;
  wire \vi_backoff_counter_reg[1]_1 ;
  wire \vi_backoff_counter_reg[1]_2 ;
  wire \vi_backoff_counter_reg[1]_3 ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[2]_0 ;
  wire \vi_backoff_counter_reg[2]_1 ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[3]_0 ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[4]_0 ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[5]_0 ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[6]_0 ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[7]_0 ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[8]_0 ;
  wire \vi_backoff_counter_reg[8]_1 ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vi_backoff_counter_reg[9]_1 ;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__4_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__4 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__4_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__4 
       (.CI(\dividend0_reg[7]_i_1__4_n_1 ),
        .CO({\dividend0_reg[11]_i_1__4_n_1 ,\dividend0_reg[11]_i_1__4_n_2 ,\dividend0_reg[11]_i_1__4_n_3 ,\dividend0_reg[11]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__4 
       (.CI(\dividend0_reg[11]_i_1__4_n_1 ),
        .CO({\dividend0_reg[15]_i_1__4_n_1 ,\dividend0_reg[15]_i_1__4_n_2 ,\dividend0_reg[15]_i_1__4_n_3 ,\dividend0_reg[15]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__4 
       (.CI(\dividend0_reg[15]_i_1__4_n_1 ),
        .CO({\dividend0_reg[19]_i_1__4_n_1 ,\dividend0_reg[19]_i_1__4_n_2 ,\dividend0_reg[19]_i_1__4_n_3 ,\dividend0_reg[19]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__4 
       (.CI(\dividend0_reg[19]_i_1__4_n_1 ),
        .CO({\dividend0_reg[23]_i_1__4_n_1 ,\dividend0_reg[23]_i_1__4_n_2 ,\dividend0_reg[23]_i_1__4_n_3 ,\dividend0_reg[23]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__4 
       (.CI(\dividend0_reg[23]_i_1__4_n_1 ),
        .CO({\dividend0_reg[27]_i_1__4_n_1 ,\dividend0_reg[27]_i_1__4_n_2 ,\dividend0_reg[27]_i_1__4_n_3 ,\dividend0_reg[27]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__4 
       (.CI(\dividend0_reg[27]_i_1__4_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__4_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__4_n_3 ,\dividend0_reg[31]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__4_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__4 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__4_n_1 ,\dividend0_reg[3]_i_1__4_n_2 ,\dividend0_reg[3]_i_1__4_n_3 ,\dividend0_reg[3]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__4_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__4 
       (.CI(\dividend0_reg[3]_i_1__4_n_1 ),
        .CO({\dividend0_reg[7]_i_1__4_n_1 ,\dividend0_reg[7]_i_1__4_n_2 ,\dividend0_reg[7]_i_1__4_n_3 ,\dividend0_reg[7]_i_1__4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9B919B9B9B919191)) 
    \vi_backoff_counter[0]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter[9]_i_7_0 [0]),
        .I2(\vi_backoff_counter_reg[0]_0 ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(Q[1]),
        .I5(ap_return_preg[0]),
        .O(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \vi_backoff_counter[1]_i_2 
       (.I0(\vi_backoff_counter[1]_i_3_n_1 ),
        .I1(\vi_backoff_counter_reg[0] ),
        .I2(\vi_backoff_counter_reg[1]_0 ),
        .I3(\vi_backoff_counter_reg[1]_1 ),
        .I4(\vi_backoff_counter_reg[1]_2 ),
        .I5(\vi_backoff_counter_reg[1]_3 ),
        .O(\vi_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[1]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [1]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\vi_backoff_counter[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \vi_backoff_counter[2]_i_2 
       (.I0(\vi_backoff_counter[2]_i_3_n_1 ),
        .I1(\vi_backoff_counter_reg[0] ),
        .I2(\vi_backoff_counter_reg[1]_0 ),
        .I3(\vi_backoff_counter_reg[2]_0 ),
        .I4(\vi_backoff_counter_reg[1]_2 ),
        .I5(\vi_backoff_counter_reg[2]_1 ),
        .O(\vi_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[2]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [2]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\vi_backoff_counter[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \vi_backoff_counter[3]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[1]_2 ),
        .I2(\vi_backoff_counter[3]_i_3_n_1 ),
        .I3(\vi_backoff_counter_reg[1]_0 ),
        .I4(\vi_backoff_counter_reg[3] ),
        .I5(\vi_backoff_counter_reg[3]_0 ),
        .O(\available_spaces_vi_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[3]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [3]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\vi_backoff_counter[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \vi_backoff_counter[4]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[1]_2 ),
        .I2(\vi_backoff_counter[4]_i_3_n_1 ),
        .I3(\vi_backoff_counter_reg[1]_0 ),
        .I4(\vi_backoff_counter_reg[4] ),
        .I5(\vi_backoff_counter_reg[4]_0 ),
        .O(\available_spaces_vi_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[4]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [4]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\vi_backoff_counter[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \vi_backoff_counter[5]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[1]_2 ),
        .I2(\vi_backoff_counter[5]_i_3_n_1 ),
        .I3(\vi_backoff_counter_reg[1]_0 ),
        .I4(\vi_backoff_counter_reg[5] ),
        .I5(\vi_backoff_counter_reg[5]_0 ),
        .O(\available_spaces_vi_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[5]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [5]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\vi_backoff_counter[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \vi_backoff_counter[6]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[1]_2 ),
        .I2(\vi_backoff_counter[6]_i_3_n_1 ),
        .I3(\vi_backoff_counter_reg[1]_0 ),
        .I4(\vi_backoff_counter_reg[6] ),
        .I5(\vi_backoff_counter_reg[6]_0 ),
        .O(\available_spaces_vi_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[6]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [6]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\vi_backoff_counter[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF5FFA0CCF533A000)) 
    \vi_backoff_counter[7]_i_2 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter_reg[1]_2 ),
        .I2(\vi_backoff_counter[7]_i_3_n_1 ),
        .I3(\vi_backoff_counter_reg[1]_0 ),
        .I4(\vi_backoff_counter_reg[7] ),
        .I5(\vi_backoff_counter_reg[7]_0 ),
        .O(\available_spaces_vi_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[7]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [7]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\vi_backoff_counter[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \vi_backoff_counter[8]_i_2 
       (.I0(\vi_backoff_counter[8]_i_3_n_1 ),
        .I1(\vi_backoff_counter_reg[0] ),
        .I2(\vi_backoff_counter_reg[1]_0 ),
        .I3(\vi_backoff_counter_reg[8]_0 ),
        .I4(\vi_backoff_counter_reg[1]_2 ),
        .I5(\vi_backoff_counter_reg[8]_1 ),
        .O(\vi_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[8]_i_3 
       (.I0(\vi_backoff_counter[9]_i_7_0 [8]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\vi_backoff_counter[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[9]_i_10 
       (.I0(\vi_backoff_counter[9]_i_7_0 [9]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\vi_backoff_counter[9]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hBFB0BFBF8F808080)) 
    \vi_backoff_counter[9]_i_7 
       (.I0(\vi_backoff_counter[9]_i_10_n_1 ),
        .I1(\vi_backoff_counter_reg[0] ),
        .I2(\vi_backoff_counter_reg[1]_0 ),
        .I3(\vi_backoff_counter_reg[9]_0 ),
        .I4(\vi_backoff_counter_reg[1]_2 ),
        .I5(\vi_backoff_counter_reg[9]_1 ),
        .O(\vi_backoff_counter_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_15
   (\vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \remd_reg[9]_0 ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[4]_0 ,
    \vo_backoff_counter_reg[9]_0 ,
    \vo_backoff_counter_reg[4]_1 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[9]_1 ,
    \vo_backoff_counter_reg[1] ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[3] ,
    \vo_backoff_counter_reg[8] ,
    \vo_backoff_counter_reg[9]_2 ,
    \vo_backoff_counter[4]_i_2_0 ,
    \vo_backoff_counter[4]_i_2_1 ,
    ap_return_preg,
    \vo_backoff_counter[5]_i_2_0 ,
    \vo_backoff_counter[6]_i_2_0 ,
    \vo_backoff_counter[7]_i_2_0 ,
    DI,
    \dividend0_reg[31]_0 );
  output \vo_backoff_counter_reg[4] ;
  output \vo_backoff_counter_reg[5] ;
  output \vo_backoff_counter_reg[6] ;
  output \vo_backoff_counter_reg[7] ;
  output [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [0:0]Q;
  input \vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[4]_0 ;
  input [9:0]\vo_backoff_counter_reg[9]_0 ;
  input \vo_backoff_counter_reg[4]_1 ;
  input [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[9]_1 ;
  input \vo_backoff_counter_reg[1] ;
  input \vo_backoff_counter_reg[2] ;
  input \vo_backoff_counter_reg[3] ;
  input \vo_backoff_counter_reg[8] ;
  input \vo_backoff_counter_reg[9]_2 ;
  input \vo_backoff_counter[4]_i_2_0 ;
  input \vo_backoff_counter[4]_i_2_1 ;
  input [3:0]ap_return_preg;
  input \vo_backoff_counter[5]_i_2_0 ;
  input \vo_backoff_counter[6]_i_2_0 ;
  input \vo_backoff_counter[7]_i_2_0 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_clk;
  wire [3:0]ap_return_preg;
  wire ap_rst;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__3_n_1 ;
  wire \dividend0_reg[11]_i_1__3_n_1 ;
  wire \dividend0_reg[11]_i_1__3_n_2 ;
  wire \dividend0_reg[11]_i_1__3_n_3 ;
  wire \dividend0_reg[11]_i_1__3_n_4 ;
  wire \dividend0_reg[15]_i_1__3_n_1 ;
  wire \dividend0_reg[15]_i_1__3_n_2 ;
  wire \dividend0_reg[15]_i_1__3_n_3 ;
  wire \dividend0_reg[15]_i_1__3_n_4 ;
  wire \dividend0_reg[19]_i_1__3_n_1 ;
  wire \dividend0_reg[19]_i_1__3_n_2 ;
  wire \dividend0_reg[19]_i_1__3_n_3 ;
  wire \dividend0_reg[19]_i_1__3_n_4 ;
  wire \dividend0_reg[23]_i_1__3_n_1 ;
  wire \dividend0_reg[23]_i_1__3_n_2 ;
  wire \dividend0_reg[23]_i_1__3_n_3 ;
  wire \dividend0_reg[23]_i_1__3_n_4 ;
  wire \dividend0_reg[27]_i_1__3_n_1 ;
  wire \dividend0_reg[27]_i_1__3_n_2 ;
  wire \dividend0_reg[27]_i_1__3_n_3 ;
  wire \dividend0_reg[27]_i_1__3_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__3_n_3 ;
  wire \dividend0_reg[31]_i_1__3_n_4 ;
  wire \dividend0_reg[3]_i_1__3_n_1 ;
  wire \dividend0_reg[3]_i_1__3_n_2 ;
  wire \dividend0_reg[3]_i_1__3_n_3 ;
  wire \dividend0_reg[3]_i_1__3_n_4 ;
  wire \dividend0_reg[7]_i_1__3_n_1 ;
  wire \dividend0_reg[7]_i_1__3_n_2 ;
  wire \dividend0_reg[7]_i_1__3_n_3 ;
  wire \dividend0_reg[7]_i_1__3_n_4 ;
  wire done0;
  wire [7:4]grp_backoff_vo_fu_151_vo_backoff_counter_o;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire \vo_backoff_counter[4]_i_2_0 ;
  wire \vo_backoff_counter[4]_i_2_1 ;
  wire \vo_backoff_counter[5]_i_2_0 ;
  wire \vo_backoff_counter[6]_i_2_0 ;
  wire \vo_backoff_counter[7]_i_2_0 ;
  wire \vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[1] ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[3] ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[4]_0 ;
  wire \vo_backoff_counter_reg[4]_1 ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[8] ;
  wire \vo_backoff_counter_reg[9] ;
  wire [9:0]\vo_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[9]_1 ;
  wire \vo_backoff_counter_reg[9]_2 ;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__3 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__3_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__3 
       (.CI(\dividend0_reg[7]_i_1__3_n_1 ),
        .CO({\dividend0_reg[11]_i_1__3_n_1 ,\dividend0_reg[11]_i_1__3_n_2 ,\dividend0_reg[11]_i_1__3_n_3 ,\dividend0_reg[11]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__3 
       (.CI(\dividend0_reg[11]_i_1__3_n_1 ),
        .CO({\dividend0_reg[15]_i_1__3_n_1 ,\dividend0_reg[15]_i_1__3_n_2 ,\dividend0_reg[15]_i_1__3_n_3 ,\dividend0_reg[15]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__3 
       (.CI(\dividend0_reg[15]_i_1__3_n_1 ),
        .CO({\dividend0_reg[19]_i_1__3_n_1 ,\dividend0_reg[19]_i_1__3_n_2 ,\dividend0_reg[19]_i_1__3_n_3 ,\dividend0_reg[19]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__3 
       (.CI(\dividend0_reg[19]_i_1__3_n_1 ),
        .CO({\dividend0_reg[23]_i_1__3_n_1 ,\dividend0_reg[23]_i_1__3_n_2 ,\dividend0_reg[23]_i_1__3_n_3 ,\dividend0_reg[23]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__3 
       (.CI(\dividend0_reg[23]_i_1__3_n_1 ),
        .CO({\dividend0_reg[27]_i_1__3_n_1 ,\dividend0_reg[27]_i_1__3_n_2 ,\dividend0_reg[27]_i_1__3_n_3 ,\dividend0_reg[27]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__3 
       (.CI(\dividend0_reg[27]_i_1__3_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__3_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__3_n_3 ,\dividend0_reg[31]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__3_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__3 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__3_n_1 ,\dividend0_reg[3]_i_1__3_n_2 ,\dividend0_reg[3]_i_1__3_n_3 ,\dividend0_reg[3]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__3_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__3 
       (.CI(\dividend0_reg[3]_i_1__3_n_1 ),
        .CO({\dividend0_reg[7]_i_1__3_n_1 ,\dividend0_reg[7]_i_1__3_n_2 ,\dividend0_reg[7]_i_1__3_n_3 ,\dividend0_reg[7]_i_1__3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q(dividend0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ),
        .\remd_tmp_reg[9]_0 ({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(start0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[0]_i_2 
       (.I0(\vo_backoff_counter_reg[9]_0 [0]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\vo_backoff_counter_reg[0] ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[0]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[1]_i_2 
       (.I0(\vo_backoff_counter_reg[9]_0 [1]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\vo_backoff_counter_reg[1] ),
        .I3(\remd_reg[9]_0 [1]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[1]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[2]_i_2 
       (.I0(\vo_backoff_counter_reg[9]_0 [2]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\vo_backoff_counter_reg[2] ),
        .I3(\remd_reg[9]_0 [2]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[2]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[3]_i_2 
       (.I0(\vo_backoff_counter_reg[9]_0 [3]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\vo_backoff_counter_reg[3] ),
        .I3(\remd_reg[9]_0 [3]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[3]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \vo_backoff_counter[4]_i_2 
       (.I0(\vo_backoff_counter_reg[9] ),
        .I1(grp_backoff_vo_fu_151_vo_backoff_counter_o[4]),
        .I2(\vo_backoff_counter_reg[4]_0 ),
        .I3(\vo_backoff_counter_reg[9]_0 [4]),
        .I4(\vo_backoff_counter_reg[4]_1 ),
        .I5(grp_backoff_vo_fu_153_vo_backoff_counter_o[0]),
        .O(\vo_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[4]_i_3 
       (.I0(\vo_backoff_counter[4]_i_2_0 ),
        .I1(\vo_backoff_counter[4]_i_2_1 ),
        .I2(ap_return_preg[0]),
        .I3(\remd_reg[9]_0 [4]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_backoff_vo_fu_151_vo_backoff_counter_o[4]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \vo_backoff_counter[5]_i_2 
       (.I0(\vo_backoff_counter_reg[9] ),
        .I1(grp_backoff_vo_fu_151_vo_backoff_counter_o[5]),
        .I2(\vo_backoff_counter_reg[4]_0 ),
        .I3(\vo_backoff_counter_reg[9]_0 [5]),
        .I4(\vo_backoff_counter_reg[4]_1 ),
        .I5(grp_backoff_vo_fu_153_vo_backoff_counter_o[1]),
        .O(\vo_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[5]_i_3 
       (.I0(\vo_backoff_counter[5]_i_2_0 ),
        .I1(\vo_backoff_counter[4]_i_2_1 ),
        .I2(ap_return_preg[1]),
        .I3(\remd_reg[9]_0 [5]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_backoff_vo_fu_151_vo_backoff_counter_o[5]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \vo_backoff_counter[6]_i_2 
       (.I0(\vo_backoff_counter_reg[9] ),
        .I1(grp_backoff_vo_fu_151_vo_backoff_counter_o[6]),
        .I2(\vo_backoff_counter_reg[4]_0 ),
        .I3(\vo_backoff_counter_reg[9]_0 [6]),
        .I4(\vo_backoff_counter_reg[4]_1 ),
        .I5(grp_backoff_vo_fu_153_vo_backoff_counter_o[2]),
        .O(\vo_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[6]_i_3 
       (.I0(\vo_backoff_counter[6]_i_2_0 ),
        .I1(\vo_backoff_counter[4]_i_2_1 ),
        .I2(ap_return_preg[2]),
        .I3(\remd_reg[9]_0 [6]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_backoff_vo_fu_151_vo_backoff_counter_o[6]));
  LUT6 #(
    .INIT(64'hEF40EF4FEF40E040)) 
    \vo_backoff_counter[7]_i_2 
       (.I0(\vo_backoff_counter_reg[9] ),
        .I1(grp_backoff_vo_fu_151_vo_backoff_counter_o[7]),
        .I2(\vo_backoff_counter_reg[4]_0 ),
        .I3(\vo_backoff_counter_reg[9]_0 [7]),
        .I4(\vo_backoff_counter_reg[4]_1 ),
        .I5(grp_backoff_vo_fu_153_vo_backoff_counter_o[3]),
        .O(\vo_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[7]_i_3 
       (.I0(\vo_backoff_counter[7]_i_2_0 ),
        .I1(\vo_backoff_counter[4]_i_2_1 ),
        .I2(ap_return_preg[3]),
        .I3(\remd_reg[9]_0 [7]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_backoff_vo_fu_151_vo_backoff_counter_o[7]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[8]_i_2 
       (.I0(\vo_backoff_counter_reg[9]_0 [8]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\vo_backoff_counter_reg[8] ),
        .I3(\remd_reg[9]_0 [8]),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[4]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \vo_backoff_counter[9]_i_6 
       (.I0(\vo_backoff_counter_reg[9]_0 [9]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(\vo_backoff_counter_reg[9]_1 ),
        .I4(\vo_backoff_counter_reg[9]_2 ),
        .O(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[5]));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_22
   (D,
    \remd_reg[0]_0 ,
    grp_ma_unitdatax_request_fu_344_vo_backoff_counter,
    \remd_reg[9]_0 ,
    \remd_reg[9]_1 ,
    \remd_reg[9]_2 ,
    \icmp_ln41_reg_681_reg[0] ,
    \icmp_ln69_reg_705_reg[0] ,
    \medium_state_read_reg_735_reg[0] ,
    \trunc_ln14_reg_176_reg[30] ,
    Q,
    ap_clk,
    ap_rst,
    \r_stage_reg[32] ,
    \vo_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_vo_backoff_counter_o,
    \vo_backoff_counter_reg[9]_0 ,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \ap_return_preg_reg[9] ,
    \vo_backoff_counter_reg[4] ,
    \vo_backoff_counter_reg[5] ,
    \vo_backoff_counter_reg[6] ,
    \vo_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \vi_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9]_0 ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[3] ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \be_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \be_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1]_0 ,
    \bk_backoff_counter_reg[9] ,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \bk_backoff_counter_reg[0] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[9]_1 ,
    \divisor0_reg[9]_2 ,
    icmp_ln69_reg_705,
    icmp_ln67_reg_689,
    empty_34_reg_685,
    icmp_ln41_reg_681,
    \divisor0_reg[0]_0 ,
    icmp_ln56_reg_718,
    \divisor0_reg[0]_1 ,
    \divisor0_reg[0]_2 ,
    icmp_ln43_reg_731,
    DI,
    \dividend0_reg[31]_0 );
  output [9:0]D;
  output \remd_reg[0]_0 ;
  output [8:0]grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
  output [9:0]\remd_reg[9]_0 ;
  output [9:0]\remd_reg[9]_1 ;
  output [9:0]\remd_reg[9]_2 ;
  output \icmp_ln41_reg_681_reg[0] ;
  output \icmp_ln69_reg_705_reg[0] ;
  output \medium_state_read_reg_735_reg[0] ;
  output [31:0]\trunc_ln14_reg_176_reg[30] ;
  input [1:0]Q;
  input ap_clk;
  input ap_rst;
  input \r_stage_reg[32] ;
  input \vo_backoff_counter_reg[9] ;
  input [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  input \vo_backoff_counter_reg[9]_0 ;
  input [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  input [9:0]\ap_return_preg_reg[9] ;
  input \vo_backoff_counter_reg[4] ;
  input \vo_backoff_counter_reg[5] ;
  input \vo_backoff_counter_reg[6] ;
  input \vo_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[9] ;
  input [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  input \vi_backoff_counter_reg[1] ;
  input \vi_backoff_counter_reg[2] ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[8] ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \be_backoff_counter_reg[1] ;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[3] ;
  input [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  input \be_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  input \be_backoff_counter_reg[9] ;
  input \be_backoff_counter_reg[8] ;
  input \be_backoff_counter_reg[2] ;
  input \be_backoff_counter_reg[1]_0 ;
  input \bk_backoff_counter_reg[9] ;
  input [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  input \bk_backoff_counter_reg[3] ;
  input \bk_backoff_counter_reg[4] ;
  input \bk_backoff_counter_reg[5] ;
  input \bk_backoff_counter_reg[6] ;
  input \bk_backoff_counter_reg[7] ;
  input \bk_backoff_counter_reg[1] ;
  input \bk_backoff_counter_reg[2] ;
  input \bk_backoff_counter_reg[8] ;
  input \bk_backoff_counter_reg[9]_0 ;
  input [9:0]\divisor0_reg[9]_0 ;
  input [9:0]\divisor0_reg[9]_1 ;
  input [9:0]\divisor0_reg[9]_2 ;
  input icmp_ln69_reg_705;
  input icmp_ln67_reg_689;
  input empty_34_reg_685;
  input icmp_ln41_reg_681;
  input \divisor0_reg[0]_0 ;
  input icmp_ln56_reg_718;
  input \divisor0_reg[0]_1 ;
  input \divisor0_reg[0]_2 ;
  input icmp_ln43_reg_731;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;

  wire [9:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]\ap_return_preg_reg[9] ;
  wire ap_rst;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[9]_0 ;
  wire \dividend0[3]_i_2__7_n_1 ;
  wire \dividend0_reg[11]_i_1__7_n_1 ;
  wire \dividend0_reg[11]_i_1__7_n_2 ;
  wire \dividend0_reg[11]_i_1__7_n_3 ;
  wire \dividend0_reg[11]_i_1__7_n_4 ;
  wire \dividend0_reg[15]_i_1__7_n_1 ;
  wire \dividend0_reg[15]_i_1__7_n_2 ;
  wire \dividend0_reg[15]_i_1__7_n_3 ;
  wire \dividend0_reg[15]_i_1__7_n_4 ;
  wire \dividend0_reg[19]_i_1__7_n_1 ;
  wire \dividend0_reg[19]_i_1__7_n_2 ;
  wire \dividend0_reg[19]_i_1__7_n_3 ;
  wire \dividend0_reg[19]_i_1__7_n_4 ;
  wire \dividend0_reg[23]_i_1__7_n_1 ;
  wire \dividend0_reg[23]_i_1__7_n_2 ;
  wire \dividend0_reg[23]_i_1__7_n_3 ;
  wire \dividend0_reg[23]_i_1__7_n_4 ;
  wire \dividend0_reg[27]_i_1__7_n_1 ;
  wire \dividend0_reg[27]_i_1__7_n_2 ;
  wire \dividend0_reg[27]_i_1__7_n_3 ;
  wire \dividend0_reg[27]_i_1__7_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__7_n_3 ;
  wire \dividend0_reg[31]_i_1__7_n_4 ;
  wire \dividend0_reg[3]_i_1__7_n_1 ;
  wire \dividend0_reg[3]_i_1__7_n_2 ;
  wire \dividend0_reg[3]_i_1__7_n_3 ;
  wire \dividend0_reg[3]_i_1__7_n_4 ;
  wire \dividend0_reg[7]_i_1__7_n_1 ;
  wire \dividend0_reg[7]_i_1__7_n_2 ;
  wire \dividend0_reg[7]_i_1__7_n_3 ;
  wire \dividend0_reg[7]_i_1__7_n_4 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire \divisor0[0]_i_1_n_1 ;
  wire \divisor0[1]_i_1_n_1 ;
  wire \divisor0[2]_i_1_n_1 ;
  wire \divisor0[3]_i_1_n_1 ;
  wire \divisor0[4]_i_1_n_1 ;
  wire \divisor0[5]_i_1_n_1 ;
  wire \divisor0[6]_i_1_n_1 ;
  wire \divisor0[7]_i_1_n_1 ;
  wire \divisor0[8]_i_1_n_1 ;
  wire \divisor0[9]_i_1_n_1 ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[0]_1 ;
  wire \divisor0_reg[0]_2 ;
  wire [9:0]\divisor0_reg[9]_0 ;
  wire [9:0]\divisor0_reg[9]_1 ;
  wire [9:0]\divisor0_reg[9]_2 ;
  wire \divisor0_reg_n_1_[0] ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire done0;
  wire empty_34_reg_685;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire [8:0]grp_ma_unitdatax_request_fu_344_vo_backoff_counter;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire [5:0]grp_phy_txend_confirm_fu_292_vo_backoff_counter_o;
  wire icmp_ln41_reg_681;
  wire \icmp_ln41_reg_681_reg[0] ;
  wire icmp_ln43_reg_731;
  wire icmp_ln56_reg_718;
  wire icmp_ln67_reg_689;
  wire icmp_ln69_reg_705;
  wire \icmp_ln69_reg_705_reg[0] ;
  wire \medium_state_read_reg_735_reg[0] ;
  wire \r_stage_reg[32] ;
  wire [9:0]remd;
  wire \remd_reg[0]_0 ;
  wire [9:0]\remd_reg[9]_0 ;
  wire [9:0]\remd_reg[9]_1 ;
  wire [9:0]\remd_reg[9]_2 ;
  wire [9:0]remd_tmp;
  wire start0;
  wire [31:0]\trunc_ln14_reg_176_reg[30] ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[4] ;
  wire \vo_backoff_counter_reg[5] ;
  wire \vo_backoff_counter_reg[6] ;
  wire \vo_backoff_counter_reg[7] ;
  wire \vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__7_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[0]_i_1__4 
       (.I0(remd[0]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [0]),
        .O(\remd_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[1]_i_1__0 
       (.I0(remd[1]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [1]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[2]_i_1__0 
       (.I0(remd[2]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [2]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[3]_i_1__0 
       (.I0(remd[3]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [3]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[4]_i_1 
       (.I0(remd[4]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [4]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[5]_i_1 
       (.I0(remd[5]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [5]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[6]_i_1 
       (.I0(remd[6]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [6]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[7]_i_1 
       (.I0(remd[7]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [7]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[8]_i_1 
       (.I0(remd[8]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [8]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[9]_i_1 
       (.I0(remd[9]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [9]),
        .O(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[0]_i_1 
       (.I0(\remd_reg[0]_0 ),
        .I1(\be_backoff_counter_reg[1] ),
        .I2(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .I3(\be_backoff_counter_reg[0] ),
        .I4(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .O(\remd_reg[9]_1 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[1]_i_1 
       (.I0(remd[1]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [1]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[1]_0 ),
        .O(\remd_reg[9]_1 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[2]_i_1 
       (.I0(remd[2]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [2]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[2] ),
        .O(\remd_reg[9]_1 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[3]_i_1 
       (.I0(remd[3]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [3]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[3] ),
        .O(\remd_reg[9]_1 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[4]_i_1 
       (.I0(remd[4]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [4]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[4] ),
        .O(\remd_reg[9]_1 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[5]_i_1 
       (.I0(remd[5]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [5]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[5] ),
        .O(\remd_reg[9]_1 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[6]_i_1 
       (.I0(remd[6]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [6]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[6] ),
        .O(\remd_reg[9]_1 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[7]_i_1 
       (.I0(remd[7]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [7]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[7] ),
        .O(\remd_reg[9]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[8]_i_1 
       (.I0(remd[8]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [8]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[8] ),
        .O(\remd_reg[9]_1 [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \be_backoff_counter[9]_i_2 
       (.I0(remd[9]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [9]),
        .I3(\be_backoff_counter_reg[1] ),
        .I4(\be_backoff_counter_reg[9] ),
        .O(\remd_reg[9]_1 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[0]_i_1 
       (.I0(\remd_reg[0]_0 ),
        .I1(\bk_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .I3(\bk_backoff_counter_reg[0] ),
        .I4(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .O(\remd_reg[9]_2 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[1]_i_1 
       (.I0(remd[1]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [1]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[1] ),
        .O(\remd_reg[9]_2 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[2]_i_1 
       (.I0(remd[2]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [2]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[2] ),
        .O(\remd_reg[9]_2 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[3]_i_1 
       (.I0(remd[3]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [3]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[3] ),
        .O(\remd_reg[9]_2 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[4]_i_1 
       (.I0(remd[4]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [4]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[4] ),
        .O(\remd_reg[9]_2 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[5]_i_1 
       (.I0(remd[5]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [5]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[5] ),
        .O(\remd_reg[9]_2 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[6]_i_1 
       (.I0(remd[6]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [6]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[6] ),
        .O(\remd_reg[9]_2 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[7]_i_1 
       (.I0(remd[7]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [7]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[7] ),
        .O(\remd_reg[9]_2 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[8]_i_1 
       (.I0(remd[8]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [8]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[8] ),
        .O(\remd_reg[9]_2 [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \bk_backoff_counter[9]_i_2 
       (.I0(remd[9]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [9]),
        .I3(\bk_backoff_counter_reg[9] ),
        .I4(\bk_backoff_counter_reg[9]_0 ),
        .O(\remd_reg[9]_2 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__7 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__7_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__7 
       (.CI(\dividend0_reg[7]_i_1__7_n_1 ),
        .CO({\dividend0_reg[11]_i_1__7_n_1 ,\dividend0_reg[11]_i_1__7_n_2 ,\dividend0_reg[11]_i_1__7_n_3 ,\dividend0_reg[11]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__7 
       (.CI(\dividend0_reg[11]_i_1__7_n_1 ),
        .CO({\dividend0_reg[15]_i_1__7_n_1 ,\dividend0_reg[15]_i_1__7_n_2 ,\dividend0_reg[15]_i_1__7_n_3 ,\dividend0_reg[15]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__7 
       (.CI(\dividend0_reg[15]_i_1__7_n_1 ),
        .CO({\dividend0_reg[19]_i_1__7_n_1 ,\dividend0_reg[19]_i_1__7_n_2 ,\dividend0_reg[19]_i_1__7_n_3 ,\dividend0_reg[19]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__7 
       (.CI(\dividend0_reg[19]_i_1__7_n_1 ),
        .CO({\dividend0_reg[23]_i_1__7_n_1 ,\dividend0_reg[23]_i_1__7_n_2 ,\dividend0_reg[23]_i_1__7_n_3 ,\dividend0_reg[23]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__7 
       (.CI(\dividend0_reg[23]_i_1__7_n_1 ),
        .CO({\dividend0_reg[27]_i_1__7_n_1 ,\dividend0_reg[27]_i_1__7_n_2 ,\dividend0_reg[27]_i_1__7_n_3 ,\dividend0_reg[27]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__7 
       (.CI(\dividend0_reg[27]_i_1__7_n_1 ),
        .CO({\trunc_ln14_reg_176_reg[30] [31],\NLW_dividend0_reg[31]_i_1__7_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__7_n_3 ,\dividend0_reg[31]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__7_O_UNCONNECTED [3],\trunc_ln14_reg_176_reg[30] [30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__7 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__7_n_1 ,\dividend0_reg[3]_i_1__7_n_2 ,\dividend0_reg[3]_i_1__7_n_3 ,\dividend0_reg[3]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(\trunc_ln14_reg_176_reg[30] [3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__7_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__7 
       (.CI(\dividend0_reg[3]_i_1__7_n_1 ),
        .CO({\dividend0_reg[7]_i_1__7_n_1 ,\dividend0_reg[7]_i_1__7_n_2 ,\dividend0_reg[7]_i_1__7_n_3 ,\dividend0_reg[7]_i_1__7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\trunc_ln14_reg_176_reg[30] [7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln14_reg_176_reg[30] [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEE2EEE2EEE20000)) 
    \divisor0[0]_i_1 
       (.I0(\divisor0_reg[9]_0 [0]),
        .I1(\icmp_ln41_reg_681_reg[0] ),
        .I2(\icmp_ln69_reg_705_reg[0] ),
        .I3(\divisor0_reg[9]_1 [0]),
        .I4(\medium_state_read_reg_735_reg[0] ),
        .I5(\divisor0_reg[9]_2 [0]),
        .O(\divisor0[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEE2EEE2EEE20000)) 
    \divisor0[1]_i_1 
       (.I0(\divisor0_reg[9]_0 [1]),
        .I1(\icmp_ln41_reg_681_reg[0] ),
        .I2(\icmp_ln69_reg_705_reg[0] ),
        .I3(\divisor0_reg[9]_1 [1]),
        .I4(\medium_state_read_reg_735_reg[0] ),
        .I5(\divisor0_reg[9]_2 [1]),
        .O(\divisor0[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEE2EEE2EEE20000)) 
    \divisor0[2]_i_1 
       (.I0(\divisor0_reg[9]_0 [2]),
        .I1(\icmp_ln41_reg_681_reg[0] ),
        .I2(\icmp_ln69_reg_705_reg[0] ),
        .I3(\divisor0_reg[9]_1 [2]),
        .I4(\medium_state_read_reg_735_reg[0] ),
        .I5(\divisor0_reg[9]_2 [2]),
        .O(\divisor0[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hEEE2EEE2EEE20000)) 
    \divisor0[3]_i_1 
       (.I0(\divisor0_reg[9]_0 [3]),
        .I1(\icmp_ln41_reg_681_reg[0] ),
        .I2(\icmp_ln69_reg_705_reg[0] ),
        .I3(\divisor0_reg[9]_1 [3]),
        .I4(\medium_state_read_reg_735_reg[0] ),
        .I5(\divisor0_reg[9]_2 [3]),
        .O(\divisor0[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[4]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [4]),
        .I2(\divisor0_reg[9]_0 [4]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [4]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[5]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [5]),
        .I2(\divisor0_reg[9]_0 [5]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [5]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[6]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [6]),
        .I2(\divisor0_reg[9]_0 [6]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [6]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[7]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [7]),
        .I2(\divisor0_reg[9]_0 [7]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [7]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[8]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [8]),
        .I2(\divisor0_reg[9]_0 [8]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [8]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \divisor0[9]_i_1 
       (.I0(\medium_state_read_reg_735_reg[0] ),
        .I1(\divisor0_reg[9]_2 [9]),
        .I2(\divisor0_reg[9]_0 [9]),
        .I3(\icmp_ln41_reg_681_reg[0] ),
        .I4(\divisor0_reg[9]_1 [9]),
        .I5(\icmp_ln69_reg_705_reg[0] ),
        .O(\divisor0[9]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \divisor0[9]_i_2 
       (.I0(\divisor0_reg[0]_2 ),
        .I1(icmp_ln43_reg_731),
        .I2(icmp_ln41_reg_681),
        .O(\medium_state_read_reg_735_reg[0] ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \divisor0[9]_i_3 
       (.I0(icmp_ln41_reg_681),
        .I1(empty_34_reg_685),
        .I2(icmp_ln56_reg_718),
        .I3(\divisor0_reg[0]_1 ),
        .O(\icmp_ln41_reg_681_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \divisor0[9]_i_4 
       (.I0(icmp_ln69_reg_705),
        .I1(icmp_ln67_reg_689),
        .I2(empty_34_reg_685),
        .I3(icmp_ln41_reg_681),
        .I4(\divisor0_reg[0]_0 ),
        .O(\icmp_ln69_reg_705_reg[0] ));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[0]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[1]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[2]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[3]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[4]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[5]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[6]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[7]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[8]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0[9]_i_1_n_1 ),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[0]),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[1]),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[2]),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[3]),
        .Q(remd[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[4]),
        .Q(remd[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[5]),
        .Q(remd[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[6]),
        .Q(remd[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[7]),
        .Q(remd[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[8]),
        .Q(remd[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[9]),
        .Q(remd[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23 send_frame_urem_3bkb_div_u_0
       (.E(start0),
        .Q(remd_tmp),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 ({\dividend0_reg_n_1_[31] ,\dividend0_reg_n_1_[30] ,\dividend0_reg_n_1_[29] ,\dividend0_reg_n_1_[28] ,\dividend0_reg_n_1_[27] ,\dividend0_reg_n_1_[26] ,\dividend0_reg_n_1_[25] ,\dividend0_reg_n_1_[24] ,\dividend0_reg_n_1_[23] ,\dividend0_reg_n_1_[22] ,\dividend0_reg_n_1_[21] ,\dividend0_reg_n_1_[20] ,\dividend0_reg_n_1_[19] ,\dividend0_reg_n_1_[18] ,\dividend0_reg_n_1_[17] ,\dividend0_reg_n_1_[16] ,\dividend0_reg_n_1_[15] ,\dividend0_reg_n_1_[14] ,\dividend0_reg_n_1_[13] ,\dividend0_reg_n_1_[12] ,\dividend0_reg_n_1_[11] ,\dividend0_reg_n_1_[10] ,\dividend0_reg_n_1_[9] ,\dividend0_reg_n_1_[8] ,\dividend0_reg_n_1_[7] ,\dividend0_reg_n_1_[6] ,\dividend0_reg_n_1_[5] ,\dividend0_reg_n_1_[4] ,\dividend0_reg_n_1_[3] ,\dividend0_reg_n_1_[2] ,\dividend0_reg_n_1_[1] ,\dividend0_reg_n_1_[0] }),
        .\divisor0_reg[9]_0 ({\divisor0_reg_n_1_[9] ,\divisor0_reg_n_1_[8] ,\divisor0_reg_n_1_[7] ,\divisor0_reg_n_1_[6] ,\divisor0_reg_n_1_[5] ,\divisor0_reg_n_1_[4] ,\divisor0_reg_n_1_[3] ,\divisor0_reg_n_1_[2] ,\divisor0_reg_n_1_[1] ,\divisor0_reg_n_1_[0] }),
        .\r_stage_reg[32]_0 (done0),
        .\r_stage_reg[32]_1 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[0]_i_1 
       (.I0(\remd_reg[0]_0 ),
        .I1(\vi_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .I3(\vi_backoff_counter_reg[0] ),
        .I4(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .O(\remd_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[1]_i_1 
       (.I0(remd[1]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [1]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[1] ),
        .O(\remd_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[2]_i_1 
       (.I0(remd[2]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [2]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[2] ),
        .O(\remd_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[3]_i_1 
       (.I0(remd[3]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [3]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[3] ),
        .O(\remd_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[4]_i_1 
       (.I0(remd[4]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [4]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[4] ),
        .O(\remd_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[5]_i_1 
       (.I0(remd[5]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [5]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[5] ),
        .O(\remd_reg[9]_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[6]_i_1 
       (.I0(remd[6]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [6]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[6] ),
        .O(\remd_reg[9]_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[7]_i_1 
       (.I0(remd[7]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [7]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[7] ),
        .O(\remd_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[8]_i_1 
       (.I0(remd[8]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [8]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[8] ),
        .O(\remd_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vi_backoff_counter[9]_i_2 
       (.I0(remd[9]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [9]),
        .I3(\vi_backoff_counter_reg[9] ),
        .I4(\vi_backoff_counter_reg[9]_0 ),
        .O(\remd_reg[9]_0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[0]_i_1 
       (.I0(\remd_reg[0]_0 ),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[0]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[1]_i_1 
       (.I0(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[0]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[1]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[2]_i_1 
       (.I0(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[1]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[2]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[3]_i_1 
       (.I0(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[2]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[3]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vo_backoff_counter[4]_i_1 
       (.I0(remd[4]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [4]),
        .I3(\vo_backoff_counter_reg[9] ),
        .I4(\vo_backoff_counter_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vo_backoff_counter[5]_i_1 
       (.I0(remd[5]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [5]),
        .I3(\vo_backoff_counter_reg[9] ),
        .I4(\vo_backoff_counter_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vo_backoff_counter[6]_i_1 
       (.I0(remd[6]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [6]),
        .I3(\vo_backoff_counter_reg[9] ),
        .I4(\vo_backoff_counter_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \vo_backoff_counter[7]_i_1 
       (.I0(remd[7]),
        .I1(Q[1]),
        .I2(\ap_return_preg_reg[9] [7]),
        .I3(\vo_backoff_counter_reg[9] ),
        .I4(\vo_backoff_counter_reg[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[8]_i_1 
       (.I0(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[7]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[4]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[4]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vo_backoff_counter[9]_i_2 
       (.I0(grp_ma_unitdatax_request_fu_344_vo_backoff_counter[8]),
        .I1(\vo_backoff_counter_reg[9] ),
        .I2(grp_phy_txend_confirm_fu_292_vo_backoff_counter_o[5]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(grp_initial_edca_process_fu_240_vo_backoff_counter_o[5]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_3
   (grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \remd_reg[9]_0 ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \bk_backoff_counter_reg[0] ,
    ap_return_preg,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter[9]_i_7 ,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]ap_return_preg;
  input \bk_backoff_counter_reg[0]_0 ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__6_n_1 ;
  wire \dividend0_reg[11]_i_1__6_n_1 ;
  wire \dividend0_reg[11]_i_1__6_n_2 ;
  wire \dividend0_reg[11]_i_1__6_n_3 ;
  wire \dividend0_reg[11]_i_1__6_n_4 ;
  wire \dividend0_reg[15]_i_1__6_n_1 ;
  wire \dividend0_reg[15]_i_1__6_n_2 ;
  wire \dividend0_reg[15]_i_1__6_n_3 ;
  wire \dividend0_reg[15]_i_1__6_n_4 ;
  wire \dividend0_reg[19]_i_1__6_n_1 ;
  wire \dividend0_reg[19]_i_1__6_n_2 ;
  wire \dividend0_reg[19]_i_1__6_n_3 ;
  wire \dividend0_reg[19]_i_1__6_n_4 ;
  wire \dividend0_reg[23]_i_1__6_n_1 ;
  wire \dividend0_reg[23]_i_1__6_n_2 ;
  wire \dividend0_reg[23]_i_1__6_n_3 ;
  wire \dividend0_reg[23]_i_1__6_n_4 ;
  wire \dividend0_reg[27]_i_1__6_n_1 ;
  wire \dividend0_reg[27]_i_1__6_n_2 ;
  wire \dividend0_reg[27]_i_1__6_n_3 ;
  wire \dividend0_reg[27]_i_1__6_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__6_n_3 ;
  wire \dividend0_reg[31]_i_1__6_n_4 ;
  wire \dividend0_reg[3]_i_1__6_n_1 ;
  wire \dividend0_reg[3]_i_1__6_n_2 ;
  wire \dividend0_reg[3]_i_1__6_n_3 ;
  wire \dividend0_reg[3]_i_1__6_n_4 ;
  wire \dividend0_reg[7]_i_1__6_n_1 ;
  wire \dividend0_reg[7]_i_1__6_n_2 ;
  wire \dividend0_reg[7]_i_1__6_n_3 ;
  wire \dividend0_reg[7]_i_1__6_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFEA00004540FFFF)) 
    \bk_backoff_counter[0]_i_2 
       (.I0(\bk_backoff_counter_reg[0] ),
        .I1(\remd_reg[9]_0 [0]),
        .I2(Q[1]),
        .I3(ap_return_preg[0]),
        .I4(\bk_backoff_counter_reg[0]_0 ),
        .I5(\bk_backoff_counter[9]_i_7 [0]),
        .O(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[1]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [1]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\bk_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[2]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [2]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\bk_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[3]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [3]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\bk_backoff_counter_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[4]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [4]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\bk_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[5]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [5]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\bk_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[6]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [6]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\bk_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[7]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [7]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\bk_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[8]_i_3 
       (.I0(\bk_backoff_counter[9]_i_7 [8]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\bk_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[9]_i_10 
       (.I0(\bk_backoff_counter[9]_i_7 [9]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\bk_backoff_counter_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__6 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__6_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__6 
       (.CI(\dividend0_reg[7]_i_1__6_n_1 ),
        .CO({\dividend0_reg[11]_i_1__6_n_1 ,\dividend0_reg[11]_i_1__6_n_2 ,\dividend0_reg[11]_i_1__6_n_3 ,\dividend0_reg[11]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__6 
       (.CI(\dividend0_reg[11]_i_1__6_n_1 ),
        .CO({\dividend0_reg[15]_i_1__6_n_1 ,\dividend0_reg[15]_i_1__6_n_2 ,\dividend0_reg[15]_i_1__6_n_3 ,\dividend0_reg[15]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__6 
       (.CI(\dividend0_reg[15]_i_1__6_n_1 ),
        .CO({\dividend0_reg[19]_i_1__6_n_1 ,\dividend0_reg[19]_i_1__6_n_2 ,\dividend0_reg[19]_i_1__6_n_3 ,\dividend0_reg[19]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__6 
       (.CI(\dividend0_reg[19]_i_1__6_n_1 ),
        .CO({\dividend0_reg[23]_i_1__6_n_1 ,\dividend0_reg[23]_i_1__6_n_2 ,\dividend0_reg[23]_i_1__6_n_3 ,\dividend0_reg[23]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__6 
       (.CI(\dividend0_reg[23]_i_1__6_n_1 ),
        .CO({\dividend0_reg[27]_i_1__6_n_1 ,\dividend0_reg[27]_i_1__6_n_2 ,\dividend0_reg[27]_i_1__6_n_3 ,\dividend0_reg[27]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__6 
       (.CI(\dividend0_reg[27]_i_1__6_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__6_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__6_n_3 ,\dividend0_reg[31]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__6_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__6 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__6_n_1 ,\dividend0_reg[3]_i_1__6_n_2 ,\dividend0_reg[3]_i_1__6_n_3 ,\dividend0_reg[3]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__6_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__6 
       (.CI(\dividend0_reg[3]_i_1__6_n_1 ),
        .CO({\dividend0_reg[7]_i_1__6_n_1 ,\dividend0_reg[7]_i_1__6_n_2 ,\dividend0_reg[7]_i_1__6_n_3 ,\dividend0_reg[7]_i_1__6_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_35
   (grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \remd_reg[9]_0 ,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter[9]_i_7 ,
    \vi_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[4] ;
  output \vi_backoff_counter_reg[5] ;
  output \vi_backoff_counter_reg[6] ;
  output \vi_backoff_counter_reg[7] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \vi_backoff_counter_reg[0] ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \vi_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__0_n_1 ;
  wire \dividend0_reg[11]_i_1__0_n_1 ;
  wire \dividend0_reg[11]_i_1__0_n_2 ;
  wire \dividend0_reg[11]_i_1__0_n_3 ;
  wire \dividend0_reg[11]_i_1__0_n_4 ;
  wire \dividend0_reg[15]_i_1__0_n_1 ;
  wire \dividend0_reg[15]_i_1__0_n_2 ;
  wire \dividend0_reg[15]_i_1__0_n_3 ;
  wire \dividend0_reg[15]_i_1__0_n_4 ;
  wire \dividend0_reg[19]_i_1__0_n_1 ;
  wire \dividend0_reg[19]_i_1__0_n_2 ;
  wire \dividend0_reg[19]_i_1__0_n_3 ;
  wire \dividend0_reg[19]_i_1__0_n_4 ;
  wire \dividend0_reg[23]_i_1__0_n_1 ;
  wire \dividend0_reg[23]_i_1__0_n_2 ;
  wire \dividend0_reg[23]_i_1__0_n_3 ;
  wire \dividend0_reg[23]_i_1__0_n_4 ;
  wire \dividend0_reg[27]_i_1__0_n_1 ;
  wire \dividend0_reg[27]_i_1__0_n_2 ;
  wire \dividend0_reg[27]_i_1__0_n_3 ;
  wire \dividend0_reg[27]_i_1__0_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__0_n_3 ;
  wire \dividend0_reg[31]_i_1__0_n_4 ;
  wire \dividend0_reg[3]_i_1__0_n_1 ;
  wire \dividend0_reg[3]_i_1__0_n_2 ;
  wire \dividend0_reg[3]_i_1__0_n_3 ;
  wire \dividend0_reg[3]_i_1__0_n_4 ;
  wire \dividend0_reg[7]_i_1__0_n_1 ;
  wire \dividend0_reg[7]_i_1__0_n_2 ;
  wire \dividend0_reg[7]_i_1__0_n_3 ;
  wire \dividend0_reg[7]_i_1__0_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__0 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__0_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__0 
       (.CI(\dividend0_reg[7]_i_1__0_n_1 ),
        .CO({\dividend0_reg[11]_i_1__0_n_1 ,\dividend0_reg[11]_i_1__0_n_2 ,\dividend0_reg[11]_i_1__0_n_3 ,\dividend0_reg[11]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__0 
       (.CI(\dividend0_reg[11]_i_1__0_n_1 ),
        .CO({\dividend0_reg[15]_i_1__0_n_1 ,\dividend0_reg[15]_i_1__0_n_2 ,\dividend0_reg[15]_i_1__0_n_3 ,\dividend0_reg[15]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__0 
       (.CI(\dividend0_reg[15]_i_1__0_n_1 ),
        .CO({\dividend0_reg[19]_i_1__0_n_1 ,\dividend0_reg[19]_i_1__0_n_2 ,\dividend0_reg[19]_i_1__0_n_3 ,\dividend0_reg[19]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__0 
       (.CI(\dividend0_reg[19]_i_1__0_n_1 ),
        .CO({\dividend0_reg[23]_i_1__0_n_1 ,\dividend0_reg[23]_i_1__0_n_2 ,\dividend0_reg[23]_i_1__0_n_3 ,\dividend0_reg[23]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__0 
       (.CI(\dividend0_reg[23]_i_1__0_n_1 ),
        .CO({\dividend0_reg[27]_i_1__0_n_1 ,\dividend0_reg[27]_i_1__0_n_2 ,\dividend0_reg[27]_i_1__0_n_3 ,\dividend0_reg[27]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__0 
       (.CI(\dividend0_reg[27]_i_1__0_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__0_n_3 ,\dividend0_reg[31]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__0_n_1 ,\dividend0_reg[3]_i_1__0_n_2 ,\dividend0_reg[3]_i_1__0_n_3 ,\dividend0_reg[3]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__0_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__0 
       (.CI(\dividend0_reg[3]_i_1__0_n_1 ),
        .CO({\dividend0_reg[7]_i_1__0_n_1 ,\dividend0_reg[7]_i_1__0_n_2 ,\dividend0_reg[7]_i_1__0_n_3 ,\dividend0_reg[7]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9B919B9B9B919191)) 
    \vi_backoff_counter[0]_i_3 
       (.I0(\vi_backoff_counter_reg[0] ),
        .I1(\vi_backoff_counter[9]_i_7 [0]),
        .I2(\vi_backoff_counter_reg[0]_0 ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(Q[1]),
        .I5(ap_return_preg[0]),
        .O(grp_initial_edca_process_fu_240_vi_backoff_counter_o));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[1]_i_4 
       (.I0(\vi_backoff_counter[9]_i_7 [1]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\vi_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[2]_i_4 
       (.I0(\vi_backoff_counter[9]_i_7 [2]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\vi_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[3]_i_5 
       (.I0(\vi_backoff_counter[9]_i_7 [3]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\vi_backoff_counter_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[4]_i_5 
       (.I0(\vi_backoff_counter[9]_i_7 [4]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\vi_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[5]_i_5 
       (.I0(\vi_backoff_counter[9]_i_7 [5]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\vi_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[6]_i_5 
       (.I0(\vi_backoff_counter[9]_i_7 [6]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\vi_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[7]_i_5 
       (.I0(\vi_backoff_counter[9]_i_7 [7]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\vi_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[8]_i_4 
       (.I0(\vi_backoff_counter[9]_i_7 [8]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\vi_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \vi_backoff_counter[9]_i_11 
       (.I0(\vi_backoff_counter[9]_i_7 [9]),
        .I1(\vi_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\vi_backoff_counter_reg[9] ));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_41
   (grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \remd_reg[9]_0 ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \bk_backoff_counter_reg[0] ,
    ap_return_preg,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter[9]_i_7 ,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]ap_return_preg;
  input \bk_backoff_counter_reg[0]_0 ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__2_n_1 ;
  wire \dividend0_reg[11]_i_1__2_n_1 ;
  wire \dividend0_reg[11]_i_1__2_n_2 ;
  wire \dividend0_reg[11]_i_1__2_n_3 ;
  wire \dividend0_reg[11]_i_1__2_n_4 ;
  wire \dividend0_reg[15]_i_1__2_n_1 ;
  wire \dividend0_reg[15]_i_1__2_n_2 ;
  wire \dividend0_reg[15]_i_1__2_n_3 ;
  wire \dividend0_reg[15]_i_1__2_n_4 ;
  wire \dividend0_reg[19]_i_1__2_n_1 ;
  wire \dividend0_reg[19]_i_1__2_n_2 ;
  wire \dividend0_reg[19]_i_1__2_n_3 ;
  wire \dividend0_reg[19]_i_1__2_n_4 ;
  wire \dividend0_reg[23]_i_1__2_n_1 ;
  wire \dividend0_reg[23]_i_1__2_n_2 ;
  wire \dividend0_reg[23]_i_1__2_n_3 ;
  wire \dividend0_reg[23]_i_1__2_n_4 ;
  wire \dividend0_reg[27]_i_1__2_n_1 ;
  wire \dividend0_reg[27]_i_1__2_n_2 ;
  wire \dividend0_reg[27]_i_1__2_n_3 ;
  wire \dividend0_reg[27]_i_1__2_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__2_n_3 ;
  wire \dividend0_reg[31]_i_1__2_n_4 ;
  wire \dividend0_reg[3]_i_1__2_n_1 ;
  wire \dividend0_reg[3]_i_1__2_n_2 ;
  wire \dividend0_reg[3]_i_1__2_n_3 ;
  wire \dividend0_reg[3]_i_1__2_n_4 ;
  wire \dividend0_reg[7]_i_1__2_n_1 ;
  wire \dividend0_reg[7]_i_1__2_n_2 ;
  wire \dividend0_reg[7]_i_1__2_n_3 ;
  wire \dividend0_reg[7]_i_1__2_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEFEA00004540FFFF)) 
    \bk_backoff_counter[0]_i_3 
       (.I0(\bk_backoff_counter_reg[0] ),
        .I1(\remd_reg[9]_0 [0]),
        .I2(Q[1]),
        .I3(ap_return_preg[0]),
        .I4(\bk_backoff_counter_reg[0]_0 ),
        .I5(\bk_backoff_counter[9]_i_7 [0]),
        .O(grp_initial_edca_process_fu_240_bk_backoff_counter_o));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[1]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [1]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\bk_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[2]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [2]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\bk_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[3]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [3]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\bk_backoff_counter_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[4]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [4]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\bk_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[5]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [5]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\bk_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[6]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [6]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\bk_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[7]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [7]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\bk_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[8]_i_4 
       (.I0(\bk_backoff_counter[9]_i_7 [8]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\bk_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bk_backoff_counter[9]_i_11 
       (.I0(\bk_backoff_counter[9]_i_7 [9]),
        .I1(\bk_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\bk_backoff_counter_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__2 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__2_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__2 
       (.CI(\dividend0_reg[7]_i_1__2_n_1 ),
        .CO({\dividend0_reg[11]_i_1__2_n_1 ,\dividend0_reg[11]_i_1__2_n_2 ,\dividend0_reg[11]_i_1__2_n_3 ,\dividend0_reg[11]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__2 
       (.CI(\dividend0_reg[11]_i_1__2_n_1 ),
        .CO({\dividend0_reg[15]_i_1__2_n_1 ,\dividend0_reg[15]_i_1__2_n_2 ,\dividend0_reg[15]_i_1__2_n_3 ,\dividend0_reg[15]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__2 
       (.CI(\dividend0_reg[15]_i_1__2_n_1 ),
        .CO({\dividend0_reg[19]_i_1__2_n_1 ,\dividend0_reg[19]_i_1__2_n_2 ,\dividend0_reg[19]_i_1__2_n_3 ,\dividend0_reg[19]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__2 
       (.CI(\dividend0_reg[19]_i_1__2_n_1 ),
        .CO({\dividend0_reg[23]_i_1__2_n_1 ,\dividend0_reg[23]_i_1__2_n_2 ,\dividend0_reg[23]_i_1__2_n_3 ,\dividend0_reg[23]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__2 
       (.CI(\dividend0_reg[23]_i_1__2_n_1 ),
        .CO({\dividend0_reg[27]_i_1__2_n_1 ,\dividend0_reg[27]_i_1__2_n_2 ,\dividend0_reg[27]_i_1__2_n_3 ,\dividend0_reg[27]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__2 
       (.CI(\dividend0_reg[27]_i_1__2_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__2_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__2_n_3 ,\dividend0_reg[31]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__2_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__2 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__2_n_1 ,\dividend0_reg[3]_i_1__2_n_2 ,\dividend0_reg[3]_i_1__2_n_3 ,\dividend0_reg[3]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__2_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__2 
       (.CI(\dividend0_reg[3]_i_1__2_n_1 ),
        .CO({\dividend0_reg[7]_i_1__2_n_1 ,\dividend0_reg[7]_i_1__2_n_2 ,\dividend0_reg[7]_i_1__2_n_3 ,\dividend0_reg[7]_i_1__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_47
   (grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \remd_reg[9]_0 ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \be_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \be_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__1_n_1 ;
  wire \dividend0_reg[11]_i_1__1_n_1 ;
  wire \dividend0_reg[11]_i_1__1_n_2 ;
  wire \dividend0_reg[11]_i_1__1_n_3 ;
  wire \dividend0_reg[11]_i_1__1_n_4 ;
  wire \dividend0_reg[15]_i_1__1_n_1 ;
  wire \dividend0_reg[15]_i_1__1_n_2 ;
  wire \dividend0_reg[15]_i_1__1_n_3 ;
  wire \dividend0_reg[15]_i_1__1_n_4 ;
  wire \dividend0_reg[19]_i_1__1_n_1 ;
  wire \dividend0_reg[19]_i_1__1_n_2 ;
  wire \dividend0_reg[19]_i_1__1_n_3 ;
  wire \dividend0_reg[19]_i_1__1_n_4 ;
  wire \dividend0_reg[23]_i_1__1_n_1 ;
  wire \dividend0_reg[23]_i_1__1_n_2 ;
  wire \dividend0_reg[23]_i_1__1_n_3 ;
  wire \dividend0_reg[23]_i_1__1_n_4 ;
  wire \dividend0_reg[27]_i_1__1_n_1 ;
  wire \dividend0_reg[27]_i_1__1_n_2 ;
  wire \dividend0_reg[27]_i_1__1_n_3 ;
  wire \dividend0_reg[27]_i_1__1_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__1_n_3 ;
  wire \dividend0_reg[31]_i_1__1_n_4 ;
  wire \dividend0_reg[3]_i_1__1_n_1 ;
  wire \dividend0_reg[3]_i_1__1_n_2 ;
  wire \dividend0_reg[3]_i_1__1_n_3 ;
  wire \dividend0_reg[3]_i_1__1_n_4 ;
  wire \dividend0_reg[7]_i_1__1_n_1 ;
  wire \dividend0_reg[7]_i_1__1_n_2 ;
  wire \dividend0_reg[7]_i_1__1_n_3 ;
  wire \dividend0_reg[7]_i_1__1_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9B919B9B9B919191)) 
    \be_backoff_counter[0]_i_3 
       (.I0(\be_backoff_counter_reg[0] ),
        .I1(\be_backoff_counter[9]_i_7 [0]),
        .I2(\be_backoff_counter_reg[0]_0 ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(Q[1]),
        .I5(ap_return_preg[0]),
        .O(grp_initial_edca_process_fu_240_be_backoff_counter_o));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[1]_i_4 
       (.I0(\be_backoff_counter[9]_i_7 [1]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\be_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[2]_i_4 
       (.I0(\be_backoff_counter[9]_i_7 [2]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\be_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[3]_i_5 
       (.I0(\be_backoff_counter[9]_i_7 [3]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\be_backoff_counter_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[4]_i_5 
       (.I0(\be_backoff_counter[9]_i_7 [4]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\be_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[5]_i_5 
       (.I0(\be_backoff_counter[9]_i_7 [5]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\be_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[6]_i_5 
       (.I0(\be_backoff_counter[9]_i_7 [6]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\be_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[7]_i_5 
       (.I0(\be_backoff_counter[9]_i_7 [7]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\be_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[8]_i_4 
       (.I0(\be_backoff_counter[9]_i_7 [8]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\be_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[9]_i_12 
       (.I0(\be_backoff_counter[9]_i_7 [9]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\be_backoff_counter_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__1 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__1_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__1 
       (.CI(\dividend0_reg[7]_i_1__1_n_1 ),
        .CO({\dividend0_reg[11]_i_1__1_n_1 ,\dividend0_reg[11]_i_1__1_n_2 ,\dividend0_reg[11]_i_1__1_n_3 ,\dividend0_reg[11]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__1 
       (.CI(\dividend0_reg[11]_i_1__1_n_1 ),
        .CO({\dividend0_reg[15]_i_1__1_n_1 ,\dividend0_reg[15]_i_1__1_n_2 ,\dividend0_reg[15]_i_1__1_n_3 ,\dividend0_reg[15]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__1 
       (.CI(\dividend0_reg[15]_i_1__1_n_1 ),
        .CO({\dividend0_reg[19]_i_1__1_n_1 ,\dividend0_reg[19]_i_1__1_n_2 ,\dividend0_reg[19]_i_1__1_n_3 ,\dividend0_reg[19]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__1 
       (.CI(\dividend0_reg[19]_i_1__1_n_1 ),
        .CO({\dividend0_reg[23]_i_1__1_n_1 ,\dividend0_reg[23]_i_1__1_n_2 ,\dividend0_reg[23]_i_1__1_n_3 ,\dividend0_reg[23]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__1 
       (.CI(\dividend0_reg[23]_i_1__1_n_1 ),
        .CO({\dividend0_reg[27]_i_1__1_n_1 ,\dividend0_reg[27]_i_1__1_n_2 ,\dividend0_reg[27]_i_1__1_n_3 ,\dividend0_reg[27]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__1 
       (.CI(\dividend0_reg[27]_i_1__1_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__1_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__1_n_3 ,\dividend0_reg[31]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__1_n_1 ,\dividend0_reg[3]_i_1__1_n_2 ,\dividend0_reg[3]_i_1__1_n_3 ,\dividend0_reg[3]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__1_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__1 
       (.CI(\dividend0_reg[3]_i_1__1_n_1 ),
        .CO({\dividend0_reg[7]_i_1__1_n_1 ,\dividend0_reg[7]_i_1__1_n_2 ,\dividend0_reg[7]_i_1__1_n_3 ,\dividend0_reg[7]_i_1__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_54
   (r_stage_reg_r_29,
    grp_initial_edca_process_fu_240_vo_backoff_counter_o,
    \remd_reg[9]_0 ,
    grp_backoff_vo_fu_153_vo_backoff_counter_o,
    D,
    ap_rst,
    ap_clk,
    Q,
    \vo_backoff_counter_reg[9] ,
    \vo_backoff_counter_reg[0] ,
    \vo_backoff_counter_reg[0]_0 ,
    \vo_backoff_counter_reg[9]_0 ,
    \vo_backoff_counter_reg[1] ,
    \vo_backoff_counter_reg[2] ,
    \vo_backoff_counter_reg[3] ,
    \vo_backoff_counter_reg[8] ,
    \vo_backoff_counter_reg[9]_1 ,
    \vo_backoff_counter[4]_i_2 ,
    \vo_backoff_counter[4]_i_2_0 ,
    ap_return_preg,
    \vo_backoff_counter[5]_i_2 ,
    \vo_backoff_counter[6]_i_2 ,
    \vo_backoff_counter[7]_i_2 ,
    DI,
    \dividend0_reg[31]_0 );
  output r_stage_reg_r_29;
  output [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  output [31:0]D;
  input ap_rst;
  input ap_clk;
  input [0:0]Q;
  input [5:0]\vo_backoff_counter_reg[9] ;
  input \vo_backoff_counter_reg[0] ;
  input \vo_backoff_counter_reg[0]_0 ;
  input \vo_backoff_counter_reg[9]_0 ;
  input \vo_backoff_counter_reg[1] ;
  input \vo_backoff_counter_reg[2] ;
  input \vo_backoff_counter_reg[3] ;
  input \vo_backoff_counter_reg[8] ;
  input \vo_backoff_counter_reg[9]_1 ;
  input \vo_backoff_counter[4]_i_2 ;
  input \vo_backoff_counter[4]_i_2_0 ;
  input [3:0]ap_return_preg;
  input \vo_backoff_counter[5]_i_2 ;
  input \vo_backoff_counter[6]_i_2 ;
  input \vo_backoff_counter[7]_i_2 ;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire ap_clk;
  wire [3:0]ap_return_preg;
  wire ap_rst;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2_n_1 ;
  wire \dividend0_reg[11]_i_1_n_1 ;
  wire \dividend0_reg[11]_i_1_n_2 ;
  wire \dividend0_reg[11]_i_1_n_3 ;
  wire \dividend0_reg[11]_i_1_n_4 ;
  wire \dividend0_reg[15]_i_1_n_1 ;
  wire \dividend0_reg[15]_i_1_n_2 ;
  wire \dividend0_reg[15]_i_1_n_3 ;
  wire \dividend0_reg[15]_i_1_n_4 ;
  wire \dividend0_reg[19]_i_1_n_1 ;
  wire \dividend0_reg[19]_i_1_n_2 ;
  wire \dividend0_reg[19]_i_1_n_3 ;
  wire \dividend0_reg[19]_i_1_n_4 ;
  wire \dividend0_reg[23]_i_1_n_1 ;
  wire \dividend0_reg[23]_i_1_n_2 ;
  wire \dividend0_reg[23]_i_1_n_3 ;
  wire \dividend0_reg[23]_i_1_n_4 ;
  wire \dividend0_reg[27]_i_1_n_1 ;
  wire \dividend0_reg[27]_i_1_n_2 ;
  wire \dividend0_reg[27]_i_1_n_3 ;
  wire \dividend0_reg[27]_i_1_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1_n_3 ;
  wire \dividend0_reg[31]_i_1_n_4 ;
  wire \dividend0_reg[3]_i_1_n_1 ;
  wire \dividend0_reg[3]_i_1_n_2 ;
  wire \dividend0_reg[3]_i_1_n_3 ;
  wire \dividend0_reg[3]_i_1_n_4 ;
  wire \dividend0_reg[7]_i_1_n_1 ;
  wire \dividend0_reg[7]_i_1_n_2 ;
  wire \dividend0_reg[7]_i_1_n_3 ;
  wire \dividend0_reg[7]_i_1_n_4 ;
  wire done0;
  wire [3:0]grp_backoff_vo_fu_153_vo_backoff_counter_o;
  wire [5:0]grp_initial_edca_process_fu_240_vo_backoff_counter_o;
  wire r_stage_reg_r_29;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_12;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire \vo_backoff_counter[4]_i_2 ;
  wire \vo_backoff_counter[4]_i_2_0 ;
  wire \vo_backoff_counter[5]_i_2 ;
  wire \vo_backoff_counter[6]_i_2 ;
  wire \vo_backoff_counter[7]_i_2 ;
  wire \vo_backoff_counter_reg[0] ;
  wire \vo_backoff_counter_reg[0]_0 ;
  wire \vo_backoff_counter_reg[1] ;
  wire \vo_backoff_counter_reg[2] ;
  wire \vo_backoff_counter_reg[3] ;
  wire \vo_backoff_counter_reg[8] ;
  wire [5:0]\vo_backoff_counter_reg[9] ;
  wire \vo_backoff_counter_reg[9]_0 ;
  wire \vo_backoff_counter_reg[9]_1 ;
  wire [2:2]\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1 
       (.CI(\dividend0_reg[7]_i_1_n_1 ),
        .CO({\dividend0_reg[11]_i_1_n_1 ,\dividend0_reg[11]_i_1_n_2 ,\dividend0_reg[11]_i_1_n_3 ,\dividend0_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1 
       (.CI(\dividend0_reg[11]_i_1_n_1 ),
        .CO({\dividend0_reg[15]_i_1_n_1 ,\dividend0_reg[15]_i_1_n_2 ,\dividend0_reg[15]_i_1_n_3 ,\dividend0_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1 
       (.CI(\dividend0_reg[15]_i_1_n_1 ),
        .CO({\dividend0_reg[19]_i_1_n_1 ,\dividend0_reg[19]_i_1_n_2 ,\dividend0_reg[19]_i_1_n_3 ,\dividend0_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1 
       (.CI(\dividend0_reg[19]_i_1_n_1 ),
        .CO({\dividend0_reg[23]_i_1_n_1 ,\dividend0_reg[23]_i_1_n_2 ,\dividend0_reg[23]_i_1_n_3 ,\dividend0_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1 
       (.CI(\dividend0_reg[23]_i_1_n_1 ),
        .CO({\dividend0_reg[27]_i_1_n_1 ,\dividend0_reg[27]_i_1_n_2 ,\dividend0_reg[27]_i_1_n_3 ,\dividend0_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1 
       (.CI(\dividend0_reg[27]_i_1_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1_n_3 ,\dividend0_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1_n_1 ,\dividend0_reg[3]_i_1_n_2 ,\dividend0_reg[3]_i_1_n_3 ,\dividend0_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1 
       (.CI(\dividend0_reg[3]_i_1_n_1 ),
        .CO({\dividend0_reg[7]_i_1_n_1 ,\dividend0_reg[7]_i_1_n_2 ,\dividend0_reg[7]_i_1_n_3 ,\dividend0_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_12),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q(dividend0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\r_stage_reg[0]_0 (start0),
        .r_stage_reg_r_29_0(r_stage_reg_r_29),
        .\remd_tmp_reg[9]_0 ({send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11,send_frame_urem_3bkb_div_u_0_n_12}));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q),
        .Q(start0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[0]_i_3 
       (.I0(\vo_backoff_counter_reg[9] [0]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\vo_backoff_counter_reg[0]_0 ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[0]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[1]_i_3 
       (.I0(\vo_backoff_counter_reg[9] [1]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\vo_backoff_counter_reg[1] ),
        .I3(\remd_reg[9]_0 [1]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[1]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[2]_i_3 
       (.I0(\vo_backoff_counter_reg[9] [2]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\vo_backoff_counter_reg[2] ),
        .I3(\remd_reg[9]_0 [2]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[2]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[3]_i_3 
       (.I0(\vo_backoff_counter_reg[9] [3]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\vo_backoff_counter_reg[3] ),
        .I3(\remd_reg[9]_0 [3]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[4]_i_4 
       (.I0(\vo_backoff_counter[4]_i_2 ),
        .I1(\vo_backoff_counter[4]_i_2_0 ),
        .I2(ap_return_preg[0]),
        .I3(\remd_reg[9]_0 [4]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_backoff_vo_fu_153_vo_backoff_counter_o[0]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[5]_i_4 
       (.I0(\vo_backoff_counter[5]_i_2 ),
        .I1(\vo_backoff_counter[4]_i_2_0 ),
        .I2(ap_return_preg[1]),
        .I3(\remd_reg[9]_0 [5]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_backoff_vo_fu_153_vo_backoff_counter_o[1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[6]_i_4 
       (.I0(\vo_backoff_counter[6]_i_2 ),
        .I1(\vo_backoff_counter[4]_i_2_0 ),
        .I2(ap_return_preg[2]),
        .I3(\remd_reg[9]_0 [6]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_backoff_vo_fu_153_vo_backoff_counter_o[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \vo_backoff_counter[7]_i_4 
       (.I0(\vo_backoff_counter[7]_i_2 ),
        .I1(\vo_backoff_counter[4]_i_2_0 ),
        .I2(ap_return_preg[3]),
        .I3(\remd_reg[9]_0 [7]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_backoff_vo_fu_153_vo_backoff_counter_o[3]));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \vo_backoff_counter[8]_i_3 
       (.I0(\vo_backoff_counter_reg[9] [4]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\vo_backoff_counter_reg[8] ),
        .I3(\remd_reg[9]_0 [8]),
        .I4(\vo_backoff_counter_reg[9]_0 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[4]));
  LUT5 #(
    .INIT(32'hBBBBB888)) 
    \vo_backoff_counter[9]_i_7 
       (.I0(\vo_backoff_counter_reg[9] [5]),
        .I1(\vo_backoff_counter_reg[0] ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(\vo_backoff_counter_reg[9]_0 ),
        .I4(\vo_backoff_counter_reg[9]_1 ),
        .O(grp_initial_edca_process_fu_240_vo_backoff_counter_o[5]));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_9
   (grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \remd_reg[9]_0 ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    D,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \be_backoff_counter_reg[0]_0 ,
    ap_return_preg,
    DI,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  output [9:0]\remd_reg[9]_0 ;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output [31:0]D;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [1:0]Q;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \be_backoff_counter_reg[0]_0 ;
  input [9:0]ap_return_preg;
  input [0:0]DI;
  input [30:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]ap_return_preg;
  wire ap_rst;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire [31:0]dividend0;
  wire \dividend0[3]_i_2__5_n_1 ;
  wire \dividend0_reg[11]_i_1__5_n_1 ;
  wire \dividend0_reg[11]_i_1__5_n_2 ;
  wire \dividend0_reg[11]_i_1__5_n_3 ;
  wire \dividend0_reg[11]_i_1__5_n_4 ;
  wire \dividend0_reg[15]_i_1__5_n_1 ;
  wire \dividend0_reg[15]_i_1__5_n_2 ;
  wire \dividend0_reg[15]_i_1__5_n_3 ;
  wire \dividend0_reg[15]_i_1__5_n_4 ;
  wire \dividend0_reg[19]_i_1__5_n_1 ;
  wire \dividend0_reg[19]_i_1__5_n_2 ;
  wire \dividend0_reg[19]_i_1__5_n_3 ;
  wire \dividend0_reg[19]_i_1__5_n_4 ;
  wire \dividend0_reg[23]_i_1__5_n_1 ;
  wire \dividend0_reg[23]_i_1__5_n_2 ;
  wire \dividend0_reg[23]_i_1__5_n_3 ;
  wire \dividend0_reg[23]_i_1__5_n_4 ;
  wire \dividend0_reg[27]_i_1__5_n_1 ;
  wire \dividend0_reg[27]_i_1__5_n_2 ;
  wire \dividend0_reg[27]_i_1__5_n_3 ;
  wire \dividend0_reg[27]_i_1__5_n_4 ;
  wire [30:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg[31]_i_1__5_n_3 ;
  wire \dividend0_reg[31]_i_1__5_n_4 ;
  wire \dividend0_reg[3]_i_1__5_n_1 ;
  wire \dividend0_reg[3]_i_1__5_n_2 ;
  wire \dividend0_reg[3]_i_1__5_n_3 ;
  wire \dividend0_reg[3]_i_1__5_n_4 ;
  wire \dividend0_reg[7]_i_1__5_n_1 ;
  wire \dividend0_reg[7]_i_1__5_n_2 ;
  wire \dividend0_reg[7]_i_1__5_n_3 ;
  wire \dividend0_reg[7]_i_1__5_n_4 ;
  wire [9:1]divisor0;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire done0;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire \r_stage_reg[32] ;
  wire [9:0]\remd_reg[9]_0 ;
  wire send_frame_urem_3bkb_div_u_0_n_10;
  wire send_frame_urem_3bkb_div_u_0_n_11;
  wire send_frame_urem_3bkb_div_u_0_n_2;
  wire send_frame_urem_3bkb_div_u_0_n_3;
  wire send_frame_urem_3bkb_div_u_0_n_4;
  wire send_frame_urem_3bkb_div_u_0_n_5;
  wire send_frame_urem_3bkb_div_u_0_n_6;
  wire send_frame_urem_3bkb_div_u_0_n_7;
  wire send_frame_urem_3bkb_div_u_0_n_8;
  wire send_frame_urem_3bkb_div_u_0_n_9;
  wire start0;
  wire [2:2]\NLW_dividend0_reg[31]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1__5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9B919B9B9B919191)) 
    \be_backoff_counter[0]_i_2 
       (.I0(\be_backoff_counter_reg[0] ),
        .I1(\be_backoff_counter[9]_i_7 [0]),
        .I2(\be_backoff_counter_reg[0]_0 ),
        .I3(\remd_reg[9]_0 [0]),
        .I4(Q[1]),
        .I5(ap_return_preg[0]),
        .O(grp_phy_txend_confirm_fu_292_be_backoff_counter_o));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[1]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [1]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [1]),
        .I3(Q[1]),
        .I4(ap_return_preg[1]),
        .O(\be_backoff_counter_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[2]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [2]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [2]),
        .I3(Q[1]),
        .I4(ap_return_preg[2]),
        .O(\be_backoff_counter_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[3]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [3]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [3]),
        .I3(Q[1]),
        .I4(ap_return_preg[3]),
        .O(\be_backoff_counter_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[4]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [4]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [4]),
        .I3(Q[1]),
        .I4(ap_return_preg[4]),
        .O(\be_backoff_counter_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[5]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [5]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [5]),
        .I3(Q[1]),
        .I4(ap_return_preg[5]),
        .O(\be_backoff_counter_reg[5] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[6]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [6]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [6]),
        .I3(Q[1]),
        .I4(ap_return_preg[6]),
        .O(\be_backoff_counter_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[7]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [7]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [7]),
        .I3(Q[1]),
        .I4(ap_return_preg[7]),
        .O(\be_backoff_counter_reg[7] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[8]_i_3 
       (.I0(\be_backoff_counter[9]_i_7 [8]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [8]),
        .I3(Q[1]),
        .I4(ap_return_preg[8]),
        .O(\be_backoff_counter_reg[8] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \be_backoff_counter[9]_i_11 
       (.I0(\be_backoff_counter[9]_i_7 [9]),
        .I1(\be_backoff_counter_reg[0]_0 ),
        .I2(\remd_reg[9]_0 [9]),
        .I3(Q[1]),
        .I4(ap_return_preg[9]),
        .O(\be_backoff_counter_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    \dividend0[3]_i_2__5 
       (.I0(DI),
        .I1(\dividend0_reg[31]_0 [0]),
        .O(\dividend0[3]_i_2__5_n_1 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(dividend0[11]),
        .R(1'b0));
  CARRY4 \dividend0_reg[11]_i_1__5 
       (.CI(\dividend0_reg[7]_i_1__5_n_1 ),
        .CO({\dividend0_reg[11]_i_1__5_n_1 ,\dividend0_reg[11]_i_1__5_n_2 ,\dividend0_reg[11]_i_1__5_n_3 ,\dividend0_reg[11]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\dividend0_reg[31]_0 [11:8]));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(dividend0[15]),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1__5 
       (.CI(\dividend0_reg[11]_i_1__5_n_1 ),
        .CO({\dividend0_reg[15]_i_1__5_n_1 ,\dividend0_reg[15]_i_1__5_n_2 ,\dividend0_reg[15]_i_1__5_n_3 ,\dividend0_reg[15]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\dividend0_reg[31]_0 [15:12]));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(dividend0[19]),
        .R(1'b0));
  CARRY4 \dividend0_reg[19]_i_1__5 
       (.CI(\dividend0_reg[15]_i_1__5_n_1 ),
        .CO({\dividend0_reg[19]_i_1__5_n_1 ,\dividend0_reg[19]_i_1__5_n_2 ,\dividend0_reg[19]_i_1__5_n_3 ,\dividend0_reg[19]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\dividend0_reg[31]_0 [19:16]));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(dividend0[23]),
        .R(1'b0));
  CARRY4 \dividend0_reg[23]_i_1__5 
       (.CI(\dividend0_reg[19]_i_1__5_n_1 ),
        .CO({\dividend0_reg[23]_i_1__5_n_1 ,\dividend0_reg[23]_i_1__5_n_2 ,\dividend0_reg[23]_i_1__5_n_3 ,\dividend0_reg[23]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\dividend0_reg[31]_0 [23:20]));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(dividend0[27]),
        .R(1'b0));
  CARRY4 \dividend0_reg[27]_i_1__5 
       (.CI(\dividend0_reg[23]_i_1__5_n_1 ),
        .CO({\dividend0_reg[27]_i_1__5_n_1 ,\dividend0_reg[27]_i_1__5_n_2 ,\dividend0_reg[27]_i_1__5_n_3 ,\dividend0_reg[27]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\dividend0_reg[31]_0 [27:24]));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(dividend0[31]),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1__5 
       (.CI(\dividend0_reg[27]_i_1__5_n_1 ),
        .CO({D[31],\NLW_dividend0_reg[31]_i_1__5_CO_UNCONNECTED [2],\dividend0_reg[31]_i_1__5_n_3 ,\dividend0_reg[31]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1__5_O_UNCONNECTED [3],D[30:28]}),
        .S({1'b1,\dividend0_reg[31]_0 [30:28]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(dividend0[3]),
        .R(1'b0));
  CARRY4 \dividend0_reg[3]_i_1__5 
       (.CI(1'b0),
        .CO({\dividend0_reg[3]_i_1__5_n_1 ,\dividend0_reg[3]_i_1__5_n_2 ,\dividend0_reg[3]_i_1__5_n_3 ,\dividend0_reg[3]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(D[3:0]),
        .S({\dividend0_reg[31]_0 [3:1],\dividend0[3]_i_2__5_n_1 }));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(dividend0[7]),
        .R(1'b0));
  CARRY4 \dividend0_reg[7]_i_1__5 
       (.CI(\dividend0_reg[3]_i_1__5_n_1 ),
        .CO({\dividend0_reg[7]_i_1__5_n_1 ,\dividend0_reg[7]_i_1__5_n_2 ,\dividend0_reg[7]_i_1__5_n_3 ,\dividend0_reg[7]_i_1__5_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[7:4]),
        .S(\dividend0_reg[31]_0 [7:4]));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(dividend0[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_11),
        .Q(\remd_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_10),
        .Q(\remd_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_9),
        .Q(\remd_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_8),
        .Q(\remd_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_7),
        .Q(\remd_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_6),
        .Q(\remd_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_5),
        .Q(\remd_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_4),
        .Q(\remd_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_3),
        .Q(\remd_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(send_frame_urem_3bkb_div_u_0_n_2),
        .Q(\remd_reg[9]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10 send_frame_urem_3bkb_div_u_0
       (.E(done0),
        .Q({send_frame_urem_3bkb_div_u_0_n_2,send_frame_urem_3bkb_div_u_0_n_3,send_frame_urem_3bkb_div_u_0_n_4,send_frame_urem_3bkb_div_u_0_n_5,send_frame_urem_3bkb_div_u_0_n_6,send_frame_urem_3bkb_div_u_0_n_7,send_frame_urem_3bkb_div_u_0_n_8,send_frame_urem_3bkb_div_u_0_n_9,send_frame_urem_3bkb_div_u_0_n_10,send_frame_urem_3bkb_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 (dividend0),
        .\divisor0_reg[9]_0 (divisor0),
        .\r_stage_reg[0]_0 (start0),
        .\r_stage_reg[32]_0 (\r_stage_reg[32] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(start0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__2_n_1;
  wire cal_tmp_carry__0_i_6__2_n_1;
  wire cal_tmp_carry__0_i_7__2_n_1;
  wire cal_tmp_carry__0_i_8__2_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__4_n_1;
  wire cal_tmp_carry__1_i_4__4_n_1;
  wire cal_tmp_carry__1_i_5__2_n_1;
  wire cal_tmp_carry__1_i_6__2_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__4_n_1;
  wire cal_tmp_carry__2_i_2__4_n_1;
  wire cal_tmp_carry__2_i_3__4_n_1;
  wire cal_tmp_carry__2_i_4__4_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__4_n_1;
  wire cal_tmp_carry__3_i_2__4_n_1;
  wire cal_tmp_carry__3_i_3__4_n_1;
  wire cal_tmp_carry__3_i_4__4_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__4_n_1;
  wire cal_tmp_carry__4_i_2__4_n_1;
  wire cal_tmp_carry__4_i_3__4_n_1;
  wire cal_tmp_carry__4_i_4__4_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__4_n_1;
  wire cal_tmp_carry__5_i_2__4_n_1;
  wire cal_tmp_carry__5_i_3__4_n_1;
  wire cal_tmp_carry__5_i_4__4_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__4_n_1;
  wire cal_tmp_carry__6_i_2__4_n_1;
  wire cal_tmp_carry__6_i_3__4_n_1;
  wire cal_tmp_carry__6_i_4__4_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__2_n_1;
  wire cal_tmp_carry_i_6__2_n_1;
  wire cal_tmp_carry_i_7__2_n_1;
  wire cal_tmp_carry_i_8__2_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__2_n_1 ;
  wire \dividend_tmp[11]_i_1__2_n_1 ;
  wire \dividend_tmp[12]_i_1__2_n_1 ;
  wire \dividend_tmp[13]_i_1__2_n_1 ;
  wire \dividend_tmp[14]_i_1__2_n_1 ;
  wire \dividend_tmp[15]_i_1__2_n_1 ;
  wire \dividend_tmp[16]_i_1__2_n_1 ;
  wire \dividend_tmp[17]_i_1__2_n_1 ;
  wire \dividend_tmp[18]_i_1__2_n_1 ;
  wire \dividend_tmp[19]_i_1__2_n_1 ;
  wire \dividend_tmp[1]_i_1__2_n_1 ;
  wire \dividend_tmp[20]_i_1__2_n_1 ;
  wire \dividend_tmp[21]_i_1__2_n_1 ;
  wire \dividend_tmp[22]_i_1__2_n_1 ;
  wire \dividend_tmp[23]_i_1__2_n_1 ;
  wire \dividend_tmp[24]_i_1__2_n_1 ;
  wire \dividend_tmp[25]_i_1__2_n_1 ;
  wire \dividend_tmp[26]_i_1__2_n_1 ;
  wire \dividend_tmp[27]_i_1__2_n_1 ;
  wire \dividend_tmp[28]_i_1__2_n_1 ;
  wire \dividend_tmp[29]_i_1__2_n_1 ;
  wire \dividend_tmp[2]_i_1__2_n_1 ;
  wire \dividend_tmp[30]_i_1__2_n_1 ;
  wire \dividend_tmp[31]_i_1__2_n_1 ;
  wire \dividend_tmp[3]_i_1__2_n_1 ;
  wire \dividend_tmp[4]_i_1__2_n_1 ;
  wire \dividend_tmp[5]_i_1__2_n_1 ;
  wire \dividend_tmp[6]_i_1__2_n_1 ;
  wire \dividend_tmp[7]_i_1__2_n_1 ;
  wire \dividend_tmp[8]_i_1__2_n_1 ;
  wire \dividend_tmp[9]_i_1__2_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__2_n_1 ;
  wire \remd_tmp[10]_i_1__2_n_1 ;
  wire \remd_tmp[11]_i_1__2_n_1 ;
  wire \remd_tmp[12]_i_1__2_n_1 ;
  wire \remd_tmp[13]_i_1__2_n_1 ;
  wire \remd_tmp[14]_i_1__2_n_1 ;
  wire \remd_tmp[15]_i_1__2_n_1 ;
  wire \remd_tmp[16]_i_1__2_n_1 ;
  wire \remd_tmp[17]_i_1__2_n_1 ;
  wire \remd_tmp[18]_i_1__2_n_1 ;
  wire \remd_tmp[19]_i_1__2_n_1 ;
  wire \remd_tmp[1]_i_1__2_n_1 ;
  wire \remd_tmp[20]_i_1__2_n_1 ;
  wire \remd_tmp[21]_i_1__2_n_1 ;
  wire \remd_tmp[22]_i_1__2_n_1 ;
  wire \remd_tmp[23]_i_1__2_n_1 ;
  wire \remd_tmp[24]_i_1__2_n_1 ;
  wire \remd_tmp[25]_i_1__2_n_1 ;
  wire \remd_tmp[26]_i_1__2_n_1 ;
  wire \remd_tmp[27]_i_1__2_n_1 ;
  wire \remd_tmp[28]_i_1__2_n_1 ;
  wire \remd_tmp[29]_i_1__2_n_1 ;
  wire \remd_tmp[2]_i_1__2_n_1 ;
  wire \remd_tmp[30]_i_1__2_n_1 ;
  wire \remd_tmp[3]_i_1__2_n_1 ;
  wire \remd_tmp[4]_i_1__2_n_1 ;
  wire \remd_tmp[5]_i_1__2_n_1 ;
  wire \remd_tmp[6]_i_1__2_n_1 ;
  wire \remd_tmp[7]_i_1__2_n_1 ;
  wire \remd_tmp[8]_i_1__2_n_1 ;
  wire \remd_tmp[9]_i_1__2_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__2_n_1,cal_tmp_carry_i_6__2_n_1,cal_tmp_carry_i_7__2_n_1,cal_tmp_carry_i_8__2_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__2_n_1,cal_tmp_carry__0_i_6__2_n_1,cal_tmp_carry__0_i_7__2_n_1,cal_tmp_carry__0_i_8__2_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__2
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__2
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__2
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__2
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8__2_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__4_n_1,cal_tmp_carry__1_i_4__4_n_1,cal_tmp_carry__1_i_5__2_n_1,cal_tmp_carry__1_i_6__2_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__2
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__2
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6__2_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__4_n_1,cal_tmp_carry__2_i_2__4_n_1,cal_tmp_carry__2_i_3__4_n_1,cal_tmp_carry__2_i_4__4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__4_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__4_n_1,cal_tmp_carry__3_i_2__4_n_1,cal_tmp_carry__3_i_3__4_n_1,cal_tmp_carry__3_i_4__4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__4_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__4_n_1,cal_tmp_carry__4_i_2__4_n_1,cal_tmp_carry__4_i_3__4_n_1,cal_tmp_carry__4_i_4__4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__4_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__4_n_1,cal_tmp_carry__5_i_2__4_n_1,cal_tmp_carry__5_i_3__4_n_1,cal_tmp_carry__5_i_4__4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__4_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__4_n_1,cal_tmp_carry__6_i_2__4_n_1,cal_tmp_carry__6_i_3__4_n_1,cal_tmp_carry__6_i_4__4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__4_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__4_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__2
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__2
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__2
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__2
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7__2_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__2
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__2_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__2 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__2 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__2 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__2 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__2 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__2 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__2 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__2 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__2 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__2 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__2 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__2 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__2 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__2 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__2 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__2 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__2 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__2 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__2 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__2 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__2 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__2 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__2_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__2 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__2 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__2 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__2 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__2 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__2 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__2 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__2 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__2 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__2_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__2_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__2_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__2_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__2_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__2_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__2_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__2_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__2_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__2_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__2_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__2_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__2_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__2_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__2_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__2_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__2_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__2_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__2_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__2_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__2_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__2_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__2_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__2_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__2_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__2_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__2_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__2_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__2_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__2_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__2_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__2_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_vi_fu_163/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_vi_fu_163/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__2 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__2 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__2 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__2 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__2 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__2 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__2 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__2 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__2 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__2 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__2 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__2_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__2 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__2_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__2_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__2_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__2_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__2_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__2_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__2_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__2_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__2_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__2_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__2_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__2_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_10
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__3_n_1;
  wire cal_tmp_carry__0_i_6__3_n_1;
  wire cal_tmp_carry__0_i_7__3_n_1;
  wire cal_tmp_carry__0_i_8__3_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__5_n_1;
  wire cal_tmp_carry__1_i_4__5_n_1;
  wire cal_tmp_carry__1_i_5__3_n_1;
  wire cal_tmp_carry__1_i_6__3_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__5_n_1;
  wire cal_tmp_carry__2_i_2__5_n_1;
  wire cal_tmp_carry__2_i_3__5_n_1;
  wire cal_tmp_carry__2_i_4__5_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__5_n_1;
  wire cal_tmp_carry__3_i_2__5_n_1;
  wire cal_tmp_carry__3_i_3__5_n_1;
  wire cal_tmp_carry__3_i_4__5_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__5_n_1;
  wire cal_tmp_carry__4_i_2__5_n_1;
  wire cal_tmp_carry__4_i_3__5_n_1;
  wire cal_tmp_carry__4_i_4__5_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__5_n_1;
  wire cal_tmp_carry__5_i_2__5_n_1;
  wire cal_tmp_carry__5_i_3__5_n_1;
  wire cal_tmp_carry__5_i_4__5_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__5_n_1;
  wire cal_tmp_carry__6_i_2__5_n_1;
  wire cal_tmp_carry__6_i_3__5_n_1;
  wire cal_tmp_carry__6_i_4__5_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__3_n_1;
  wire cal_tmp_carry_i_6__3_n_1;
  wire cal_tmp_carry_i_7__3_n_1;
  wire cal_tmp_carry_i_8__3_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__3_n_1 ;
  wire \dividend_tmp[11]_i_1__3_n_1 ;
  wire \dividend_tmp[12]_i_1__3_n_1 ;
  wire \dividend_tmp[13]_i_1__3_n_1 ;
  wire \dividend_tmp[14]_i_1__3_n_1 ;
  wire \dividend_tmp[15]_i_1__3_n_1 ;
  wire \dividend_tmp[16]_i_1__3_n_1 ;
  wire \dividend_tmp[17]_i_1__3_n_1 ;
  wire \dividend_tmp[18]_i_1__3_n_1 ;
  wire \dividend_tmp[19]_i_1__3_n_1 ;
  wire \dividend_tmp[1]_i_1__3_n_1 ;
  wire \dividend_tmp[20]_i_1__3_n_1 ;
  wire \dividend_tmp[21]_i_1__3_n_1 ;
  wire \dividend_tmp[22]_i_1__3_n_1 ;
  wire \dividend_tmp[23]_i_1__3_n_1 ;
  wire \dividend_tmp[24]_i_1__3_n_1 ;
  wire \dividend_tmp[25]_i_1__3_n_1 ;
  wire \dividend_tmp[26]_i_1__3_n_1 ;
  wire \dividend_tmp[27]_i_1__3_n_1 ;
  wire \dividend_tmp[28]_i_1__3_n_1 ;
  wire \dividend_tmp[29]_i_1__3_n_1 ;
  wire \dividend_tmp[2]_i_1__3_n_1 ;
  wire \dividend_tmp[30]_i_1__3_n_1 ;
  wire \dividend_tmp[31]_i_1__3_n_1 ;
  wire \dividend_tmp[3]_i_1__3_n_1 ;
  wire \dividend_tmp[4]_i_1__3_n_1 ;
  wire \dividend_tmp[5]_i_1__3_n_1 ;
  wire \dividend_tmp[6]_i_1__3_n_1 ;
  wire \dividend_tmp[7]_i_1__3_n_1 ;
  wire \dividend_tmp[8]_i_1__3_n_1 ;
  wire \dividend_tmp[9]_i_1__3_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__3_n_1 ;
  wire \remd_tmp[10]_i_1__3_n_1 ;
  wire \remd_tmp[11]_i_1__3_n_1 ;
  wire \remd_tmp[12]_i_1__3_n_1 ;
  wire \remd_tmp[13]_i_1__3_n_1 ;
  wire \remd_tmp[14]_i_1__3_n_1 ;
  wire \remd_tmp[15]_i_1__3_n_1 ;
  wire \remd_tmp[16]_i_1__3_n_1 ;
  wire \remd_tmp[17]_i_1__3_n_1 ;
  wire \remd_tmp[18]_i_1__3_n_1 ;
  wire \remd_tmp[19]_i_1__3_n_1 ;
  wire \remd_tmp[1]_i_1__3_n_1 ;
  wire \remd_tmp[20]_i_1__3_n_1 ;
  wire \remd_tmp[21]_i_1__3_n_1 ;
  wire \remd_tmp[22]_i_1__3_n_1 ;
  wire \remd_tmp[23]_i_1__3_n_1 ;
  wire \remd_tmp[24]_i_1__3_n_1 ;
  wire \remd_tmp[25]_i_1__3_n_1 ;
  wire \remd_tmp[26]_i_1__3_n_1 ;
  wire \remd_tmp[27]_i_1__3_n_1 ;
  wire \remd_tmp[28]_i_1__3_n_1 ;
  wire \remd_tmp[29]_i_1__3_n_1 ;
  wire \remd_tmp[2]_i_1__3_n_1 ;
  wire \remd_tmp[30]_i_1__3_n_1 ;
  wire \remd_tmp[3]_i_1__3_n_1 ;
  wire \remd_tmp[4]_i_1__3_n_1 ;
  wire \remd_tmp[5]_i_1__3_n_1 ;
  wire \remd_tmp[6]_i_1__3_n_1 ;
  wire \remd_tmp[7]_i_1__3_n_1 ;
  wire \remd_tmp[8]_i_1__3_n_1 ;
  wire \remd_tmp[9]_i_1__3_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__3_n_1,cal_tmp_carry_i_6__3_n_1,cal_tmp_carry_i_7__3_n_1,cal_tmp_carry_i_8__3_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__3_n_1,cal_tmp_carry__0_i_6__3_n_1,cal_tmp_carry__0_i_7__3_n_1,cal_tmp_carry__0_i_8__3_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__3
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__3
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__3
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__3
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8__3_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__5_n_1,cal_tmp_carry__1_i_4__5_n_1,cal_tmp_carry__1_i_5__3_n_1,cal_tmp_carry__1_i_6__3_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__3
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__3
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6__3_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__5_n_1,cal_tmp_carry__2_i_2__5_n_1,cal_tmp_carry__2_i_3__5_n_1,cal_tmp_carry__2_i_4__5_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__5_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__5_n_1,cal_tmp_carry__3_i_2__5_n_1,cal_tmp_carry__3_i_3__5_n_1,cal_tmp_carry__3_i_4__5_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__5_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__5_n_1,cal_tmp_carry__4_i_2__5_n_1,cal_tmp_carry__4_i_3__5_n_1,cal_tmp_carry__4_i_4__5_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__5_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__5_n_1,cal_tmp_carry__5_i_2__5_n_1,cal_tmp_carry__5_i_3__5_n_1,cal_tmp_carry__5_i_4__5_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__5_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__5_n_1,cal_tmp_carry__6_i_2__5_n_1,cal_tmp_carry__6_i_3__5_n_1,cal_tmp_carry__6_i_4__5_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__5_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__5_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__3
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__3
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__3
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__3
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6__3_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7__3_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__3
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__3_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__3 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__3 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__3 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__3 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__3 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__3 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__3 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__3 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__3 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__3 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__3 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__3 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__3 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__3 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__3 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__3 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__3 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__3 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__3 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__3 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__3 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__3 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__3_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__3 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__3 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__3 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__3 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__3 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__3 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__3 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__3 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__3 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__3_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__3_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__3_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__3_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__3_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__3_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__3_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__3_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__3_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__3_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__3_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__3_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__3_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__3_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__3_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__3_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__3_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__3_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__3_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__3_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__3_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__3_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__3_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__3_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__3_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__3_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__3_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__3_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__3_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__3_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__3_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__3_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_be_fu_176/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_be_fu_176/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__3 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__3 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__3 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__3 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__3 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__3 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__3 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__3 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__3 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__3 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__3 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__3_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__3 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__3_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__3_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__3_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__3_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__3_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__3_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__3_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__3_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__3_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__3_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__3_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__3_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_16
   (E,
    \remd_tmp_reg[9]_0 ,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    Q);
  output [0:0]E;
  output [9:0]\remd_tmp_reg[9]_0 ;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_1__0_n_1;
  wire cal_tmp_carry__0_i_2__0_n_1;
  wire cal_tmp_carry__0_i_3__0_n_1;
  wire cal_tmp_carry__0_i_4__0_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_1__0_n_1;
  wire cal_tmp_carry__1_i_2__0_n_1;
  wire cal_tmp_carry__1_i_3__3_n_1;
  wire cal_tmp_carry__1_i_4__3_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__3_n_1;
  wire cal_tmp_carry__2_i_2__3_n_1;
  wire cal_tmp_carry__2_i_3__3_n_1;
  wire cal_tmp_carry__2_i_4__3_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__3_n_1;
  wire cal_tmp_carry__3_i_2__3_n_1;
  wire cal_tmp_carry__3_i_3__3_n_1;
  wire cal_tmp_carry__3_i_4__3_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__3_n_1;
  wire cal_tmp_carry__4_i_2__3_n_1;
  wire cal_tmp_carry__4_i_3__3_n_1;
  wire cal_tmp_carry__4_i_4__3_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__3_n_1;
  wire cal_tmp_carry__5_i_2__3_n_1;
  wire cal_tmp_carry__5_i_3__3_n_1;
  wire cal_tmp_carry__5_i_4__3_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__3_n_1;
  wire cal_tmp_carry__6_i_2__3_n_1;
  wire cal_tmp_carry__6_i_3__3_n_1;
  wire cal_tmp_carry__6_i_4__3_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__0_n_1;
  wire cal_tmp_carry_i_6__0_n_1;
  wire cal_tmp_carry_i_7__0_n_1;
  wire cal_tmp_carry_i_8__0_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_1 ;
  wire \dividend_tmp[11]_i_1__0_n_1 ;
  wire \dividend_tmp[12]_i_1__0_n_1 ;
  wire \dividend_tmp[13]_i_1__0_n_1 ;
  wire \dividend_tmp[14]_i_1__0_n_1 ;
  wire \dividend_tmp[15]_i_1__0_n_1 ;
  wire \dividend_tmp[16]_i_1__0_n_1 ;
  wire \dividend_tmp[17]_i_1__0_n_1 ;
  wire \dividend_tmp[18]_i_1__0_n_1 ;
  wire \dividend_tmp[19]_i_1__0_n_1 ;
  wire \dividend_tmp[1]_i_1__0_n_1 ;
  wire \dividend_tmp[20]_i_1__0_n_1 ;
  wire \dividend_tmp[21]_i_1__0_n_1 ;
  wire \dividend_tmp[22]_i_1__0_n_1 ;
  wire \dividend_tmp[23]_i_1__0_n_1 ;
  wire \dividend_tmp[24]_i_1__0_n_1 ;
  wire \dividend_tmp[25]_i_1__0_n_1 ;
  wire \dividend_tmp[26]_i_1__0_n_1 ;
  wire \dividend_tmp[27]_i_1__0_n_1 ;
  wire \dividend_tmp[28]_i_1__0_n_1 ;
  wire \dividend_tmp[29]_i_1__0_n_1 ;
  wire \dividend_tmp[2]_i_1__0_n_1 ;
  wire \dividend_tmp[30]_i_1__0_n_1 ;
  wire \dividend_tmp[31]_i_1__0_n_1 ;
  wire \dividend_tmp[3]_i_1__0_n_1 ;
  wire \dividend_tmp[4]_i_1__0_n_1 ;
  wire \dividend_tmp[5]_i_1__0_n_1 ;
  wire \dividend_tmp[6]_i_1__0_n_1 ;
  wire \dividend_tmp[7]_i_1__0_n_1 ;
  wire \dividend_tmp[8]_i_1__0_n_1 ;
  wire \dividend_tmp[9]_i_1__0_n_1 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__0_n_1 ;
  wire \remd_tmp[10]_i_1__0_n_1 ;
  wire \remd_tmp[11]_i_1__0_n_1 ;
  wire \remd_tmp[12]_i_1__0_n_1 ;
  wire \remd_tmp[13]_i_1__0_n_1 ;
  wire \remd_tmp[14]_i_1__0_n_1 ;
  wire \remd_tmp[15]_i_1__0_n_1 ;
  wire \remd_tmp[16]_i_1__0_n_1 ;
  wire \remd_tmp[17]_i_1__0_n_1 ;
  wire \remd_tmp[18]_i_1__0_n_1 ;
  wire \remd_tmp[19]_i_1__0_n_1 ;
  wire \remd_tmp[1]_i_1__0_n_1 ;
  wire \remd_tmp[20]_i_1__0_n_1 ;
  wire \remd_tmp[21]_i_1__0_n_1 ;
  wire \remd_tmp[22]_i_1__0_n_1 ;
  wire \remd_tmp[23]_i_1__0_n_1 ;
  wire \remd_tmp[24]_i_1__0_n_1 ;
  wire \remd_tmp[25]_i_1__0_n_1 ;
  wire \remd_tmp[26]_i_1__0_n_1 ;
  wire \remd_tmp[27]_i_1__0_n_1 ;
  wire \remd_tmp[28]_i_1__0_n_1 ;
  wire \remd_tmp[29]_i_1__0_n_1 ;
  wire \remd_tmp[2]_i_1__0_n_1 ;
  wire \remd_tmp[30]_i_1__0_n_1 ;
  wire \remd_tmp[3]_i_1__0_n_1 ;
  wire \remd_tmp[4]_i_1__0_n_1 ;
  wire \remd_tmp[5]_i_1__0_n_1 ;
  wire \remd_tmp[6]_i_1__0_n_1 ;
  wire \remd_tmp[7]_i_1__0_n_1 ;
  wire \remd_tmp[8]_i_1__0_n_1 ;
  wire \remd_tmp[9]_i_1__0_n_1 ;
  wire [2:0]remd_tmp_mux;
  wire [9:0]\remd_tmp_reg[9]_0 ;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux,p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__0_n_1,cal_tmp_carry_i_6__0_n_1,cal_tmp_carry_i_7__0_n_1,cal_tmp_carry_i_8__0_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_1__0_n_1,cal_tmp_carry__0_i_2__0_n_1,cal_tmp_carry__0_i_3__0_n_1,cal_tmp_carry__0_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [6]),
        .O(cal_tmp_carry__0_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [5]),
        .O(cal_tmp_carry__0_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [4]),
        .O(cal_tmp_carry__0_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [3]),
        .O(cal_tmp_carry__0_i_4__0_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_1__0_n_1,cal_tmp_carry__1_i_2__0_n_1,cal_tmp_carry__1_i_3__3_n_1,cal_tmp_carry__1_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [9]),
        .O(cal_tmp_carry__1_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [8]),
        .O(cal_tmp_carry__1_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [7]),
        .O(cal_tmp_carry__1_i_4__3_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__3_n_1,cal_tmp_carry__2_i_2__3_n_1,cal_tmp_carry__2_i_3__3_n_1,cal_tmp_carry__2_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__3_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__3_n_1,cal_tmp_carry__3_i_2__3_n_1,cal_tmp_carry__3_i_3__3_n_1,cal_tmp_carry__3_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__3_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__3_n_1,cal_tmp_carry__4_i_2__3_n_1,cal_tmp_carry__4_i_3__3_n_1,cal_tmp_carry__4_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__3_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__3_n_1,cal_tmp_carry__5_i_2__3_n_1,cal_tmp_carry__5_i_3__3_n_1,cal_tmp_carry__5_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__3_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__3_n_1,cal_tmp_carry__6_i_2__3_n_1,cal_tmp_carry__6_i_3__3_n_1,cal_tmp_carry__6_i_4__3_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__3_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__0
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_5__0
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_5__0_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_6__0
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_6__0_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_7__0
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_7__0_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__0
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__0_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__0 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__0 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__0 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__0 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__0 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__0 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__0 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__0 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__0 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__0 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__0 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__0_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__0_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__0_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__0_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__0_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__0_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__0_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__0_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__0_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__0_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__0_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__0_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_phy_txend_confirm_fu_292/grp_backoff_vo_fu_151/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_phy_txend_confirm_fu_292/grp_backoff_vo_fu_151/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(\remd_tmp_reg[9]_0 [8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__0_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_23
   (\r_stage_reg[32]_0 ,
    Q,
    ap_rst,
    E,
    ap_clk,
    \r_stage_reg[32]_1 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]\r_stage_reg[32]_0 ;
  output [9:0]Q;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[32]_1 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [9:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__5_n_1;
  wire cal_tmp_carry__0_i_6__5_n_1;
  wire cal_tmp_carry__0_i_7__5_n_1;
  wire cal_tmp_carry__0_i_8__5_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__7_n_1;
  wire cal_tmp_carry__1_i_4__7_n_1;
  wire cal_tmp_carry__1_i_5__5_n_1;
  wire cal_tmp_carry__1_i_6__5_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__7_n_1;
  wire cal_tmp_carry__2_i_2__7_n_1;
  wire cal_tmp_carry__2_i_3__7_n_1;
  wire cal_tmp_carry__2_i_4__7_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__7_n_1;
  wire cal_tmp_carry__3_i_2__7_n_1;
  wire cal_tmp_carry__3_i_3__7_n_1;
  wire cal_tmp_carry__3_i_4__7_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__7_n_1;
  wire cal_tmp_carry__4_i_2__7_n_1;
  wire cal_tmp_carry__4_i_3__7_n_1;
  wire cal_tmp_carry__4_i_4__7_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__7_n_1;
  wire cal_tmp_carry__5_i_2__7_n_1;
  wire cal_tmp_carry__5_i_3__7_n_1;
  wire cal_tmp_carry__5_i_4__7_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__7_n_1;
  wire cal_tmp_carry__6_i_2__7_n_1;
  wire cal_tmp_carry__6_i_3__7_n_1;
  wire cal_tmp_carry__6_i_4__7_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__5_n_1;
  wire cal_tmp_carry_i_6__5_n_1;
  wire cal_tmp_carry_i_7__5_n_1;
  wire cal_tmp_carry_i_8_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]dividend0;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_1 ;
  wire \dividend_tmp[11]_i_1_n_1 ;
  wire \dividend_tmp[12]_i_1_n_1 ;
  wire \dividend_tmp[13]_i_1_n_1 ;
  wire \dividend_tmp[14]_i_1_n_1 ;
  wire \dividend_tmp[15]_i_1_n_1 ;
  wire \dividend_tmp[16]_i_1_n_1 ;
  wire \dividend_tmp[17]_i_1_n_1 ;
  wire \dividend_tmp[18]_i_1_n_1 ;
  wire \dividend_tmp[19]_i_1_n_1 ;
  wire \dividend_tmp[1]_i_1_n_1 ;
  wire \dividend_tmp[20]_i_1_n_1 ;
  wire \dividend_tmp[21]_i_1_n_1 ;
  wire \dividend_tmp[22]_i_1_n_1 ;
  wire \dividend_tmp[23]_i_1_n_1 ;
  wire \dividend_tmp[24]_i_1_n_1 ;
  wire \dividend_tmp[25]_i_1_n_1 ;
  wire \dividend_tmp[26]_i_1_n_1 ;
  wire \dividend_tmp[27]_i_1_n_1 ;
  wire \dividend_tmp[28]_i_1_n_1 ;
  wire \dividend_tmp[29]_i_1_n_1 ;
  wire \dividend_tmp[2]_i_1_n_1 ;
  wire \dividend_tmp[30]_i_1_n_1 ;
  wire \dividend_tmp[31]_i_1_n_1 ;
  wire \dividend_tmp[3]_i_1_n_1 ;
  wire \dividend_tmp[4]_i_1_n_1 ;
  wire \dividend_tmp[5]_i_1_n_1 ;
  wire \dividend_tmp[6]_i_1_n_1 ;
  wire \dividend_tmp[7]_i_1_n_1 ;
  wire \dividend_tmp[8]_i_1_n_1 ;
  wire \dividend_tmp[9]_i_1_n_1 ;
  wire [9:0]divisor0;
  wire [9:0]\divisor0_reg[9]_0 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire \r_stage_reg[32]_1 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire [30:10]remd_tmp;
  wire \remd_tmp[0]_i_1_n_1 ;
  wire \remd_tmp[10]_i_1_n_1 ;
  wire \remd_tmp[11]_i_1_n_1 ;
  wire \remd_tmp[12]_i_1_n_1 ;
  wire \remd_tmp[13]_i_1_n_1 ;
  wire \remd_tmp[14]_i_1_n_1 ;
  wire \remd_tmp[15]_i_1_n_1 ;
  wire \remd_tmp[16]_i_1_n_1 ;
  wire \remd_tmp[17]_i_1_n_1 ;
  wire \remd_tmp[18]_i_1_n_1 ;
  wire \remd_tmp[19]_i_1_n_1 ;
  wire \remd_tmp[1]_i_1_n_1 ;
  wire \remd_tmp[20]_i_1_n_1 ;
  wire \remd_tmp[21]_i_1_n_1 ;
  wire \remd_tmp[22]_i_1_n_1 ;
  wire \remd_tmp[23]_i_1_n_1 ;
  wire \remd_tmp[24]_i_1_n_1 ;
  wire \remd_tmp[25]_i_1_n_1 ;
  wire \remd_tmp[26]_i_1_n_1 ;
  wire \remd_tmp[27]_i_1_n_1 ;
  wire \remd_tmp[28]_i_1_n_1 ;
  wire \remd_tmp[29]_i_1_n_1 ;
  wire \remd_tmp[2]_i_1_n_1 ;
  wire \remd_tmp[30]_i_1_n_1 ;
  wire \remd_tmp[3]_i_1_n_1 ;
  wire \remd_tmp[4]_i_1_n_1 ;
  wire \remd_tmp[5]_i_1_n_1 ;
  wire \remd_tmp[6]_i_1_n_1 ;
  wire \remd_tmp[7]_i_1_n_1 ;
  wire \remd_tmp[8]_i_1_n_1 ;
  wire \remd_tmp[9]_i_1_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__5_n_1,cal_tmp_carry_i_6__5_n_1,cal_tmp_carry_i_7__5_n_1,cal_tmp_carry_i_8_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__5_n_1,cal_tmp_carry__0_i_6__5_n_1,cal_tmp_carry__0_i_7__5_n_1,cal_tmp_carry__0_i_8__5_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(divisor0[7]),
        .O(cal_tmp_carry__0_i_5__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(divisor0[6]),
        .O(cal_tmp_carry__0_i_6__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(divisor0[5]),
        .O(cal_tmp_carry__0_i_7__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(divisor0[4]),
        .O(cal_tmp_carry__0_i_8__5_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__7_n_1,cal_tmp_carry__1_i_4__7_n_1,cal_tmp_carry__1_i_5__5_n_1,cal_tmp_carry__1_i_6__5_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[10]),
        .O(cal_tmp_carry__1_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__7_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(divisor0[9]),
        .O(cal_tmp_carry__1_i_5__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(divisor0[8]),
        .O(cal_tmp_carry__1_i_6__5_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__7_n_1,cal_tmp_carry__2_i_2__7_n_1,cal_tmp_carry__2_i_3__7_n_1,cal_tmp_carry__2_i_4__7_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[14]),
        .O(cal_tmp_carry__2_i_1__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[13]),
        .O(cal_tmp_carry__2_i_2__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[12]),
        .O(cal_tmp_carry__2_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[11]),
        .O(cal_tmp_carry__2_i_4__7_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__7_n_1,cal_tmp_carry__3_i_2__7_n_1,cal_tmp_carry__3_i_3__7_n_1,cal_tmp_carry__3_i_4__7_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[18]),
        .O(cal_tmp_carry__3_i_1__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_2__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_4__7_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__7_n_1,cal_tmp_carry__4_i_2__7_n_1,cal_tmp_carry__4_i_3__7_n_1,cal_tmp_carry__4_i_4__7_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[20]),
        .O(cal_tmp_carry__4_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[19]),
        .O(cal_tmp_carry__4_i_4__7_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__7_n_1,cal_tmp_carry__5_i_2__7_n_1,cal_tmp_carry__5_i_3__7_n_1,cal_tmp_carry__5_i_4__7_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4__7_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__7_n_1,cal_tmp_carry__6_i_2__7_n_1,cal_tmp_carry__6_i_3__7_n_1,cal_tmp_carry__6_i_4__7_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3__7_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4__7_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(divisor0[3]),
        .O(cal_tmp_carry_i_5__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(divisor0[2]),
        .O(cal_tmp_carry_i_6__5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(divisor0[1]),
        .O(cal_tmp_carry_i_7__5_n_1));
  LUT4 #(
    .INIT(16'hE41B)) 
    cal_tmp_carry_i_8
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(dividend_tmp[31]),
        .I2(dividend0[31]),
        .I3(divisor0[0]),
        .O(cal_tmp_carry_i_8_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(dividend0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend0[9]),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend0[10]),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend0[11]),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend0[12]),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend0[13]),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(dividend0[14]),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(dividend0[15]),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(dividend0[16]),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(dividend0[17]),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(dividend0[18]),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend0[0]),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(dividend0[19]),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(dividend0[20]),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(dividend0[21]),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(dividend0[22]),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(dividend0[23]),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend0[24]),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(dividend0[25]),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(dividend0[26]),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(dividend0[27]),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(dividend0[28]),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend0[1]),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(dividend0[29]),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(dividend0[30]),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend0[2]),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend0[3]),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend0[4]),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend0[5]),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend0[6]),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend0[7]),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend0[8]),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(divisor0[0]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(divisor0[1]),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(divisor0[2]),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(divisor0[3]),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(divisor0[4]),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(divisor0[5]),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(divisor0[6]),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(divisor0[7]),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(divisor0[8]),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[9]_0 [9]),
        .Q(divisor0[9]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_ma_unitdatax_request_fu_344/grp_random_int_gen_fu_295/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_1 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(remd_tmp[17]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(remd_tmp[18]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(remd_tmp[19]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(remd_tmp[20]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_1 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_1 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_1 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_1 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_1 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_1 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_1 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_1 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_1 ),
        .Q(remd_tmp[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_1 ),
        .Q(remd_tmp[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_1 ),
        .Q(remd_tmp[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_1 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_1 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_1 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_1 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_1 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_1 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_1 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_1 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_1 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_1 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_36
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5_n_1;
  wire cal_tmp_carry__0_i_6_n_1;
  wire cal_tmp_carry__0_i_7_n_1;
  wire cal_tmp_carry__0_i_8_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__0_n_1;
  wire cal_tmp_carry__1_i_4__0_n_1;
  wire cal_tmp_carry__1_i_5_n_1;
  wire cal_tmp_carry__1_i_6_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__0_n_1;
  wire cal_tmp_carry__2_i_2__0_n_1;
  wire cal_tmp_carry__2_i_3__0_n_1;
  wire cal_tmp_carry__2_i_4__0_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__0_n_1;
  wire cal_tmp_carry__3_i_2__0_n_1;
  wire cal_tmp_carry__3_i_3__0_n_1;
  wire cal_tmp_carry__3_i_4__0_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__0_n_1;
  wire cal_tmp_carry__4_i_2__0_n_1;
  wire cal_tmp_carry__4_i_3__0_n_1;
  wire cal_tmp_carry__4_i_4__0_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__0_n_1;
  wire cal_tmp_carry__5_i_2__0_n_1;
  wire cal_tmp_carry__5_i_3__0_n_1;
  wire cal_tmp_carry__5_i_4__0_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__0_n_1;
  wire cal_tmp_carry__6_i_2__0_n_1;
  wire cal_tmp_carry__6_i_3__0_n_1;
  wire cal_tmp_carry__6_i_4__0_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5_n_1;
  wire cal_tmp_carry_i_6_n_1;
  wire cal_tmp_carry_i_7_n_1;
  wire cal_tmp_carry_i_8_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_1 ;
  wire \dividend_tmp[11]_i_1_n_1 ;
  wire \dividend_tmp[12]_i_1_n_1 ;
  wire \dividend_tmp[13]_i_1_n_1 ;
  wire \dividend_tmp[14]_i_1_n_1 ;
  wire \dividend_tmp[15]_i_1_n_1 ;
  wire \dividend_tmp[16]_i_1_n_1 ;
  wire \dividend_tmp[17]_i_1_n_1 ;
  wire \dividend_tmp[18]_i_1_n_1 ;
  wire \dividend_tmp[19]_i_1_n_1 ;
  wire \dividend_tmp[1]_i_1_n_1 ;
  wire \dividend_tmp[20]_i_1_n_1 ;
  wire \dividend_tmp[21]_i_1_n_1 ;
  wire \dividend_tmp[22]_i_1_n_1 ;
  wire \dividend_tmp[23]_i_1_n_1 ;
  wire \dividend_tmp[24]_i_1_n_1 ;
  wire \dividend_tmp[25]_i_1_n_1 ;
  wire \dividend_tmp[26]_i_1_n_1 ;
  wire \dividend_tmp[27]_i_1_n_1 ;
  wire \dividend_tmp[28]_i_1_n_1 ;
  wire \dividend_tmp[29]_i_1_n_1 ;
  wire \dividend_tmp[2]_i_1_n_1 ;
  wire \dividend_tmp[30]_i_1_n_1 ;
  wire \dividend_tmp[31]_i_1_n_1 ;
  wire \dividend_tmp[3]_i_1_n_1 ;
  wire \dividend_tmp[4]_i_1_n_1 ;
  wire \dividend_tmp[5]_i_1_n_1 ;
  wire \dividend_tmp[6]_i_1_n_1 ;
  wire \dividend_tmp[7]_i_1_n_1 ;
  wire \dividend_tmp[8]_i_1_n_1 ;
  wire \dividend_tmp[9]_i_1_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1_n_1 ;
  wire \remd_tmp[10]_i_1_n_1 ;
  wire \remd_tmp[11]_i_1_n_1 ;
  wire \remd_tmp[12]_i_1_n_1 ;
  wire \remd_tmp[13]_i_1_n_1 ;
  wire \remd_tmp[14]_i_1_n_1 ;
  wire \remd_tmp[15]_i_1_n_1 ;
  wire \remd_tmp[16]_i_1_n_1 ;
  wire \remd_tmp[17]_i_1_n_1 ;
  wire \remd_tmp[18]_i_1_n_1 ;
  wire \remd_tmp[19]_i_1_n_1 ;
  wire \remd_tmp[1]_i_1_n_1 ;
  wire \remd_tmp[20]_i_1_n_1 ;
  wire \remd_tmp[21]_i_1_n_1 ;
  wire \remd_tmp[22]_i_1_n_1 ;
  wire \remd_tmp[23]_i_1_n_1 ;
  wire \remd_tmp[24]_i_1_n_1 ;
  wire \remd_tmp[25]_i_1_n_1 ;
  wire \remd_tmp[26]_i_1_n_1 ;
  wire \remd_tmp[27]_i_1_n_1 ;
  wire \remd_tmp[28]_i_1_n_1 ;
  wire \remd_tmp[29]_i_1_n_1 ;
  wire \remd_tmp[2]_i_1_n_1 ;
  wire \remd_tmp[30]_i_1_n_1 ;
  wire \remd_tmp[3]_i_1_n_1 ;
  wire \remd_tmp[4]_i_1_n_1 ;
  wire \remd_tmp[5]_i_1_n_1 ;
  wire \remd_tmp[6]_i_1_n_1 ;
  wire \remd_tmp[7]_i_1_n_1 ;
  wire \remd_tmp[8]_i_1_n_1 ;
  wire \remd_tmp[9]_i_1_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5_n_1,cal_tmp_carry_i_6_n_1,cal_tmp_carry_i_7_n_1,cal_tmp_carry_i_8_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5_n_1,cal_tmp_carry__0_i_6_n_1,cal_tmp_carry__0_i_7_n_1,cal_tmp_carry__0_i_8_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__0_n_1,cal_tmp_carry__1_i_4__0_n_1,cal_tmp_carry__1_i_5_n_1,cal_tmp_carry__1_i_6_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__0_n_1,cal_tmp_carry__2_i_2__0_n_1,cal_tmp_carry__2_i_3__0_n_1,cal_tmp_carry__2_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__0_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__0_n_1,cal_tmp_carry__3_i_2__0_n_1,cal_tmp_carry__3_i_3__0_n_1,cal_tmp_carry__3_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__0_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__0_n_1,cal_tmp_carry__4_i_2__0_n_1,cal_tmp_carry__4_i_3__0_n_1,cal_tmp_carry__4_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__0_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__0_n_1,cal_tmp_carry__5_i_2__0_n_1,cal_tmp_carry__5_i_3__0_n_1,cal_tmp_carry__5_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__0_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__0_n_1,cal_tmp_carry__6_i_2__0_n_1,cal_tmp_carry__6_i_3__0_n_1,cal_tmp_carry__6_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__0_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__0_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_vi_fu_165/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_vi_fu_165/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_4
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__4_n_1;
  wire cal_tmp_carry__0_i_6__4_n_1;
  wire cal_tmp_carry__0_i_7__4_n_1;
  wire cal_tmp_carry__0_i_8__4_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__6_n_1;
  wire cal_tmp_carry__1_i_4__6_n_1;
  wire cal_tmp_carry__1_i_5__4_n_1;
  wire cal_tmp_carry__1_i_6__4_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__6_n_1;
  wire cal_tmp_carry__2_i_2__6_n_1;
  wire cal_tmp_carry__2_i_3__6_n_1;
  wire cal_tmp_carry__2_i_4__6_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__6_n_1;
  wire cal_tmp_carry__3_i_2__6_n_1;
  wire cal_tmp_carry__3_i_3__6_n_1;
  wire cal_tmp_carry__3_i_4__6_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__6_n_1;
  wire cal_tmp_carry__4_i_2__6_n_1;
  wire cal_tmp_carry__4_i_3__6_n_1;
  wire cal_tmp_carry__4_i_4__6_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__6_n_1;
  wire cal_tmp_carry__5_i_2__6_n_1;
  wire cal_tmp_carry__5_i_3__6_n_1;
  wire cal_tmp_carry__5_i_4__6_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__6_n_1;
  wire cal_tmp_carry__6_i_2__6_n_1;
  wire cal_tmp_carry__6_i_3__6_n_1;
  wire cal_tmp_carry__6_i_4__6_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__4_n_1;
  wire cal_tmp_carry_i_6__4_n_1;
  wire cal_tmp_carry_i_7__4_n_1;
  wire cal_tmp_carry_i_8__4_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__4_n_1 ;
  wire \dividend_tmp[11]_i_1__4_n_1 ;
  wire \dividend_tmp[12]_i_1__4_n_1 ;
  wire \dividend_tmp[13]_i_1__4_n_1 ;
  wire \dividend_tmp[14]_i_1__4_n_1 ;
  wire \dividend_tmp[15]_i_1__4_n_1 ;
  wire \dividend_tmp[16]_i_1__4_n_1 ;
  wire \dividend_tmp[17]_i_1__4_n_1 ;
  wire \dividend_tmp[18]_i_1__4_n_1 ;
  wire \dividend_tmp[19]_i_1__4_n_1 ;
  wire \dividend_tmp[1]_i_1__4_n_1 ;
  wire \dividend_tmp[20]_i_1__4_n_1 ;
  wire \dividend_tmp[21]_i_1__4_n_1 ;
  wire \dividend_tmp[22]_i_1__4_n_1 ;
  wire \dividend_tmp[23]_i_1__4_n_1 ;
  wire \dividend_tmp[24]_i_1__4_n_1 ;
  wire \dividend_tmp[25]_i_1__4_n_1 ;
  wire \dividend_tmp[26]_i_1__4_n_1 ;
  wire \dividend_tmp[27]_i_1__4_n_1 ;
  wire \dividend_tmp[28]_i_1__4_n_1 ;
  wire \dividend_tmp[29]_i_1__4_n_1 ;
  wire \dividend_tmp[2]_i_1__4_n_1 ;
  wire \dividend_tmp[30]_i_1__4_n_1 ;
  wire \dividend_tmp[31]_i_1__4_n_1 ;
  wire \dividend_tmp[3]_i_1__4_n_1 ;
  wire \dividend_tmp[4]_i_1__4_n_1 ;
  wire \dividend_tmp[5]_i_1__4_n_1 ;
  wire \dividend_tmp[6]_i_1__4_n_1 ;
  wire \dividend_tmp[7]_i_1__4_n_1 ;
  wire \dividend_tmp[8]_i_1__4_n_1 ;
  wire \dividend_tmp[9]_i_1__4_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__4_n_1 ;
  wire \remd_tmp[10]_i_1__4_n_1 ;
  wire \remd_tmp[11]_i_1__4_n_1 ;
  wire \remd_tmp[12]_i_1__4_n_1 ;
  wire \remd_tmp[13]_i_1__4_n_1 ;
  wire \remd_tmp[14]_i_1__4_n_1 ;
  wire \remd_tmp[15]_i_1__4_n_1 ;
  wire \remd_tmp[16]_i_1__4_n_1 ;
  wire \remd_tmp[17]_i_1__4_n_1 ;
  wire \remd_tmp[18]_i_1__4_n_1 ;
  wire \remd_tmp[19]_i_1__4_n_1 ;
  wire \remd_tmp[1]_i_1__4_n_1 ;
  wire \remd_tmp[20]_i_1__4_n_1 ;
  wire \remd_tmp[21]_i_1__4_n_1 ;
  wire \remd_tmp[22]_i_1__4_n_1 ;
  wire \remd_tmp[23]_i_1__4_n_1 ;
  wire \remd_tmp[24]_i_1__4_n_1 ;
  wire \remd_tmp[25]_i_1__4_n_1 ;
  wire \remd_tmp[26]_i_1__4_n_1 ;
  wire \remd_tmp[27]_i_1__4_n_1 ;
  wire \remd_tmp[28]_i_1__4_n_1 ;
  wire \remd_tmp[29]_i_1__4_n_1 ;
  wire \remd_tmp[2]_i_1__4_n_1 ;
  wire \remd_tmp[30]_i_1__4_n_1 ;
  wire \remd_tmp[3]_i_1__4_n_1 ;
  wire \remd_tmp[4]_i_1__4_n_1 ;
  wire \remd_tmp[5]_i_1__4_n_1 ;
  wire \remd_tmp[6]_i_1__4_n_1 ;
  wire \remd_tmp[7]_i_1__4_n_1 ;
  wire \remd_tmp[8]_i_1__4_n_1 ;
  wire \remd_tmp[9]_i_1__4_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__4_n_1,cal_tmp_carry_i_6__4_n_1,cal_tmp_carry_i_7__4_n_1,cal_tmp_carry_i_8__4_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__4_n_1,cal_tmp_carry__0_i_6__4_n_1,cal_tmp_carry__0_i_7__4_n_1,cal_tmp_carry__0_i_8__4_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__4
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__4
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__4
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__4
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8__4_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__6_n_1,cal_tmp_carry__1_i_4__6_n_1,cal_tmp_carry__1_i_5__4_n_1,cal_tmp_carry__1_i_6__4_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__4
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__4
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__6_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6__4_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__6_n_1,cal_tmp_carry__2_i_2__6_n_1,cal_tmp_carry__2_i_3__6_n_1,cal_tmp_carry__2_i_4__6_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__6_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__6_n_1,cal_tmp_carry__3_i_2__6_n_1,cal_tmp_carry__3_i_3__6_n_1,cal_tmp_carry__3_i_4__6_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__6_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__6_n_1,cal_tmp_carry__4_i_2__6_n_1,cal_tmp_carry__4_i_3__6_n_1,cal_tmp_carry__4_i_4__6_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__6_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__6_n_1,cal_tmp_carry__5_i_2__6_n_1,cal_tmp_carry__5_i_3__6_n_1,cal_tmp_carry__5_i_4__6_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__6_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__6_n_1,cal_tmp_carry__6_i_2__6_n_1,cal_tmp_carry__6_i_3__6_n_1,cal_tmp_carry__6_i_4__6_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__6_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__6
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__6_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__4
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__4
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__4
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__4
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6__4_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7__4_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__4
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__4_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__4 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__4 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__4 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__4 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__4 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__4 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__4 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__4 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__4 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__4 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__4 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__4 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__4 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__4 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__4 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__4 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__4 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__4 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__4 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__4 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__4 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__4 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__4_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__4 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__4 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__4 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__4 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__4 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__4 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__4 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__4 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__4 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__4_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__4_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__4_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__4_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__4_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__4_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__4_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__4_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__4_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__4_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__4_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__4_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__4_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__4_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__4_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__4_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__4_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__4_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__4_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__4_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__4_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__4_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__4_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__4_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__4_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__4_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__4_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__4_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__4_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__4_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__4_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__4_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_bk_fu_189/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_phy_txend_confirm_fu_292/grp_start_backoff_bk_fu_189/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__4 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__4 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__4 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__4 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__4 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__4 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__4 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__4 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__4 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__4 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__4 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__4_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__4 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__4_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__4_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__4_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__4_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__4_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__4_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__4_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__4_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__4_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__4_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__4_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__4_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_42
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__1_n_1;
  wire cal_tmp_carry__0_i_6__1_n_1;
  wire cal_tmp_carry__0_i_7__1_n_1;
  wire cal_tmp_carry__0_i_8__1_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__2_n_1;
  wire cal_tmp_carry__1_i_4__2_n_1;
  wire cal_tmp_carry__1_i_5__1_n_1;
  wire cal_tmp_carry__1_i_6__1_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__2_n_1;
  wire cal_tmp_carry__2_i_2__2_n_1;
  wire cal_tmp_carry__2_i_3__2_n_1;
  wire cal_tmp_carry__2_i_4__2_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__2_n_1;
  wire cal_tmp_carry__3_i_2__2_n_1;
  wire cal_tmp_carry__3_i_3__2_n_1;
  wire cal_tmp_carry__3_i_4__2_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__2_n_1;
  wire cal_tmp_carry__4_i_2__2_n_1;
  wire cal_tmp_carry__4_i_3__2_n_1;
  wire cal_tmp_carry__4_i_4__2_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__2_n_1;
  wire cal_tmp_carry__5_i_2__2_n_1;
  wire cal_tmp_carry__5_i_3__2_n_1;
  wire cal_tmp_carry__5_i_4__2_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__2_n_1;
  wire cal_tmp_carry__6_i_2__2_n_1;
  wire cal_tmp_carry__6_i_3__2_n_1;
  wire cal_tmp_carry__6_i_4__2_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__1_n_1;
  wire cal_tmp_carry_i_6__1_n_1;
  wire cal_tmp_carry_i_7__1_n_1;
  wire cal_tmp_carry_i_8__1_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__1_n_1 ;
  wire \dividend_tmp[11]_i_1__1_n_1 ;
  wire \dividend_tmp[12]_i_1__1_n_1 ;
  wire \dividend_tmp[13]_i_1__1_n_1 ;
  wire \dividend_tmp[14]_i_1__1_n_1 ;
  wire \dividend_tmp[15]_i_1__1_n_1 ;
  wire \dividend_tmp[16]_i_1__1_n_1 ;
  wire \dividend_tmp[17]_i_1__1_n_1 ;
  wire \dividend_tmp[18]_i_1__1_n_1 ;
  wire \dividend_tmp[19]_i_1__1_n_1 ;
  wire \dividend_tmp[1]_i_1__1_n_1 ;
  wire \dividend_tmp[20]_i_1__1_n_1 ;
  wire \dividend_tmp[21]_i_1__1_n_1 ;
  wire \dividend_tmp[22]_i_1__1_n_1 ;
  wire \dividend_tmp[23]_i_1__1_n_1 ;
  wire \dividend_tmp[24]_i_1__1_n_1 ;
  wire \dividend_tmp[25]_i_1__1_n_1 ;
  wire \dividend_tmp[26]_i_1__1_n_1 ;
  wire \dividend_tmp[27]_i_1__1_n_1 ;
  wire \dividend_tmp[28]_i_1__1_n_1 ;
  wire \dividend_tmp[29]_i_1__1_n_1 ;
  wire \dividend_tmp[2]_i_1__1_n_1 ;
  wire \dividend_tmp[30]_i_1__1_n_1 ;
  wire \dividend_tmp[31]_i_1__1_n_1 ;
  wire \dividend_tmp[3]_i_1__1_n_1 ;
  wire \dividend_tmp[4]_i_1__1_n_1 ;
  wire \dividend_tmp[5]_i_1__1_n_1 ;
  wire \dividend_tmp[6]_i_1__1_n_1 ;
  wire \dividend_tmp[7]_i_1__1_n_1 ;
  wire \dividend_tmp[8]_i_1__1_n_1 ;
  wire \dividend_tmp[9]_i_1__1_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__1_n_1 ;
  wire \remd_tmp[10]_i_1__1_n_1 ;
  wire \remd_tmp[11]_i_1__1_n_1 ;
  wire \remd_tmp[12]_i_1__1_n_1 ;
  wire \remd_tmp[13]_i_1__1_n_1 ;
  wire \remd_tmp[14]_i_1__1_n_1 ;
  wire \remd_tmp[15]_i_1__1_n_1 ;
  wire \remd_tmp[16]_i_1__1_n_1 ;
  wire \remd_tmp[17]_i_1__1_n_1 ;
  wire \remd_tmp[18]_i_1__1_n_1 ;
  wire \remd_tmp[19]_i_1__1_n_1 ;
  wire \remd_tmp[1]_i_1__1_n_1 ;
  wire \remd_tmp[20]_i_1__1_n_1 ;
  wire \remd_tmp[21]_i_1__1_n_1 ;
  wire \remd_tmp[22]_i_1__1_n_1 ;
  wire \remd_tmp[23]_i_1__1_n_1 ;
  wire \remd_tmp[24]_i_1__1_n_1 ;
  wire \remd_tmp[25]_i_1__1_n_1 ;
  wire \remd_tmp[26]_i_1__1_n_1 ;
  wire \remd_tmp[27]_i_1__1_n_1 ;
  wire \remd_tmp[28]_i_1__1_n_1 ;
  wire \remd_tmp[29]_i_1__1_n_1 ;
  wire \remd_tmp[2]_i_1__1_n_1 ;
  wire \remd_tmp[30]_i_1__1_n_1 ;
  wire \remd_tmp[3]_i_1__1_n_1 ;
  wire \remd_tmp[4]_i_1__1_n_1 ;
  wire \remd_tmp[5]_i_1__1_n_1 ;
  wire \remd_tmp[6]_i_1__1_n_1 ;
  wire \remd_tmp[7]_i_1__1_n_1 ;
  wire \remd_tmp[8]_i_1__1_n_1 ;
  wire \remd_tmp[9]_i_1__1_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__1_n_1,cal_tmp_carry_i_6__1_n_1,cal_tmp_carry_i_7__1_n_1,cal_tmp_carry_i_8__1_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__1_n_1,cal_tmp_carry__0_i_6__1_n_1,cal_tmp_carry__0_i_7__1_n_1,cal_tmp_carry__0_i_8__1_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__1
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__1
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__1
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__1
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8__1_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__2_n_1,cal_tmp_carry__1_i_4__2_n_1,cal_tmp_carry__1_i_5__1_n_1,cal_tmp_carry__1_i_6__1_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__1
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__1
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__2_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6__1_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__2_n_1,cal_tmp_carry__2_i_2__2_n_1,cal_tmp_carry__2_i_3__2_n_1,cal_tmp_carry__2_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__2_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__2_n_1,cal_tmp_carry__3_i_2__2_n_1,cal_tmp_carry__3_i_3__2_n_1,cal_tmp_carry__3_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__2_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__2_n_1,cal_tmp_carry__4_i_2__2_n_1,cal_tmp_carry__4_i_3__2_n_1,cal_tmp_carry__4_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__2_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__2_n_1,cal_tmp_carry__5_i_2__2_n_1,cal_tmp_carry__5_i_3__2_n_1,cal_tmp_carry__5_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__2_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__2_n_1,cal_tmp_carry__6_i_2__2_n_1,cal_tmp_carry__6_i_3__2_n_1,cal_tmp_carry__6_i_4__2_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__2_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__1
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__1
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__1
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__1
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7__1_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__1
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__1_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__1 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__1 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__1 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__1 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__1 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__1 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__1 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__1 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__1 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__1 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__1 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__1 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__1 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__1 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__1 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__1 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__1 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__1 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__1 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__1 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__1 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__1 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__1 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__1 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__1 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__1 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__1 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__1 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__1 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__1 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__1 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__1_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__1_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__1_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__1_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__1_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__1_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__1_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__1_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__1_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__1_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__1_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__1_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__1_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__1_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__1_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__1_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__1_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__1_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__1_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__1_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__1_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__1_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__1_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__1_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__1_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__1_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__1_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__1_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__1_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__1_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__1_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__1_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_bk_fu_191/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_bk_fu_191/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__1 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__1 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__1_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__1_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__1_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__1_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__1_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__1_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__1_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__1_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__1_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__1_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__1_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_48
   (E,
    Q,
    ap_clk,
    \r_stage_reg[32]_0 ,
    ap_rst,
    \r_stage_reg[0]_0 ,
    \dividend0_reg[31]_0 ,
    \divisor0_reg[9]_0 );
  output [0:0]E;
  output [9:0]Q;
  input ap_clk;
  input \r_stage_reg[32]_0 ;
  input ap_rst;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]\dividend0_reg[31]_0 ;
  input [8:0]\divisor0_reg[9]_0 ;

  wire [0:0]E;
  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_5__0_n_1;
  wire cal_tmp_carry__0_i_6__0_n_1;
  wire cal_tmp_carry__0_i_7__0_n_1;
  wire cal_tmp_carry__0_i_8__0_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_3__1_n_1;
  wire cal_tmp_carry__1_i_4__1_n_1;
  wire cal_tmp_carry__1_i_5__0_n_1;
  wire cal_tmp_carry__1_i_6__0_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1__1_n_1;
  wire cal_tmp_carry__2_i_2__1_n_1;
  wire cal_tmp_carry__2_i_3__1_n_1;
  wire cal_tmp_carry__2_i_4__1_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1__1_n_1;
  wire cal_tmp_carry__3_i_2__1_n_1;
  wire cal_tmp_carry__3_i_3__1_n_1;
  wire cal_tmp_carry__3_i_4__1_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1__1_n_1;
  wire cal_tmp_carry__4_i_2__1_n_1;
  wire cal_tmp_carry__4_i_3__1_n_1;
  wire cal_tmp_carry__4_i_4__1_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1__1_n_1;
  wire cal_tmp_carry__5_i_2__1_n_1;
  wire cal_tmp_carry__5_i_3__1_n_1;
  wire cal_tmp_carry__5_i_4__1_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1__1_n_1;
  wire cal_tmp_carry__6_i_2__1_n_1;
  wire cal_tmp_carry__6_i_3__1_n_1;
  wire cal_tmp_carry__6_i_4__1_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5__0_n_1;
  wire cal_tmp_carry_i_6__0_n_1;
  wire cal_tmp_carry_i_7__0_n_1;
  wire cal_tmp_carry_i_8__0_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1__0_n_1 ;
  wire \dividend_tmp[11]_i_1__0_n_1 ;
  wire \dividend_tmp[12]_i_1__0_n_1 ;
  wire \dividend_tmp[13]_i_1__0_n_1 ;
  wire \dividend_tmp[14]_i_1__0_n_1 ;
  wire \dividend_tmp[15]_i_1__0_n_1 ;
  wire \dividend_tmp[16]_i_1__0_n_1 ;
  wire \dividend_tmp[17]_i_1__0_n_1 ;
  wire \dividend_tmp[18]_i_1__0_n_1 ;
  wire \dividend_tmp[19]_i_1__0_n_1 ;
  wire \dividend_tmp[1]_i_1__0_n_1 ;
  wire \dividend_tmp[20]_i_1__0_n_1 ;
  wire \dividend_tmp[21]_i_1__0_n_1 ;
  wire \dividend_tmp[22]_i_1__0_n_1 ;
  wire \dividend_tmp[23]_i_1__0_n_1 ;
  wire \dividend_tmp[24]_i_1__0_n_1 ;
  wire \dividend_tmp[25]_i_1__0_n_1 ;
  wire \dividend_tmp[26]_i_1__0_n_1 ;
  wire \dividend_tmp[27]_i_1__0_n_1 ;
  wire \dividend_tmp[28]_i_1__0_n_1 ;
  wire \dividend_tmp[29]_i_1__0_n_1 ;
  wire \dividend_tmp[2]_i_1__0_n_1 ;
  wire \dividend_tmp[30]_i_1__0_n_1 ;
  wire \dividend_tmp[31]_i_1__0_n_1 ;
  wire \dividend_tmp[3]_i_1__0_n_1 ;
  wire \dividend_tmp[4]_i_1__0_n_1 ;
  wire \dividend_tmp[5]_i_1__0_n_1 ;
  wire \dividend_tmp[6]_i_1__0_n_1 ;
  wire \dividend_tmp[7]_i_1__0_n_1 ;
  wire \dividend_tmp[8]_i_1__0_n_1 ;
  wire \dividend_tmp[9]_i_1__0_n_1 ;
  wire [8:0]\divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_1_[1] ;
  wire \divisor0_reg_n_1_[2] ;
  wire \divisor0_reg_n_1_[3] ;
  wire \divisor0_reg_n_1_[4] ;
  wire \divisor0_reg_n_1_[5] ;
  wire \divisor0_reg_n_1_[6] ;
  wire \divisor0_reg_n_1_[7] ;
  wire \divisor0_reg_n_1_[8] ;
  wire \divisor0_reg_n_1_[9] ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire \r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire \remd_tmp[0]_i_1__0_n_1 ;
  wire \remd_tmp[10]_i_1__0_n_1 ;
  wire \remd_tmp[11]_i_1__0_n_1 ;
  wire \remd_tmp[12]_i_1__0_n_1 ;
  wire \remd_tmp[13]_i_1__0_n_1 ;
  wire \remd_tmp[14]_i_1__0_n_1 ;
  wire \remd_tmp[15]_i_1__0_n_1 ;
  wire \remd_tmp[16]_i_1__0_n_1 ;
  wire \remd_tmp[17]_i_1__0_n_1 ;
  wire \remd_tmp[18]_i_1__0_n_1 ;
  wire \remd_tmp[19]_i_1__0_n_1 ;
  wire \remd_tmp[1]_i_1__0_n_1 ;
  wire \remd_tmp[20]_i_1__0_n_1 ;
  wire \remd_tmp[21]_i_1__0_n_1 ;
  wire \remd_tmp[22]_i_1__0_n_1 ;
  wire \remd_tmp[23]_i_1__0_n_1 ;
  wire \remd_tmp[24]_i_1__0_n_1 ;
  wire \remd_tmp[25]_i_1__0_n_1 ;
  wire \remd_tmp[26]_i_1__0_n_1 ;
  wire \remd_tmp[27]_i_1__0_n_1 ;
  wire \remd_tmp[28]_i_1__0_n_1 ;
  wire \remd_tmp[29]_i_1__0_n_1 ;
  wire \remd_tmp[2]_i_1__0_n_1 ;
  wire \remd_tmp[30]_i_1__0_n_1 ;
  wire \remd_tmp[3]_i_1__0_n_1 ;
  wire \remd_tmp[4]_i_1__0_n_1 ;
  wire \remd_tmp[5]_i_1__0_n_1 ;
  wire \remd_tmp[6]_i_1__0_n_1 ;
  wire \remd_tmp[7]_i_1__0_n_1 ;
  wire \remd_tmp[8]_i_1__0_n_1 ;
  wire \remd_tmp[9]_i_1__0_n_1 ;
  wire [8:0]remd_tmp_mux;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5__0_n_1,cal_tmp_carry_i_6__0_n_1,cal_tmp_carry_i_7__0_n_1,cal_tmp_carry_i_8__0_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_5__0_n_1,cal_tmp_carry__0_i_6__0_n_1,cal_tmp_carry__0_i_7__0_n_1,cal_tmp_carry__0_i_8__0_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4__0
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[6]),
        .I2(\divisor0_reg_n_1_[7] ),
        .O(cal_tmp_carry__0_i_5__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[5]),
        .I2(\divisor0_reg_n_1_[6] ),
        .O(cal_tmp_carry__0_i_6__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[4]),
        .I2(\divisor0_reg_n_1_[5] ),
        .O(cal_tmp_carry__0_i_7__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[3]),
        .I2(\divisor0_reg_n_1_[4] ),
        .O(cal_tmp_carry__0_i_8__0_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8:7]}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_3__1_n_1,cal_tmp_carry__1_i_4__1_n_1,cal_tmp_carry__1_i_5__0_n_1,cal_tmp_carry__1_i_6__0_n_1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1__0
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2__0
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[7]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_4__1_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[8]),
        .I2(\divisor0_reg_n_1_[9] ),
        .O(cal_tmp_carry__1_i_5__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[7]),
        .I2(\divisor0_reg_n_1_[8] ),
        .O(cal_tmp_carry__1_i_6__0_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1__1_n_1,cal_tmp_carry__2_i_2__1_n_1,cal_tmp_carry__2_i_3__1_n_1,cal_tmp_carry__2_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4__1_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1__1_n_1,cal_tmp_carry__3_i_2__1_n_1,cal_tmp_carry__3_i_3__1_n_1,cal_tmp_carry__3_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4__1_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1__1_n_1,cal_tmp_carry__4_i_2__1_n_1,cal_tmp_carry__4_i_3__1_n_1,cal_tmp_carry__4_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4__1_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1__1_n_1,cal_tmp_carry__5_i_2__1_n_1,cal_tmp_carry__5_i_3__1_n_1,cal_tmp_carry__5_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4__1_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1__1_n_1,cal_tmp_carry__6_i_2__1_n_1,cal_tmp_carry__6_i_3__1_n_1,cal_tmp_carry__6_i_4__1_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3__1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4__1_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4__0
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[2]),
        .I2(\divisor0_reg_n_1_[3] ),
        .O(cal_tmp_carry_i_5__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[1]),
        .I2(\divisor0_reg_n_1_[2] ),
        .O(cal_tmp_carry_i_6__0_n_1));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(Q[0]),
        .I2(\divisor0_reg_n_1_[1] ),
        .O(cal_tmp_carry_i_7__0_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8__0
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8__0_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1__0 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1__0 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1__0 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1__0 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1__0 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1__0 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1__0 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1__0 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1__0 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1__0 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1__0 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1__0 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1__0 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1__0 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1__0 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1__0 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1__0 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1__0 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1__0 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1__0 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1__0 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1__0 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1__0 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1__0 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1__0 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1__0_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1__0_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1__0_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1__0_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1__0_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1__0_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1__0_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1__0_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1__0_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1__0_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1__0_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1__0_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1__0_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1__0_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1__0_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1__0_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1__0_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1__0_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1__0_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1__0_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1__0_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1__0_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1__0_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1__0_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1__0_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1__0_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [0]),
        .Q(\divisor0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [1]),
        .Q(\divisor0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [2]),
        .Q(\divisor0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [3]),
        .Q(\divisor0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [4]),
        .Q(\divisor0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [5]),
        .Q(\divisor0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [6]),
        .Q(\divisor0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [7]),
        .Q(\divisor0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[9]_0 [8]),
        .Q(\divisor0_reg_n_1_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_be_fu_178/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_initial_edca_process_fu_240/grp_start_backoff_be_fu_178/grp_random_int_gen_fu_37/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(\r_stage_reg[32]_0 ),
        .O(r_stage_reg_gate_n_1));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1__0 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1__0 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1__0 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1__0 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1__0 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1__0_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1__0 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1__0_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1__0_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1__0_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1__0_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1__0_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1__0_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "send_frame_urem_3bkb_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_send_frame_urem_3bkb_div_u_55
   (r_stage_reg_r_29_0,
    E,
    \remd_tmp_reg[9]_0 ,
    ap_rst,
    ap_clk,
    \r_stage_reg[0]_0 ,
    Q);
  output r_stage_reg_r_29_0;
  output [0:0]E;
  output [9:0]\remd_tmp_reg[9]_0 ;
  input ap_rst;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_1_n_1;
  wire cal_tmp_carry__0_i_2_n_1;
  wire cal_tmp_carry__0_i_3_n_1;
  wire cal_tmp_carry__0_i_4_n_1;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__0_n_8;
  wire cal_tmp_carry__1_i_1_n_1;
  wire cal_tmp_carry__1_i_2_n_1;
  wire cal_tmp_carry__1_i_3_n_1;
  wire cal_tmp_carry__1_i_4_n_1;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__1_n_8;
  wire cal_tmp_carry__2_i_1_n_1;
  wire cal_tmp_carry__2_i_2_n_1;
  wire cal_tmp_carry__2_i_3_n_1;
  wire cal_tmp_carry__2_i_4_n_1;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__2_n_8;
  wire cal_tmp_carry__3_i_1_n_1;
  wire cal_tmp_carry__3_i_2_n_1;
  wire cal_tmp_carry__3_i_3_n_1;
  wire cal_tmp_carry__3_i_4_n_1;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__3_n_8;
  wire cal_tmp_carry__4_i_1_n_1;
  wire cal_tmp_carry__4_i_2_n_1;
  wire cal_tmp_carry__4_i_3_n_1;
  wire cal_tmp_carry__4_i_4_n_1;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__4_n_8;
  wire cal_tmp_carry__5_i_1_n_1;
  wire cal_tmp_carry__5_i_2_n_1;
  wire cal_tmp_carry__5_i_3_n_1;
  wire cal_tmp_carry__5_i_4_n_1;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__5_n_8;
  wire cal_tmp_carry__6_i_1_n_1;
  wire cal_tmp_carry__6_i_2_n_1;
  wire cal_tmp_carry__6_i_3_n_1;
  wire cal_tmp_carry__6_i_4_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_4;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry__6_n_8;
  wire cal_tmp_carry_i_5_n_1;
  wire cal_tmp_carry_i_6_n_1;
  wire cal_tmp_carry_i_7_n_1;
  wire cal_tmp_carry_i_8_n_1;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire cal_tmp_carry_n_8;
  wire \dividend0_reg_n_1_[0] ;
  wire \dividend0_reg_n_1_[10] ;
  wire \dividend0_reg_n_1_[11] ;
  wire \dividend0_reg_n_1_[12] ;
  wire \dividend0_reg_n_1_[13] ;
  wire \dividend0_reg_n_1_[14] ;
  wire \dividend0_reg_n_1_[15] ;
  wire \dividend0_reg_n_1_[16] ;
  wire \dividend0_reg_n_1_[17] ;
  wire \dividend0_reg_n_1_[18] ;
  wire \dividend0_reg_n_1_[19] ;
  wire \dividend0_reg_n_1_[1] ;
  wire \dividend0_reg_n_1_[20] ;
  wire \dividend0_reg_n_1_[21] ;
  wire \dividend0_reg_n_1_[22] ;
  wire \dividend0_reg_n_1_[23] ;
  wire \dividend0_reg_n_1_[24] ;
  wire \dividend0_reg_n_1_[25] ;
  wire \dividend0_reg_n_1_[26] ;
  wire \dividend0_reg_n_1_[27] ;
  wire \dividend0_reg_n_1_[28] ;
  wire \dividend0_reg_n_1_[29] ;
  wire \dividend0_reg_n_1_[2] ;
  wire \dividend0_reg_n_1_[30] ;
  wire \dividend0_reg_n_1_[31] ;
  wire \dividend0_reg_n_1_[3] ;
  wire \dividend0_reg_n_1_[4] ;
  wire \dividend0_reg_n_1_[5] ;
  wire \dividend0_reg_n_1_[6] ;
  wire \dividend0_reg_n_1_[7] ;
  wire \dividend0_reg_n_1_[8] ;
  wire \dividend0_reg_n_1_[9] ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_1 ;
  wire \dividend_tmp[11]_i_1_n_1 ;
  wire \dividend_tmp[12]_i_1_n_1 ;
  wire \dividend_tmp[13]_i_1_n_1 ;
  wire \dividend_tmp[14]_i_1_n_1 ;
  wire \dividend_tmp[15]_i_1_n_1 ;
  wire \dividend_tmp[16]_i_1_n_1 ;
  wire \dividend_tmp[17]_i_1_n_1 ;
  wire \dividend_tmp[18]_i_1_n_1 ;
  wire \dividend_tmp[19]_i_1_n_1 ;
  wire \dividend_tmp[1]_i_1_n_1 ;
  wire \dividend_tmp[20]_i_1_n_1 ;
  wire \dividend_tmp[21]_i_1_n_1 ;
  wire \dividend_tmp[22]_i_1_n_1 ;
  wire \dividend_tmp[23]_i_1_n_1 ;
  wire \dividend_tmp[24]_i_1_n_1 ;
  wire \dividend_tmp[25]_i_1_n_1 ;
  wire \dividend_tmp[26]_i_1_n_1 ;
  wire \dividend_tmp[27]_i_1_n_1 ;
  wire \dividend_tmp[28]_i_1_n_1 ;
  wire \dividend_tmp[29]_i_1_n_1 ;
  wire \dividend_tmp[2]_i_1_n_1 ;
  wire \dividend_tmp[30]_i_1_n_1 ;
  wire \dividend_tmp[31]_i_1_n_1 ;
  wire \dividend_tmp[3]_i_1_n_1 ;
  wire \dividend_tmp[4]_i_1_n_1 ;
  wire \dividend_tmp[5]_i_1_n_1 ;
  wire \dividend_tmp[6]_i_1_n_1 ;
  wire \dividend_tmp[7]_i_1_n_1 ;
  wire \dividend_tmp[8]_i_1_n_1 ;
  wire \dividend_tmp[9]_i_1_n_1 ;
  wire p_0_in;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ;
  wire \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ;
  wire r_stage_reg_gate_n_1;
  wire \r_stage_reg_n_1_[0] ;
  wire r_stage_reg_r_0_n_1;
  wire r_stage_reg_r_10_n_1;
  wire r_stage_reg_r_11_n_1;
  wire r_stage_reg_r_12_n_1;
  wire r_stage_reg_r_13_n_1;
  wire r_stage_reg_r_14_n_1;
  wire r_stage_reg_r_15_n_1;
  wire r_stage_reg_r_16_n_1;
  wire r_stage_reg_r_17_n_1;
  wire r_stage_reg_r_18_n_1;
  wire r_stage_reg_r_19_n_1;
  wire r_stage_reg_r_1_n_1;
  wire r_stage_reg_r_20_n_1;
  wire r_stage_reg_r_21_n_1;
  wire r_stage_reg_r_22_n_1;
  wire r_stage_reg_r_23_n_1;
  wire r_stage_reg_r_24_n_1;
  wire r_stage_reg_r_25_n_1;
  wire r_stage_reg_r_26_n_1;
  wire r_stage_reg_r_27_n_1;
  wire r_stage_reg_r_28_n_1;
  wire r_stage_reg_r_29_0;
  wire r_stage_reg_r_2_n_1;
  wire r_stage_reg_r_3_n_1;
  wire r_stage_reg_r_4_n_1;
  wire r_stage_reg_r_5_n_1;
  wire r_stage_reg_r_6_n_1;
  wire r_stage_reg_r_7_n_1;
  wire r_stage_reg_r_8_n_1;
  wire r_stage_reg_r_9_n_1;
  wire r_stage_reg_r_n_1;
  wire \remd_tmp[0]_i_1_n_1 ;
  wire \remd_tmp[10]_i_1_n_1 ;
  wire \remd_tmp[11]_i_1_n_1 ;
  wire \remd_tmp[12]_i_1_n_1 ;
  wire \remd_tmp[13]_i_1_n_1 ;
  wire \remd_tmp[14]_i_1_n_1 ;
  wire \remd_tmp[15]_i_1_n_1 ;
  wire \remd_tmp[16]_i_1_n_1 ;
  wire \remd_tmp[17]_i_1_n_1 ;
  wire \remd_tmp[18]_i_1_n_1 ;
  wire \remd_tmp[19]_i_1_n_1 ;
  wire \remd_tmp[1]_i_1_n_1 ;
  wire \remd_tmp[20]_i_1_n_1 ;
  wire \remd_tmp[21]_i_1_n_1 ;
  wire \remd_tmp[22]_i_1_n_1 ;
  wire \remd_tmp[23]_i_1_n_1 ;
  wire \remd_tmp[24]_i_1_n_1 ;
  wire \remd_tmp[25]_i_1_n_1 ;
  wire \remd_tmp[26]_i_1_n_1 ;
  wire \remd_tmp[27]_i_1_n_1 ;
  wire \remd_tmp[28]_i_1_n_1 ;
  wire \remd_tmp[29]_i_1_n_1 ;
  wire \remd_tmp[2]_i_1_n_1 ;
  wire \remd_tmp[30]_i_1_n_1 ;
  wire \remd_tmp[3]_i_1_n_1 ;
  wire \remd_tmp[4]_i_1_n_1 ;
  wire \remd_tmp[5]_i_1_n_1 ;
  wire \remd_tmp[6]_i_1_n_1 ;
  wire \remd_tmp[7]_i_1_n_1 ;
  wire \remd_tmp[8]_i_1_n_1 ;
  wire \remd_tmp[9]_i_1_n_1 ;
  wire [2:0]remd_tmp_mux;
  wire [9:0]\remd_tmp_reg[9]_0 ;
  wire \remd_tmp_reg_n_1_[10] ;
  wire \remd_tmp_reg_n_1_[11] ;
  wire \remd_tmp_reg_n_1_[12] ;
  wire \remd_tmp_reg_n_1_[13] ;
  wire \remd_tmp_reg_n_1_[14] ;
  wire \remd_tmp_reg_n_1_[15] ;
  wire \remd_tmp_reg_n_1_[16] ;
  wire \remd_tmp_reg_n_1_[17] ;
  wire \remd_tmp_reg_n_1_[18] ;
  wire \remd_tmp_reg_n_1_[19] ;
  wire \remd_tmp_reg_n_1_[20] ;
  wire \remd_tmp_reg_n_1_[21] ;
  wire \remd_tmp_reg_n_1_[22] ;
  wire \remd_tmp_reg_n_1_[23] ;
  wire \remd_tmp_reg_n_1_[24] ;
  wire \remd_tmp_reg_n_1_[25] ;
  wire \remd_tmp_reg_n_1_[26] ;
  wire \remd_tmp_reg_n_1_[27] ;
  wire \remd_tmp_reg_n_1_[28] ;
  wire \remd_tmp_reg_n_1_[29] ;
  wire \remd_tmp_reg_n_1_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3,cal_tmp_carry_n_4}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux,p_1_in0}),
        .O({cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7,cal_tmp_carry_n_8}),
        .S({cal_tmp_carry_i_5_n_1,cal_tmp_carry_i_6_n_1,cal_tmp_carry_i_7_n_1,cal_tmp_carry_i_8_n_1}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_1),
        .CO({cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3,cal_tmp_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7,cal_tmp_carry__0_n_8}),
        .S({cal_tmp_carry__0_i_1_n_1,cal_tmp_carry__0_i_2_n_1,cal_tmp_carry__0_i_3_n_1,cal_tmp_carry__0_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [6]),
        .O(cal_tmp_carry__0_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [5]),
        .O(cal_tmp_carry__0_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [4]),
        .O(cal_tmp_carry__0_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [3]),
        .O(cal_tmp_carry__0_i_4_n_1));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_1),
        .CO({cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3,cal_tmp_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7,cal_tmp_carry__1_n_8}),
        .S({cal_tmp_carry__1_i_1_n_1,cal_tmp_carry__1_i_2_n_1,cal_tmp_carry__1_i_3_n_1,cal_tmp_carry__1_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[10] ),
        .O(cal_tmp_carry__1_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [9]),
        .O(cal_tmp_carry__1_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [8]),
        .O(cal_tmp_carry__1_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg[9]_0 [7]),
        .O(cal_tmp_carry__1_i_4_n_1));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_1),
        .CO({cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3,cal_tmp_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7,cal_tmp_carry__2_n_8}),
        .S({cal_tmp_carry__2_i_1_n_1,cal_tmp_carry__2_i_2_n_1,cal_tmp_carry__2_i_3_n_1,cal_tmp_carry__2_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[14] ),
        .O(cal_tmp_carry__2_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[13] ),
        .O(cal_tmp_carry__2_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[12] ),
        .O(cal_tmp_carry__2_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[11] ),
        .O(cal_tmp_carry__2_i_4_n_1));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_1),
        .CO({cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3,cal_tmp_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7,cal_tmp_carry__3_n_8}),
        .S({cal_tmp_carry__3_i_1_n_1,cal_tmp_carry__3_i_2_n_1,cal_tmp_carry__3_i_3_n_1,cal_tmp_carry__3_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[18] ),
        .O(cal_tmp_carry__3_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[17] ),
        .O(cal_tmp_carry__3_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[16] ),
        .O(cal_tmp_carry__3_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[15] ),
        .O(cal_tmp_carry__3_i_4_n_1));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_1),
        .CO({cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3,cal_tmp_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7,cal_tmp_carry__4_n_8}),
        .S({cal_tmp_carry__4_i_1_n_1,cal_tmp_carry__4_i_2_n_1,cal_tmp_carry__4_i_3_n_1,cal_tmp_carry__4_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[22] ),
        .O(cal_tmp_carry__4_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[21] ),
        .O(cal_tmp_carry__4_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[20] ),
        .O(cal_tmp_carry__4_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[19] ),
        .O(cal_tmp_carry__4_i_4_n_1));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_1),
        .CO({cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3,cal_tmp_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7,cal_tmp_carry__5_n_8}),
        .S({cal_tmp_carry__5_i_1_n_1,cal_tmp_carry__5_i_2_n_1,cal_tmp_carry__5_i_3_n_1,cal_tmp_carry__5_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[26] ),
        .O(cal_tmp_carry__5_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[25] ),
        .O(cal_tmp_carry__5_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[24] ),
        .O(cal_tmp_carry__5_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[23] ),
        .O(cal_tmp_carry__5_i_4_n_1));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_1),
        .CO({p_2_out,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3,cal_tmp_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7,cal_tmp_carry__6_n_8}),
        .S({cal_tmp_carry__6_i_1_n_1,cal_tmp_carry__6_i_2_n_1,cal_tmp_carry__6_i_3_n_1,cal_tmp_carry__6_i_4_n_1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[30] ),
        .O(cal_tmp_carry__6_i_1_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[29] ),
        .O(cal_tmp_carry__6_i_2_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[28] ),
        .O(cal_tmp_carry__6_i_3_n_1));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg_n_1_[0] ),
        .I1(\remd_tmp_reg_n_1_[27] ),
        .O(cal_tmp_carry__6_i_4_n_1));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(remd_tmp_mux[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_4
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(p_1_in0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_5
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_5_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_6
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_6_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_7
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_7_n_1));
  LUT3 #(
    .INIT(8'hAC)) 
    cal_tmp_carry_i_8
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(cal_tmp_carry_i_8_n_1));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[0]),
        .Q(\dividend0_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[10]),
        .Q(\dividend0_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[11]),
        .Q(\dividend0_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[12]),
        .Q(\dividend0_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[13]),
        .Q(\dividend0_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[14]),
        .Q(\dividend0_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[15]),
        .Q(\dividend0_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[16]),
        .Q(\dividend0_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[17]),
        .Q(\dividend0_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[18]),
        .Q(\dividend0_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[19]),
        .Q(\dividend0_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[1]),
        .Q(\dividend0_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[20]),
        .Q(\dividend0_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[21]),
        .Q(\dividend0_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[22]),
        .Q(\dividend0_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[23]),
        .Q(\dividend0_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[24]),
        .Q(\dividend0_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[25]),
        .Q(\dividend0_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[26]),
        .Q(\dividend0_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[27]),
        .Q(\dividend0_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[28]),
        .Q(\dividend0_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[29]),
        .Q(\dividend0_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[2]),
        .Q(\dividend0_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[30]),
        .Q(\dividend0_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[31]),
        .Q(\dividend0_reg_n_1_[31] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[3]),
        .Q(\dividend0_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[4]),
        .Q(\dividend0_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[5]),
        .Q(\dividend0_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[6]),
        .Q(\dividend0_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[7]),
        .Q(\dividend0_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[8]),
        .Q(\dividend0_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(Q[9]),
        .Q(\dividend0_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_1_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_1_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_1_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_1_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_1_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_1_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_1_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_1_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_1_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend0_reg_n_1_[18] ),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_1_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend0_reg_n_1_[19] ),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend0_reg_n_1_[20] ),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend0_reg_n_1_[21] ),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend0_reg_n_1_[22] ),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend0_reg_n_1_[23] ),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend0_reg_n_1_[24] ),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend0_reg_n_1_[25] ),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend0_reg_n_1_[26] ),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend0_reg_n_1_[27] ),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend0_reg_n_1_[28] ),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_1_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[2]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend0_reg_n_1_[29] ),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend0_reg_n_1_[30] ),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_1_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_1_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_1_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_1_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_1_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_1_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_1_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_1_[0] ),
        .O(\dividend_tmp[9]_i_1_n_1 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_1 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_1 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_1 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_1 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_1 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_1 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_1 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_1 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_1 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_1 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_1 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_1 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_1 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_1 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_1 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_1 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_1 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_1 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_1 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_1 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_1 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_1 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_1 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_1 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_1 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_1 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_1 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_1 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_1 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_1 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_1 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_1_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\grp_initial_edca_process_fu_240/grp_backoff_vo_fu_153/grp_random_int_gen_fu_32/send_frame_urem_3bkb_U23/send_frame_urem_3bkb_div_U/send_frame_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_1_[0] ),
        .Q(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_28_n_1 ),
        .Q(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_1),
        .Q(E),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_grp_initial_edca_process_fu_240_grp_backoff_vo_fu_153_grp_random_int_gen_fu_32_send_frame_urem_3bkb_U23_send_frame_urem_3bkb_div_U_send_frame_urem_3bkb_div_u_0_r_stage_reg_r_29_n_1 ),
        .I1(r_stage_reg_r_29_0),
        .O(r_stage_reg_gate_n_1));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_1),
        .Q(r_stage_reg_r_0_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_1),
        .Q(r_stage_reg_r_1_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_1),
        .Q(r_stage_reg_r_10_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_1),
        .Q(r_stage_reg_r_11_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_1),
        .Q(r_stage_reg_r_12_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_1),
        .Q(r_stage_reg_r_13_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_1),
        .Q(r_stage_reg_r_14_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_1),
        .Q(r_stage_reg_r_15_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_1),
        .Q(r_stage_reg_r_16_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_1),
        .Q(r_stage_reg_r_17_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_1),
        .Q(r_stage_reg_r_18_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_1),
        .Q(r_stage_reg_r_19_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_1),
        .Q(r_stage_reg_r_2_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_1),
        .Q(r_stage_reg_r_20_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_1),
        .Q(r_stage_reg_r_21_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_1),
        .Q(r_stage_reg_r_22_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_1),
        .Q(r_stage_reg_r_23_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_1),
        .Q(r_stage_reg_r_24_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_1),
        .Q(r_stage_reg_r_25_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_1),
        .Q(r_stage_reg_r_26_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_1),
        .Q(r_stage_reg_r_27_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_1),
        .Q(r_stage_reg_r_28_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_1),
        .Q(r_stage_reg_r_29_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_1),
        .Q(r_stage_reg_r_3_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_1),
        .Q(r_stage_reg_r_4_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_1),
        .Q(r_stage_reg_r_5_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_1),
        .Q(r_stage_reg_r_6_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_1),
        .Q(r_stage_reg_r_7_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_1),
        .Q(r_stage_reg_r_8_n_1),
        .R(ap_rst));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_1),
        .Q(r_stage_reg_r_9_n_1),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_1_[31] ),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_1_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_8),
        .O(\remd_tmp[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [9]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg_n_1_[10] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg_n_1_[11] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_8),
        .O(\remd_tmp[12]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg_n_1_[12] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg_n_1_[13] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[14]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg_n_1_[14] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg_n_1_[15] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_8),
        .O(\remd_tmp[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg_n_1_[16] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg_n_1_[17] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg_n_1_[18] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[19]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [0]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg_n_1_[19] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_8),
        .O(\remd_tmp[20]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg_n_1_[20] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[21]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg_n_1_[21] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[22]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg_n_1_[22] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[23]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg_n_1_[23] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_8),
        .O(\remd_tmp[24]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg_n_1_[24] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[25]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\remd_tmp_reg_n_1_[25] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[26]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\remd_tmp_reg_n_1_[26] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[27]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\remd_tmp_reg_n_1_[27] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_8),
        .O(\remd_tmp[28]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\remd_tmp_reg_n_1_[28] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[29]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [1]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\remd_tmp_reg_n_1_[29] ),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [2]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [3]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_8),
        .O(\remd_tmp[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [4]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [5]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [6]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [7]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_8),
        .O(\remd_tmp[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg[9]_0 [8]),
        .I1(\r_stage_reg_n_1_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[9]_i_1_n_1 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_1 ),
        .Q(\remd_tmp_reg_n_1_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_1 ),
        .Q(\remd_tmp_reg[9]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing
   (\ap_CS_fsm_reg[0]_0 ,
    \idle_waited_reg_341_reg[0] ,
    grp_slot_boundary_timing_fu_202_ap_done,
    \ap_CS_fsm_reg[1] ,
    D,
    ap_block_state14_on_subcall_done,
    grp_fu_211_p2,
    Q,
    grp_phy_txend_confirm_fu_292_ap_start_reg,
    grp_slot_boundary_timing_fu_202_ap_start_reg,
    idle_waited_reg_341,
    idle_waited_0_reg_107,
    medium_state,
    ap_clk,
    ap_rst);
  output \ap_CS_fsm_reg[0]_0 ;
  output \idle_waited_reg_341_reg[0] ;
  output grp_slot_boundary_timing_fu_202_ap_done;
  output \ap_CS_fsm_reg[1] ;
  output [2:0]D;
  input ap_block_state14_on_subcall_done;
  input grp_fu_211_p2;
  input [3:0]Q;
  input grp_phy_txend_confirm_fu_292_ap_start_reg;
  input grp_slot_boundary_timing_fu_202_ap_start_reg;
  input idle_waited_reg_341;
  input idle_waited_0_reg_107;
  input [0:0]medium_state;
  input ap_clk;
  input ap_rst;

  wire [2:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm[0]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:2]ap_NS_fsm;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_return_preg;
  wire ap_rst;
  wire grp_fu_211_p2;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_slot_boundary_timing_fu_202_ap_done;
  wire grp_slot_boundary_timing_fu_202_ap_return;
  wire grp_slot_boundary_timing_fu_202_ap_start_reg;
  wire grp_start_timer_fu_53_ap_start_reg;
  wire grp_start_timer_fu_53_n_13;
  wire grp_start_timer_fu_53_n_14;
  wire grp_start_timer_fu_53_n_15;
  wire icmp_ln187_reg_94;
  wire \icmp_ln187_reg_94[0]_i_1_n_1 ;
  wire icmp_ln203_reg_98;
  wire \icmp_ln203_reg_98[0]_i_1_n_1 ;
  wire icmp_ln213_reg_102;
  wire \icmp_ln213_reg_102[0]_i_1_n_1 ;
  wire idle_waited_0_reg_107;
  wire idle_waited_reg_341;
  wire \idle_waited_reg_341_reg[0] ;
  wire \idle_waiting_write_a_reg_28_reg_n_1_[0] ;
  wire [0:0]medium_state;
  wire sifs_timeout_1_reg_122;

  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(icmp_ln213_reg_102),
        .I1(sifs_timeout_1_reg_122),
        .I2(icmp_ln203_reg_98),
        .I3(icmp_ln187_reg_94),
        .O(\ap_CS_fsm[0]_i_2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_ap_done),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_202_ap_return),
        .Q(ap_return_preg),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer grp_start_timer_fu_53
       (.D({ap_NS_fsm,grp_slot_boundary_timing_fu_202_ap_done}),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2]_0 (D),
        .\ap_CS_fsm_reg[3] (grp_start_timer_fu_53_n_13),
        .\ap_CS_fsm_reg[3]_0 (grp_start_timer_fu_53_n_14),
        .ap_block_state14_on_subcall_done(ap_block_state14_on_subcall_done),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 ({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_return_preg_reg[0]_1 (\ap_CS_fsm[0]_i_2_n_1 ),
        .ap_rst(ap_rst),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_phy_txend_confirm_fu_292_ap_start_reg(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .grp_slot_boundary_timing_fu_202_ap_return(grp_slot_boundary_timing_fu_202_ap_return),
        .grp_slot_boundary_timing_fu_202_ap_start_reg(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .grp_slot_boundary_timing_fu_202_ap_start_reg_reg(grp_start_timer_fu_53_n_15),
        .grp_start_timer_fu_53_ap_start_reg(grp_start_timer_fu_53_ap_start_reg),
        .icmp_ln187_reg_94(icmp_ln187_reg_94),
        .icmp_ln203_reg_98(icmp_ln203_reg_98),
        .icmp_ln213_reg_102(icmp_ln213_reg_102),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .idle_waited_reg_341(idle_waited_reg_341),
        .\idle_waited_reg_341_reg[0] (\idle_waited_reg_341_reg[0] ),
        .\idle_waiting_write_a_reg_28_reg[0] (\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .medium_state(medium_state),
        .sifs_timeout_1_reg_122(sifs_timeout_1_reg_122));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_timer_fu_53_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_n_15),
        .Q(grp_start_timer_fu_53_ap_start_reg),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln187_reg_94[0]_i_1 
       (.I0(icmp_ln187_reg_94),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .O(\icmp_ln187_reg_94[0]_i_1_n_1 ));
  FDRE \icmp_ln187_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln187_reg_94[0]_i_1_n_1 ),
        .Q(icmp_ln187_reg_94),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln203_reg_98[0]_i_1 
       (.I0(icmp_ln203_reg_98),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .O(\icmp_ln203_reg_98[0]_i_1_n_1 ));
  FDRE \icmp_ln203_reg_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln203_reg_98[0]_i_1_n_1 ),
        .Q(icmp_ln203_reg_98),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \icmp_ln213_reg_102[0]_i_1 
       (.I0(Q[3]),
        .I1(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(icmp_ln213_reg_102),
        .O(\icmp_ln213_reg_102[0]_i_1_n_1 ));
  FDRE \icmp_ln213_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln213_reg_102[0]_i_1_n_1 ),
        .Q(icmp_ln213_reg_102),
        .R(1'b0));
  FDRE \idle_waiting_write_a_reg_28_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_n_14),
        .Q(\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \sifs_timeout_1_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_n_13),
        .Q(sifs_timeout_1_reg_122),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "slot_boundary_timing" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slot_boundary_timing_26
   (\ap_CS_fsm_reg[5]_0 ,
    \idle_waited_reg_343_reg[0] ,
    \idle_waiting_write_a_reg_28_reg[0]_0 ,
    D,
    ap_block_state14_on_subcall_done,
    grp_slot_boundary_timing_fu_204_ap_start_reg_reg,
    Q,
    grp_initial_edca_process_fu_240_ap_start_reg,
    grp_slot_boundary_timing_fu_204_ap_start_reg,
    idle_waited_reg_343,
    idle_waited_0_reg_109,
    ap_clk,
    ap_rst,
    medium_state);
  output \ap_CS_fsm_reg[5]_0 ;
  output \idle_waited_reg_343_reg[0] ;
  output \idle_waiting_write_a_reg_28_reg[0]_0 ;
  output [3:0]D;
  input ap_block_state14_on_subcall_done;
  input grp_slot_boundary_timing_fu_204_ap_start_reg_reg;
  input [3:0]Q;
  input grp_initial_edca_process_fu_240_ap_start_reg;
  input grp_slot_boundary_timing_fu_204_ap_start_reg;
  input idle_waited_reg_343;
  input idle_waited_0_reg_109;
  input ap_clk;
  input ap_rst;
  input [0:0]medium_state;

  wire [3:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [5:0]ap_NS_fsm;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_return_preg;
  wire ap_rst;
  wire grp_initial_edca_process_fu_240_ap_start_reg;
  wire grp_slot_boundary_timing_fu_204_ap_done;
  wire grp_slot_boundary_timing_fu_204_ap_ready;
  wire grp_slot_boundary_timing_fu_204_ap_return;
  wire grp_slot_boundary_timing_fu_204_ap_start_reg;
  wire grp_slot_boundary_timing_fu_204_ap_start_reg_reg;
  wire grp_start_timer_fu_53_ap_start_reg;
  wire grp_start_timer_fu_53_n_4;
  wire grp_start_timer_fu_53_n_5;
  wire idle_waited_0_reg_109;
  wire idle_waited_reg_343;
  wire \idle_waited_reg_343_reg[0] ;
  wire \idle_waiting_write_a_reg_28_reg[0]_0 ;
  wire \idle_waiting_write_a_reg_28_reg_n_1_[0] ;
  wire [0:0]medium_state;

  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(grp_slot_boundary_timing_fu_204_ap_ready),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[15]_i_1__0 
       (.I0(grp_slot_boundary_timing_fu_204_ap_start_reg_reg),
        .I1(ap_block_state14_on_subcall_done),
        .I2(grp_slot_boundary_timing_fu_204_ap_ready),
        .I3(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8F888F8F88888888)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(grp_initial_edca_process_fu_240_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_slot_boundary_timing_fu_204_ap_ready),
        .I3(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(grp_slot_boundary_timing_fu_204_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hEAEEEAEA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(grp_slot_boundary_timing_fu_204_ap_ready),
        .I3(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(grp_slot_boundary_timing_fu_204_ap_ready),
        .R(ap_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_return_preg[0]_i_1__0 
       (.I0(\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .I1(grp_slot_boundary_timing_fu_204_ap_ready),
        .I2(ap_return_preg),
        .O(grp_slot_boundary_timing_fu_204_ap_return));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_slot_boundary_timing_fu_204_ap_return),
        .Q(ap_return_preg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    grp_slot_boundary_timing_fu_204_ap_start_reg_i_1
       (.I0(grp_slot_boundary_timing_fu_204_ap_ready),
        .I1(ap_block_state14_on_subcall_done),
        .I2(grp_slot_boundary_timing_fu_204_ap_start_reg_reg),
        .I3(Q[0]),
        .I4(grp_initial_edca_process_fu_240_ap_start_reg),
        .I5(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50 grp_start_timer_fu_53
       (.D({ap_NS_fsm[5],ap_NS_fsm[2:1]}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[1]_0 (Q[3]),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .grp_slot_boundary_timing_fu_204_ap_start_reg(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .grp_slot_boundary_timing_fu_204_ap_start_reg_reg(grp_start_timer_fu_53_n_5),
        .grp_start_timer_fu_53_ap_start_reg(grp_start_timer_fu_53_ap_start_reg),
        .\idle_waiting_write_a_reg_28_reg[0] (grp_start_timer_fu_53_n_4),
        .\idle_waiting_write_a_reg_28_reg[0]_0 (\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .medium_state(medium_state));
  FDRE #(
    .INIT(1'b0)) 
    grp_start_timer_fu_53_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_n_5),
        .Q(grp_start_timer_fu_53_ap_start_reg),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hAACFCFCFAAC0C0C0)) 
    \idle_waited_0_reg_109[0]_i_1 
       (.I0(grp_slot_boundary_timing_fu_204_ap_return),
        .I1(idle_waited_reg_343),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(grp_slot_boundary_timing_fu_204_ap_done),
        .I5(idle_waited_0_reg_109),
        .O(\idle_waited_reg_343_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \idle_waited_reg_343[0]_i_1 
       (.I0(\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .I1(grp_slot_boundary_timing_fu_204_ap_ready),
        .I2(ap_return_preg),
        .I3(grp_slot_boundary_timing_fu_204_ap_done),
        .I4(Q[1]),
        .I5(idle_waited_reg_343),
        .O(\idle_waiting_write_a_reg_28_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \idle_waited_reg_343[0]_i_2 
       (.I0(grp_slot_boundary_timing_fu_204_ap_ready),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .O(grp_slot_boundary_timing_fu_204_ap_done));
  FDRE \idle_waiting_write_a_reg_28_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_n_4),
        .Q(\idle_waiting_write_a_reg_28_reg_n_1_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be
   (\ap_CS_fsm_reg[11] ,
    \icmp_ln304_reg_374_reg[0] ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[13] ,
    \bk_backoff_counter_reg[3] ,
    \available_spaces_bk_reg[2]_0 ,
    \ap_CS_fsm_reg[13]_0 ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[13]_1 ,
    grp_phy_txend_confirm_fu_292_be_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    current_txop_holder_i_1_sp_1,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    \ap_CS_fsm_reg[2]_13 ,
    \ap_CS_fsm_reg[2]_14 ,
    \ap_CS_fsm_reg[2]_15 ,
    \ap_CS_fsm_reg[2]_16 ,
    \ap_CS_fsm_reg[2]_17 ,
    \ap_CS_fsm_reg[2]_18 ,
    \ap_CS_fsm_reg[2]_19 ,
    \ap_CS_fsm_reg[2]_20 ,
    \ap_CS_fsm_reg[2]_21 ,
    \ap_CS_fsm_reg[2]_22 ,
    \ap_CS_fsm_reg[2]_23 ,
    \ap_CS_fsm_reg[2]_24 ,
    \ap_CS_fsm_reg[2]_25 ,
    \ap_CS_fsm_reg[2]_26 ,
    \ap_CS_fsm_reg[2]_27 ,
    \ap_CS_fsm_reg[2]_28 ,
    \ap_CS_fsm_reg[2]_29 ,
    \ap_CS_fsm_reg[2]_30 ,
    \ap_CS_fsm_reg[2]_31 ,
    \ap_CS_fsm_reg[2]_32 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_be_fu_176_ap_start_reg,
    icmp_ln304_reg_374,
    available_spaces_bk,
    \icmp_ln304_reg_374_reg[0]_0 ,
    tmp_4_reg_370,
    \CW_be_reg[0] ,
    \CW_be_reg[0]_0 ,
    grp_initial_edca_process_fu_240_CW_be_o_ap_vld,
    \CW_be_reg[9] ,
    grp_initial_edca_process_fu_240_CW_be_o,
    \bk_backoff_counter_reg[3]_0 ,
    \bk_backoff_counter_reg[3]_1 ,
    \bk_backoff_counter_reg[3]_2 ,
    \bk_backoff_counter_reg[3]_3 ,
    \bk_backoff_counter_reg[4]_0 ,
    \bk_backoff_counter_reg[4]_1 ,
    \bk_backoff_counter_reg[4]_2 ,
    \bk_backoff_counter_reg[5]_0 ,
    \bk_backoff_counter_reg[5]_1 ,
    \bk_backoff_counter_reg[5]_2 ,
    \bk_backoff_counter_reg[6]_0 ,
    \bk_backoff_counter_reg[6]_1 ,
    \bk_backoff_counter_reg[6]_2 ,
    \bk_backoff_counter_reg[7]_0 ,
    \bk_backoff_counter_reg[7]_1 ,
    \bk_backoff_counter_reg[7]_2 ,
    \bk_backoff_counter_reg[1]_0 ,
    \bk_backoff_counter_reg[1]_1 ,
    \bk_backoff_counter_reg[1]_2 ,
    \bk_backoff_counter_reg[2]_0 ,
    \bk_backoff_counter_reg[2]_1 ,
    \bk_backoff_counter_reg[2]_2 ,
    \bk_backoff_counter_reg[8]_0 ,
    \bk_backoff_counter_reg[8]_1 ,
    \bk_backoff_counter_reg[8]_2 ,
    \bk_backoff_counter_reg[9]_0 ,
    \bk_backoff_counter_reg[9]_1 ,
    \bk_backoff_counter_reg[9]_2 ,
    \bk_backoff_counter_reg[0] ,
    tmp_2_reg_358,
    icmp_ln286_reg_362,
    icmp_ln287_reg_366,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \ap_CS_fsm_reg[13]_2 ,
    current_txop_holder_i,
    icmp_ln305_reg_378,
    grp_start_backoff_be_fu_176_invoke_reason,
    \be_backoff_counter[9]_i_5 ,
    \ap_CS_fsm_reg[13]_3 ,
    p);
  output \ap_CS_fsm_reg[11] ;
  output \icmp_ln304_reg_374_reg[0] ;
  output \available_spaces_bk_reg[2] ;
  output [9:0]\ap_CS_fsm_reg[13] ;
  output \bk_backoff_counter_reg[3] ;
  output \available_spaces_bk_reg[2]_0 ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[13]_1 ;
  output [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]D;
  output current_txop_holder_i_1_sp_1;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[2]_6 ;
  output \ap_CS_fsm_reg[2]_7 ;
  output \ap_CS_fsm_reg[2]_8 ;
  output \ap_CS_fsm_reg[2]_9 ;
  output \ap_CS_fsm_reg[2]_10 ;
  output \ap_CS_fsm_reg[2]_11 ;
  output \ap_CS_fsm_reg[2]_12 ;
  output \ap_CS_fsm_reg[2]_13 ;
  output \ap_CS_fsm_reg[2]_14 ;
  output \ap_CS_fsm_reg[2]_15 ;
  output \ap_CS_fsm_reg[2]_16 ;
  output \ap_CS_fsm_reg[2]_17 ;
  output \ap_CS_fsm_reg[2]_18 ;
  output \ap_CS_fsm_reg[2]_19 ;
  output \ap_CS_fsm_reg[2]_20 ;
  output \ap_CS_fsm_reg[2]_21 ;
  output \ap_CS_fsm_reg[2]_22 ;
  output \ap_CS_fsm_reg[2]_23 ;
  output \ap_CS_fsm_reg[2]_24 ;
  output \ap_CS_fsm_reg[2]_25 ;
  output \ap_CS_fsm_reg[2]_26 ;
  output \ap_CS_fsm_reg[2]_27 ;
  output \ap_CS_fsm_reg[2]_28 ;
  output \ap_CS_fsm_reg[2]_29 ;
  output \ap_CS_fsm_reg[2]_30 ;
  output \ap_CS_fsm_reg[2]_31 ;
  output \ap_CS_fsm_reg[2]_32 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [5:0]Q;
  input grp_start_backoff_be_fu_176_ap_start_reg;
  input icmp_ln304_reg_374;
  input [0:0]available_spaces_bk;
  input \icmp_ln304_reg_374_reg[0]_0 ;
  input tmp_4_reg_370;
  input [1:0]\CW_be_reg[0] ;
  input \CW_be_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  input [9:0]\CW_be_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  input \bk_backoff_counter_reg[3]_0 ;
  input \bk_backoff_counter_reg[3]_1 ;
  input \bk_backoff_counter_reg[3]_2 ;
  input \bk_backoff_counter_reg[3]_3 ;
  input \bk_backoff_counter_reg[4]_0 ;
  input \bk_backoff_counter_reg[4]_1 ;
  input \bk_backoff_counter_reg[4]_2 ;
  input \bk_backoff_counter_reg[5]_0 ;
  input \bk_backoff_counter_reg[5]_1 ;
  input \bk_backoff_counter_reg[5]_2 ;
  input \bk_backoff_counter_reg[6]_0 ;
  input \bk_backoff_counter_reg[6]_1 ;
  input \bk_backoff_counter_reg[6]_2 ;
  input \bk_backoff_counter_reg[7]_0 ;
  input \bk_backoff_counter_reg[7]_1 ;
  input \bk_backoff_counter_reg[7]_2 ;
  input \bk_backoff_counter_reg[1]_0 ;
  input \bk_backoff_counter_reg[1]_1 ;
  input \bk_backoff_counter_reg[1]_2 ;
  input \bk_backoff_counter_reg[2]_0 ;
  input \bk_backoff_counter_reg[2]_1 ;
  input \bk_backoff_counter_reg[2]_2 ;
  input \bk_backoff_counter_reg[8]_0 ;
  input \bk_backoff_counter_reg[8]_1 ;
  input \bk_backoff_counter_reg[8]_2 ;
  input \bk_backoff_counter_reg[9]_0 ;
  input \bk_backoff_counter_reg[9]_1 ;
  input \bk_backoff_counter_reg[9]_2 ;
  input \bk_backoff_counter_reg[0] ;
  input tmp_2_reg_358;
  input icmp_ln286_reg_362;
  input icmp_ln287_reg_366;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \ap_CS_fsm_reg[13]_2 ;
  input [2:0]current_txop_holder_i;
  input icmp_ln305_reg_378;
  input grp_start_backoff_be_fu_176_invoke_reason;
  input \be_backoff_counter[9]_i_5 ;
  input \ap_CS_fsm_reg[13]_3 ;
  input [31:0]p;

  wire \CW_be[9]_i_10_n_1 ;
  wire \CW_be[9]_i_15_n_1 ;
  wire \CW_be[9]_i_5_n_1 ;
  wire \CW_be[9]_i_8_n_1 ;
  wire \CW_be[9]_i_9_n_1 ;
  wire \CW_be_loc_2_reg_24[1]_i_1__0_n_1 ;
  wire \CW_be_loc_2_reg_24[2]_i_1__0_n_1 ;
  wire \CW_be_loc_2_reg_24[3]_i_1__0_n_1 ;
  wire \CW_be_loc_2_reg_24[3]_i_2__0_n_1 ;
  wire \CW_be_loc_2_reg_24[9]_i_1__0_n_1 ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[9] ;
  wire [1:0]\CW_be_reg[0] ;
  wire \CW_be_reg[0]_0 ;
  wire [9:0]\CW_be_reg[9] ;
  wire [2:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire [9:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire [0:0]\ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_13 ;
  wire \ap_CS_fsm_reg[2]_14 ;
  wire \ap_CS_fsm_reg[2]_15 ;
  wire \ap_CS_fsm_reg[2]_16 ;
  wire \ap_CS_fsm_reg[2]_17 ;
  wire \ap_CS_fsm_reg[2]_18 ;
  wire \ap_CS_fsm_reg[2]_19 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_20 ;
  wire \ap_CS_fsm_reg[2]_21 ;
  wire \ap_CS_fsm_reg[2]_22 ;
  wire \ap_CS_fsm_reg[2]_23 ;
  wire \ap_CS_fsm_reg[2]_24 ;
  wire \ap_CS_fsm_reg[2]_25 ;
  wire \ap_CS_fsm_reg[2]_26 ;
  wire \ap_CS_fsm_reg[2]_27 ;
  wire \ap_CS_fsm_reg[2]_28 ;
  wire \ap_CS_fsm_reg[2]_29 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_30 ;
  wire \ap_CS_fsm_reg[2]_31 ;
  wire \ap_CS_fsm_reg[2]_32 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_bk;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire \be_backoff_counter[9]_i_5 ;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[1]_0 ;
  wire \bk_backoff_counter_reg[1]_1 ;
  wire \bk_backoff_counter_reg[1]_2 ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[2]_0 ;
  wire \bk_backoff_counter_reg[2]_1 ;
  wire \bk_backoff_counter_reg[2]_2 ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[3]_0 ;
  wire \bk_backoff_counter_reg[3]_1 ;
  wire \bk_backoff_counter_reg[3]_2 ;
  wire \bk_backoff_counter_reg[3]_3 ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[4]_0 ;
  wire \bk_backoff_counter_reg[4]_1 ;
  wire \bk_backoff_counter_reg[4]_2 ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[5]_0 ;
  wire \bk_backoff_counter_reg[5]_1 ;
  wire \bk_backoff_counter_reg[5]_2 ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[6]_0 ;
  wire \bk_backoff_counter_reg[6]_1 ;
  wire \bk_backoff_counter_reg[6]_2 ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[7]_0 ;
  wire \bk_backoff_counter_reg[7]_1 ;
  wire \bk_backoff_counter_reg[7]_2 ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[8]_0 ;
  wire \bk_backoff_counter_reg[8]_1 ;
  wire \bk_backoff_counter_reg[8]_2 ;
  wire \bk_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[9]_0 ;
  wire \bk_backoff_counter_reg[9]_1 ;
  wire \bk_backoff_counter_reg[9]_2 ;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  wire grp_initial_edca_process_fu_240_CW_be_o_ap_vld;
  wire [9:1]grp_phy_txend_confirm_fu_292_CW_be_o;
  wire grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld;
  wire [0:0]grp_phy_txend_confirm_fu_292_be_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_67;
  wire grp_start_backoff_be_fu_176_ap_start_reg;
  wire grp_start_backoff_be_fu_176_invoke_reason;
  wire icmp_ln286_reg_362;
  wire icmp_ln287_reg_366;
  wire icmp_ln304_reg_374;
  wire \icmp_ln304_reg_374_reg[0] ;
  wire \icmp_ln304_reg_374_reg[0]_0 ;
  wire icmp_ln305_reg_378;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire tmp_2_reg_358;
  wire tmp_4_reg_370;

  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFF407F4040)) 
    \CW_be[0]_i_1 
       (.I0(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I1(\CW_be_reg[0] [1]),
        .I2(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I3(\CW_be_reg[0]_0 ),
        .I4(grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [0]),
        .O(\ap_CS_fsm_reg[13] [0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[1]_i_3 
       (.I0(grp_start_backoff_be_fu_176_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_176_ap_start_reg),
        .I3(\CW_be_reg[9] [0]),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [1]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[2]_i_3 
       (.I0(grp_start_backoff_be_fu_176_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_176_ap_start_reg),
        .I3(\CW_be_reg[9] [1]),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [2]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[2]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[3]_i_3 
       (.I0(grp_start_backoff_be_fu_176_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_176_ap_start_reg),
        .I3(\CW_be_reg[9] [2]),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [3]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[4]_i_3 
       (.I0(\CW_be_reg[9] [3]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [4]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[5]_i_3 
       (.I0(\CW_be_reg[9] [4]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [5]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[6]_i_3 
       (.I0(\CW_be_reg[9] [5]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [6]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[7]_i_3 
       (.I0(\CW_be_reg[9] [6]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [7]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[7]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[8]_i_3 
       (.I0(\CW_be_reg[9] [7]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [8]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \CW_be[9]_i_1 
       (.I0(\CW_be_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I2(grp_initial_edca_process_fu_240_CW_be_o_ap_vld),
        .I3(\CW_be_reg[0] [0]),
        .O(\ap_CS_fsm_reg[13]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_be[9]_i_10 
       (.I0(grp_start_backoff_be_fu_176_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_2_reg_358),
        .I3(icmp_ln286_reg_362),
        .I4(icmp_ln287_reg_366),
        .O(\CW_be[9]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_be[9]_i_15 
       (.I0(tmp_2_reg_358),
        .I1(icmp_ln286_reg_362),
        .I2(icmp_ln287_reg_366),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_be[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_be[9]_i_3 
       (.I0(\CW_be[9]_i_8_n_1 ),
        .I1(\CW_be[9]_i_9_n_1 ),
        .I2(\CW_be[9]_i_10_n_1 ),
        .I3(Q[1]),
        .I4(tmp_2_reg_358),
        .I5(icmp_ln286_reg_362),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_be[9]_i_5 
       (.I0(\CW_be_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .O(\CW_be[9]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[9]_i_7 
       (.I0(\CW_be_reg[9] [8]),
        .I1(\CW_be[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_be_o_ap_vld),
        .I5(\CW_be_reg[9] [9]),
        .O(grp_phy_txend_confirm_fu_292_CW_be_o[9]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_be[9]_i_8 
       (.I0(\CW_be_reg[9] [0]),
        .I1(\CW_be_reg[9] [3]),
        .I2(\CW_be_reg[9] [4]),
        .I3(\CW_be_reg[9] [2]),
        .I4(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_be_reg[9] [1]),
        .O(\CW_be[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_be[9]_i_9 
       (.I0(\CW_be_reg[9] [5]),
        .I1(\CW_be_reg[9] [8]),
        .I2(\CW_be_reg[9] [9]),
        .I3(\CW_be_reg[9] [7]),
        .I4(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_be_reg[9] [6]),
        .O(\CW_be[9]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[1]_i_1__0 
       (.I0(\CW_be_reg[9] [0]),
        .I1(tmp_2_reg_358),
        .I2(icmp_ln286_reg_362),
        .I3(icmp_ln287_reg_366),
        .I4(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_be_loc_2_reg_24[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[2]_i_1__0 
       (.I0(\CW_be_reg[9] [1]),
        .I1(tmp_2_reg_358),
        .I2(icmp_ln286_reg_362),
        .I3(icmp_ln287_reg_366),
        .I4(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_be_loc_2_reg_24[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[3]_i_1__0 
       (.I0(\CW_be_reg[9] [2]),
        .I1(tmp_2_reg_358),
        .I2(icmp_ln286_reg_362),
        .I3(icmp_ln287_reg_366),
        .I4(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_be_loc_2_reg_24[3]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_be_loc_2_reg_24[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_be_fu_176_ap_start_reg),
        .O(\CW_be_loc_2_reg_24[3]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_be_loc_2_reg_24[9]_i_1__0 
       (.I0(tmp_2_reg_358),
        .I1(icmp_ln286_reg_362),
        .I2(icmp_ln287_reg_366),
        .I3(grp_start_backoff_be_fu_176_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_be_loc_2_reg_24[9]_i_2__0 
       (.I0(grp_start_backoff_be_fu_176_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_be_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[1]_i_1__0_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[2]_i_1__0_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[3]_i_1__0_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [3]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [4]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [5]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [6]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [7]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [8]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1__0_n_1 ));
  MUXF7 \CW_be_reg[1]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[1]),
        .O(\ap_CS_fsm_reg[13] [1]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[2]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[2]),
        .O(\ap_CS_fsm_reg[13] [2]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[3]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[2]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[3]),
        .O(\ap_CS_fsm_reg[13] [3]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[4]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[3]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[4]),
        .O(\ap_CS_fsm_reg[13] [4]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[5]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[4]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[5]),
        .O(\ap_CS_fsm_reg[13] [5]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[6]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[5]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[6]),
        .O(\ap_CS_fsm_reg[13] [6]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[7]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[6]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[7]),
        .O(\ap_CS_fsm_reg[13] [7]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[8]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[7]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[8]),
        .O(\ap_CS_fsm_reg[13] [8]),
        .S(\CW_be[9]_i_5_n_1 ));
  MUXF7 \CW_be_reg[9]_i_2 
       (.I0(grp_initial_edca_process_fu_240_CW_be_o[8]),
        .I1(grp_phy_txend_confirm_fu_292_CW_be_o[9]),
        .O(\ap_CS_fsm_reg[13] [9]),
        .S(\CW_be[9]_i_5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_6 grp_random_int_gen_fu_37
       (.D(D),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_1 (Q),
        .\ap_CS_fsm_reg[13]_2 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[13]_3 (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_10 (\ap_CS_fsm_reg[2]_10 ),
        .\ap_CS_fsm_reg[2]_11 (\ap_CS_fsm_reg[2]_11 ),
        .\ap_CS_fsm_reg[2]_12 (\ap_CS_fsm_reg[2]_12 ),
        .\ap_CS_fsm_reg[2]_13 (\ap_CS_fsm_reg[2]_13 ),
        .\ap_CS_fsm_reg[2]_14 (\ap_CS_fsm_reg[2]_14 ),
        .\ap_CS_fsm_reg[2]_15 (\ap_CS_fsm_reg[2]_15 ),
        .\ap_CS_fsm_reg[2]_16 (\ap_CS_fsm_reg[2]_16 ),
        .\ap_CS_fsm_reg[2]_17 (\ap_CS_fsm_reg[2]_17 ),
        .\ap_CS_fsm_reg[2]_18 (\ap_CS_fsm_reg[2]_18 ),
        .\ap_CS_fsm_reg[2]_19 (\ap_CS_fsm_reg[2]_19 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_20 (\ap_CS_fsm_reg[2]_20 ),
        .\ap_CS_fsm_reg[2]_21 (\ap_CS_fsm_reg[2]_21 ),
        .\ap_CS_fsm_reg[2]_22 (\ap_CS_fsm_reg[2]_22 ),
        .\ap_CS_fsm_reg[2]_23 (\ap_CS_fsm_reg[2]_23 ),
        .\ap_CS_fsm_reg[2]_24 (\ap_CS_fsm_reg[2]_24 ),
        .\ap_CS_fsm_reg[2]_25 (\ap_CS_fsm_reg[2]_25 ),
        .\ap_CS_fsm_reg[2]_26 (\ap_CS_fsm_reg[2]_26 ),
        .\ap_CS_fsm_reg[2]_27 (\ap_CS_fsm_reg[2]_27 ),
        .\ap_CS_fsm_reg[2]_28 (\ap_CS_fsm_reg[2]_28 ),
        .\ap_CS_fsm_reg[2]_29 (\ap_CS_fsm_reg[2]_29 ),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_3 ),
        .\ap_CS_fsm_reg[2]_30 (\ap_CS_fsm_reg[2]_30 ),
        .\ap_CS_fsm_reg[2]_31 (\ap_CS_fsm_reg[2]_31 ),
        .\ap_CS_fsm_reg[2]_32 (\ap_CS_fsm_reg[2]_32 ),
        .\ap_CS_fsm_reg[2]_4 (\ap_CS_fsm_reg[2]_4 ),
        .\ap_CS_fsm_reg[2]_5 (\ap_CS_fsm_reg[2]_5 ),
        .\ap_CS_fsm_reg[2]_6 (\ap_CS_fsm_reg[2]_6 ),
        .\ap_CS_fsm_reg[2]_7 (\ap_CS_fsm_reg[2]_7 ),
        .\ap_CS_fsm_reg[2]_8 (\ap_CS_fsm_reg[2]_8 ),
        .\ap_CS_fsm_reg[2]_9 (\ap_CS_fsm_reg[2]_9 ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_67),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[2] (\available_spaces_bk_reg[2] ),
        .\available_spaces_bk_reg[2]_0 (\available_spaces_bk_reg[2]_0 ),
        .\be_backoff_counter[9]_i_5 (\be_backoff_counter[9]_i_5 ),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\CW_be_reg[0] [1]),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[1]_0 (\bk_backoff_counter_reg[1]_0 ),
        .\bk_backoff_counter_reg[1]_1 (\bk_backoff_counter_reg[1]_1 ),
        .\bk_backoff_counter_reg[1]_2 (\bk_backoff_counter_reg[1]_2 ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[2]_0 (\bk_backoff_counter_reg[2]_0 ),
        .\bk_backoff_counter_reg[2]_1 (\bk_backoff_counter_reg[2]_1 ),
        .\bk_backoff_counter_reg[2]_2 (\bk_backoff_counter_reg[2]_2 ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[3]_0 (\bk_backoff_counter_reg[3]_0 ),
        .\bk_backoff_counter_reg[3]_1 (\bk_backoff_counter_reg[3]_1 ),
        .\bk_backoff_counter_reg[3]_2 (\bk_backoff_counter_reg[3]_2 ),
        .\bk_backoff_counter_reg[3]_3 (\bk_backoff_counter_reg[3]_3 ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[4]_0 (\bk_backoff_counter_reg[4]_0 ),
        .\bk_backoff_counter_reg[4]_1 (\bk_backoff_counter_reg[4]_1 ),
        .\bk_backoff_counter_reg[4]_2 (\bk_backoff_counter_reg[4]_2 ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[5]_0 (\bk_backoff_counter_reg[5]_0 ),
        .\bk_backoff_counter_reg[5]_1 (\bk_backoff_counter_reg[5]_1 ),
        .\bk_backoff_counter_reg[5]_2 (\bk_backoff_counter_reg[5]_2 ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[6]_0 (\bk_backoff_counter_reg[6]_0 ),
        .\bk_backoff_counter_reg[6]_1 (\bk_backoff_counter_reg[6]_1 ),
        .\bk_backoff_counter_reg[6]_2 (\bk_backoff_counter_reg[6]_2 ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[7]_0 (\bk_backoff_counter_reg[7]_0 ),
        .\bk_backoff_counter_reg[7]_1 (\bk_backoff_counter_reg[7]_1 ),
        .\bk_backoff_counter_reg[7]_2 (\bk_backoff_counter_reg[7]_2 ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[8]_0 (\bk_backoff_counter_reg[8]_0 ),
        .\bk_backoff_counter_reg[8]_1 (\bk_backoff_counter_reg[8]_1 ),
        .\bk_backoff_counter_reg[8]_2 (\bk_backoff_counter_reg[8]_2 ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[9]_0 (\bk_backoff_counter_reg[9]_0 ),
        .\bk_backoff_counter_reg[9]_1 (\bk_backoff_counter_reg[9]_1 ),
        .\bk_backoff_counter_reg[9]_2 (\bk_backoff_counter_reg[9]_2 ),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_1_sp_1(current_txop_holder_i_1_sn_1),
        .\divisor0_reg[9] ({\CW_be_loc_2_reg_24_reg_n_1_[9] ,\CW_be_loc_2_reg_24_reg_n_1_[8] ,\CW_be_loc_2_reg_24_reg_n_1_[7] ,\CW_be_loc_2_reg_24_reg_n_1_[6] ,\CW_be_loc_2_reg_24_reg_n_1_[5] ,\CW_be_loc_2_reg_24_reg_n_1_[4] ,\CW_be_loc_2_reg_24_reg_n_1_[3] ,\CW_be_loc_2_reg_24_reg_n_1_[2] ,\CW_be_loc_2_reg_24_reg_n_1_[1] }),
        .grp_phy_txend_confirm_fu_292_be_backoff_counter_o(grp_phy_txend_confirm_fu_292_be_backoff_counter_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_start_backoff_be_fu_176_ap_start_reg(grp_start_backoff_be_fu_176_ap_start_reg),
        .grp_start_backoff_be_fu_176_ap_start_reg_reg(ap_NS_fsm),
        .icmp_ln286_reg_362(icmp_ln286_reg_362),
        .icmp_ln304_reg_374(icmp_ln304_reg_374),
        .\icmp_ln304_reg_374_reg[0] (\icmp_ln304_reg_374_reg[0] ),
        .\icmp_ln304_reg_374_reg[0]_0 (\icmp_ln304_reg_374_reg[0]_0 ),
        .icmp_ln305_reg_378(icmp_ln305_reg_378),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .tmp_2_reg_358(tmp_2_reg_358),
        .tmp_4_reg_370(tmp_4_reg_370));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_67),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "start_backoff_be" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_be_27
   (\ap_CS_fsm_reg[11] ,
    \icmp_ln304_reg_376_reg[0] ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[5] ,
    \available_spaces_bk_reg[2]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    grp_initial_edca_process_fu_240_be_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    D,
    current_txop_holder_i_1_sp_1,
    grp_initial_edca_process_fu_240_CW_be_o,
    \ap_CS_fsm_reg[10] ,
    \be_backoff_counter_reg[1] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[2]_2 ,
    \ap_CS_fsm_reg[2]_3 ,
    \ap_CS_fsm_reg[2]_4 ,
    \ap_CS_fsm_reg[2]_5 ,
    \ap_CS_fsm_reg[2]_6 ,
    \ap_CS_fsm_reg[2]_7 ,
    \ap_CS_fsm_reg[2]_8 ,
    \ap_CS_fsm_reg[2]_9 ,
    \ap_CS_fsm_reg[2]_10 ,
    \ap_CS_fsm_reg[2]_11 ,
    \ap_CS_fsm_reg[2]_12 ,
    \ap_CS_fsm_reg[2]_13 ,
    \ap_CS_fsm_reg[2]_14 ,
    \ap_CS_fsm_reg[2]_15 ,
    \ap_CS_fsm_reg[2]_16 ,
    \ap_CS_fsm_reg[2]_17 ,
    \ap_CS_fsm_reg[2]_18 ,
    \ap_CS_fsm_reg[2]_19 ,
    \ap_CS_fsm_reg[2]_20 ,
    \ap_CS_fsm_reg[2]_21 ,
    \ap_CS_fsm_reg[2]_22 ,
    \ap_CS_fsm_reg[2]_23 ,
    \ap_CS_fsm_reg[2]_24 ,
    \ap_CS_fsm_reg[2]_25 ,
    \ap_CS_fsm_reg[2]_26 ,
    \ap_CS_fsm_reg[2]_27 ,
    \ap_CS_fsm_reg[2]_28 ,
    \ap_CS_fsm_reg[2]_29 ,
    \ap_CS_fsm_reg[2]_30 ,
    \ap_CS_fsm_reg[2]_31 ,
    \ap_CS_fsm_reg[0]_1 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_be_fu_178_ap_start_reg,
    icmp_ln304_reg_376,
    available_spaces_bk,
    \icmp_ln304_reg_376_reg[0]_0 ,
    tmp_9_reg_372,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter_reg[0]_0 ,
    \bk_backoff_counter_reg[0]_1 ,
    \bk_backoff_counter_reg[0]_2 ,
    \rand_state_reg[0] ,
    rand_state_o_ap_vld,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    tmp_7_reg_360,
    icmp_ln286_reg_364,
    icmp_ln287_reg_368,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter[9]_i_7 ,
    \ap_CS_fsm_reg[13] ,
    current_txop_holder_i,
    icmp_ln305_reg_380,
    grp_start_backoff_be_fu_178_invoke_reason,
    \CW_be_reg[9] ,
    \rand_state_reg[0]_2 ,
    \ap_CS_fsm_reg[13]_0 ,
    p,
    \rand_state_reg[0]_3 ,
    \rand_state_reg[0]_4 ,
    \rand_state_reg[0]_5 ,
    \rand_state[0]_i_8 );
  output \ap_CS_fsm_reg[11] ;
  output \icmp_ln304_reg_376_reg[0] ;
  output \available_spaces_bk_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output \available_spaces_bk_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]D;
  output current_txop_holder_i_1_sp_1;
  output [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  output \ap_CS_fsm_reg[10] ;
  output \be_backoff_counter_reg[1] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[3] ;
  output \be_backoff_counter_reg[4] ;
  output \be_backoff_counter_reg[5] ;
  output \be_backoff_counter_reg[6] ;
  output \be_backoff_counter_reg[7] ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[9] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[2]_2 ;
  output \ap_CS_fsm_reg[2]_3 ;
  output \ap_CS_fsm_reg[2]_4 ;
  output \ap_CS_fsm_reg[2]_5 ;
  output \ap_CS_fsm_reg[2]_6 ;
  output \ap_CS_fsm_reg[2]_7 ;
  output \ap_CS_fsm_reg[2]_8 ;
  output \ap_CS_fsm_reg[2]_9 ;
  output \ap_CS_fsm_reg[2]_10 ;
  output \ap_CS_fsm_reg[2]_11 ;
  output \ap_CS_fsm_reg[2]_12 ;
  output \ap_CS_fsm_reg[2]_13 ;
  output \ap_CS_fsm_reg[2]_14 ;
  output \ap_CS_fsm_reg[2]_15 ;
  output \ap_CS_fsm_reg[2]_16 ;
  output \ap_CS_fsm_reg[2]_17 ;
  output \ap_CS_fsm_reg[2]_18 ;
  output \ap_CS_fsm_reg[2]_19 ;
  output \ap_CS_fsm_reg[2]_20 ;
  output \ap_CS_fsm_reg[2]_21 ;
  output \ap_CS_fsm_reg[2]_22 ;
  output \ap_CS_fsm_reg[2]_23 ;
  output \ap_CS_fsm_reg[2]_24 ;
  output \ap_CS_fsm_reg[2]_25 ;
  output \ap_CS_fsm_reg[2]_26 ;
  output \ap_CS_fsm_reg[2]_27 ;
  output \ap_CS_fsm_reg[2]_28 ;
  output \ap_CS_fsm_reg[2]_29 ;
  output \ap_CS_fsm_reg[2]_30 ;
  output \ap_CS_fsm_reg[2]_31 ;
  output \ap_CS_fsm_reg[0]_1 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [6:0]Q;
  input grp_start_backoff_be_fu_178_ap_start_reg;
  input icmp_ln304_reg_376;
  input [0:0]available_spaces_bk;
  input \icmp_ln304_reg_376_reg[0]_0 ;
  input tmp_9_reg_372;
  input \bk_backoff_counter_reg[0] ;
  input [0:0]\bk_backoff_counter_reg[0]_0 ;
  input \bk_backoff_counter_reg[0]_1 ;
  input \bk_backoff_counter_reg[0]_2 ;
  input \rand_state_reg[0] ;
  input rand_state_o_ap_vld;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input tmp_7_reg_360;
  input icmp_ln286_reg_364;
  input icmp_ln287_reg_368;
  input \be_backoff_counter_reg[0] ;
  input [9:0]\be_backoff_counter[9]_i_7 ;
  input \ap_CS_fsm_reg[13] ;
  input [2:0]current_txop_holder_i;
  input icmp_ln305_reg_380;
  input grp_start_backoff_be_fu_178_invoke_reason;
  input [9:0]\CW_be_reg[9] ;
  input \rand_state_reg[0]_2 ;
  input \ap_CS_fsm_reg[13]_0 ;
  input [31:0]p;
  input [0:0]\rand_state_reg[0]_3 ;
  input \rand_state_reg[0]_4 ;
  input \rand_state_reg[0]_5 ;
  input \rand_state[0]_i_8 ;

  wire \CW_be[9]_i_11_n_1 ;
  wire \CW_be[9]_i_12_n_1 ;
  wire \CW_be[9]_i_13_n_1 ;
  wire \CW_be[9]_i_14_n_1 ;
  wire \CW_be_loc_2_reg_24[1]_i_1_n_1 ;
  wire \CW_be_loc_2_reg_24[2]_i_1_n_1 ;
  wire \CW_be_loc_2_reg_24[3]_i_1_n_1 ;
  wire \CW_be_loc_2_reg_24[9]_i_1_n_1 ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_be_loc_2_reg_24_reg_n_1_[9] ;
  wire [9:0]\CW_be_reg[9] ;
  wire [2:0]D;
  wire [6:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_10 ;
  wire \ap_CS_fsm_reg[2]_11 ;
  wire \ap_CS_fsm_reg[2]_12 ;
  wire \ap_CS_fsm_reg[2]_13 ;
  wire \ap_CS_fsm_reg[2]_14 ;
  wire \ap_CS_fsm_reg[2]_15 ;
  wire \ap_CS_fsm_reg[2]_16 ;
  wire \ap_CS_fsm_reg[2]_17 ;
  wire \ap_CS_fsm_reg[2]_18 ;
  wire \ap_CS_fsm_reg[2]_19 ;
  wire \ap_CS_fsm_reg[2]_2 ;
  wire \ap_CS_fsm_reg[2]_20 ;
  wire \ap_CS_fsm_reg[2]_21 ;
  wire \ap_CS_fsm_reg[2]_22 ;
  wire \ap_CS_fsm_reg[2]_23 ;
  wire \ap_CS_fsm_reg[2]_24 ;
  wire \ap_CS_fsm_reg[2]_25 ;
  wire \ap_CS_fsm_reg[2]_26 ;
  wire \ap_CS_fsm_reg[2]_27 ;
  wire \ap_CS_fsm_reg[2]_28 ;
  wire \ap_CS_fsm_reg[2]_29 ;
  wire \ap_CS_fsm_reg[2]_3 ;
  wire \ap_CS_fsm_reg[2]_30 ;
  wire \ap_CS_fsm_reg[2]_31 ;
  wire \ap_CS_fsm_reg[2]_4 ;
  wire \ap_CS_fsm_reg[2]_5 ;
  wire \ap_CS_fsm_reg[2]_6 ;
  wire \ap_CS_fsm_reg[2]_7 ;
  wire \ap_CS_fsm_reg[2]_8 ;
  wire \ap_CS_fsm_reg[2]_9 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_bk;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire [9:0]\be_backoff_counter[9]_i_7 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[9] ;
  wire \bk_backoff_counter_reg[0] ;
  wire [0:0]\bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[0]_1 ;
  wire \bk_backoff_counter_reg[0]_2 ;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_1_sn_1;
  wire [8:0]grp_initial_edca_process_fu_240_CW_be_o;
  wire [0:0]grp_initial_edca_process_fu_240_be_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_58;
  wire grp_start_backoff_be_fu_178_ap_start_reg;
  wire grp_start_backoff_be_fu_178_invoke_reason;
  wire icmp_ln286_reg_364;
  wire icmp_ln287_reg_368;
  wire icmp_ln304_reg_376;
  wire \icmp_ln304_reg_376_reg[0] ;
  wire \icmp_ln304_reg_376_reg[0]_0 ;
  wire icmp_ln305_reg_380;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_8 ;
  wire rand_state_o_ap_vld;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire \rand_state_reg[0]_2 ;
  wire [0:0]\rand_state_reg[0]_3 ;
  wire \rand_state_reg[0]_4 ;
  wire \rand_state_reg[0]_5 ;
  wire tmp_7_reg_360;
  wire tmp_9_reg_372;

  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[1]_i_2 
       (.I0(grp_start_backoff_be_fu_178_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_178_ap_start_reg),
        .I3(\CW_be_reg[9] [0]),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [1]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[2]_i_2 
       (.I0(grp_start_backoff_be_fu_178_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_178_ap_start_reg),
        .I3(\CW_be_reg[9] [1]),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [2]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_be[3]_i_2 
       (.I0(grp_start_backoff_be_fu_178_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_be_fu_178_ap_start_reg),
        .I3(\CW_be_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [3]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[2]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[4]_i_2 
       (.I0(\CW_be_reg[9] [3]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [4]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[5]_i_2 
       (.I0(\CW_be_reg[9] [4]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [5]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[6]_i_2 
       (.I0(\CW_be_reg[9] [5]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [6]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[7]_i_2 
       (.I0(\CW_be_reg[9] [6]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [7]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[8]_i_2 
       (.I0(\CW_be_reg[9] [7]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [8]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[7]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_be[9]_i_11 
       (.I0(\CW_be_reg[9] [0]),
        .I1(\CW_be_reg[9] [3]),
        .I2(\CW_be_reg[9] [4]),
        .I3(\CW_be_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_be_reg[9] [1]),
        .O(\CW_be[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_be[9]_i_12 
       (.I0(\CW_be_reg[9] [5]),
        .I1(\CW_be_reg[9] [8]),
        .I2(\CW_be_reg[9] [9]),
        .I3(\CW_be_reg[9] [7]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_be_reg[9] [6]),
        .O(\CW_be[9]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_be[9]_i_13 
       (.I0(grp_start_backoff_be_fu_178_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_7_reg_360),
        .I3(icmp_ln286_reg_364),
        .I4(icmp_ln287_reg_368),
        .O(\CW_be[9]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_be[9]_i_14 
       (.I0(tmp_7_reg_360),
        .I1(icmp_ln286_reg_364),
        .I2(icmp_ln287_reg_368),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_be[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_be[9]_i_4 
       (.I0(\CW_be[9]_i_11_n_1 ),
        .I1(\CW_be[9]_i_12_n_1 ),
        .I2(\CW_be[9]_i_13_n_1 ),
        .I3(Q[2]),
        .I4(tmp_7_reg_360),
        .I5(icmp_ln286_reg_364),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_be[9]_i_6 
       (.I0(\CW_be_reg[9] [8]),
        .I1(\CW_be[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg[10] ),
        .I5(\CW_be_reg[9] [9]),
        .O(grp_initial_edca_process_fu_240_CW_be_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[1]_i_1 
       (.I0(\CW_be_reg[9] [0]),
        .I1(tmp_7_reg_360),
        .I2(icmp_ln286_reg_364),
        .I3(icmp_ln287_reg_368),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_be_loc_2_reg_24[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[2]_i_1 
       (.I0(\CW_be_reg[9] [1]),
        .I1(tmp_7_reg_360),
        .I2(icmp_ln286_reg_364),
        .I3(icmp_ln287_reg_368),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_be_loc_2_reg_24[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_be_loc_2_reg_24[3]_i_1 
       (.I0(\CW_be_reg[9] [2]),
        .I1(tmp_7_reg_360),
        .I2(icmp_ln286_reg_364),
        .I3(icmp_ln287_reg_368),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_be_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_be_loc_2_reg_24[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_be_loc_2_reg_24[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_be_fu_178_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_be_loc_2_reg_24[9]_i_1 
       (.I0(tmp_7_reg_360),
        .I1(icmp_ln286_reg_364),
        .I2(icmp_ln287_reg_368),
        .I3(grp_start_backoff_be_fu_178_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_be_loc_2_reg_24[9]_i_2 
       (.I0(grp_start_backoff_be_fu_178_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_be_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[1]_i_1_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[2]_i_1_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_be_loc_2_reg_24[3]_i_1_n_1 ),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_be_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [3]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [4]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [5]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [6]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [7]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_be_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_be_reg[9] [8]),
        .Q(\CW_be_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_be_loc_2_reg_24[9]_i_1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_44 grp_random_int_gen_fu_37
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_10 (\ap_CS_fsm_reg[2]_9 ),
        .\ap_CS_fsm_reg[2]_11 (\ap_CS_fsm_reg[2]_10 ),
        .\ap_CS_fsm_reg[2]_12 (\ap_CS_fsm_reg[2]_11 ),
        .\ap_CS_fsm_reg[2]_13 (\ap_CS_fsm_reg[2]_12 ),
        .\ap_CS_fsm_reg[2]_14 (\ap_CS_fsm_reg[2]_13 ),
        .\ap_CS_fsm_reg[2]_15 (\ap_CS_fsm_reg[2]_14 ),
        .\ap_CS_fsm_reg[2]_16 (\ap_CS_fsm_reg[2]_15 ),
        .\ap_CS_fsm_reg[2]_17 (\ap_CS_fsm_reg[2]_16 ),
        .\ap_CS_fsm_reg[2]_18 (\ap_CS_fsm_reg[2]_17 ),
        .\ap_CS_fsm_reg[2]_19 (\ap_CS_fsm_reg[2]_18 ),
        .\ap_CS_fsm_reg[2]_2 (\ap_CS_fsm_reg[2]_1 ),
        .\ap_CS_fsm_reg[2]_20 (\ap_CS_fsm_reg[2]_19 ),
        .\ap_CS_fsm_reg[2]_21 (\ap_CS_fsm_reg[2]_20 ),
        .\ap_CS_fsm_reg[2]_22 (\ap_CS_fsm_reg[2]_21 ),
        .\ap_CS_fsm_reg[2]_23 (\ap_CS_fsm_reg[2]_22 ),
        .\ap_CS_fsm_reg[2]_24 (\ap_CS_fsm_reg[2]_23 ),
        .\ap_CS_fsm_reg[2]_25 (\ap_CS_fsm_reg[2]_24 ),
        .\ap_CS_fsm_reg[2]_26 (\ap_CS_fsm_reg[2]_25 ),
        .\ap_CS_fsm_reg[2]_27 (\ap_CS_fsm_reg[2]_26 ),
        .\ap_CS_fsm_reg[2]_28 (\ap_CS_fsm_reg[2]_27 ),
        .\ap_CS_fsm_reg[2]_29 (\ap_CS_fsm_reg[2]_28 ),
        .\ap_CS_fsm_reg[2]_3 (\ap_CS_fsm_reg[2]_2 ),
        .\ap_CS_fsm_reg[2]_30 (\ap_CS_fsm_reg[2]_29 ),
        .\ap_CS_fsm_reg[2]_31 (\ap_CS_fsm_reg[2]_30 ),
        .\ap_CS_fsm_reg[2]_32 (\ap_CS_fsm_reg[2]_31 ),
        .\ap_CS_fsm_reg[2]_4 (\ap_CS_fsm_reg[2]_3 ),
        .\ap_CS_fsm_reg[2]_5 (\ap_CS_fsm_reg[2]_4 ),
        .\ap_CS_fsm_reg[2]_6 (\ap_CS_fsm_reg[2]_5 ),
        .\ap_CS_fsm_reg[2]_7 (\ap_CS_fsm_reg[2]_6 ),
        .\ap_CS_fsm_reg[2]_8 (\ap_CS_fsm_reg[2]_7 ),
        .\ap_CS_fsm_reg[2]_9 (\ap_CS_fsm_reg[2]_8 ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_58),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[2] (\available_spaces_bk_reg[2] ),
        .\available_spaces_bk_reg[2]_0 (\available_spaces_bk_reg[2]_0 ),
        .\be_backoff_counter[9]_i_7 (\be_backoff_counter[9]_i_7 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0]_0 ),
        .\bk_backoff_counter_reg[0]_1 (\bk_backoff_counter_reg[0]_1 ),
        .\bk_backoff_counter_reg[0]_2 (\bk_backoff_counter_reg[0]_2 ),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_1_sp_1(current_txop_holder_i_1_sn_1),
        .\divisor0_reg[9] ({\CW_be_loc_2_reg_24_reg_n_1_[9] ,\CW_be_loc_2_reg_24_reg_n_1_[8] ,\CW_be_loc_2_reg_24_reg_n_1_[7] ,\CW_be_loc_2_reg_24_reg_n_1_[6] ,\CW_be_loc_2_reg_24_reg_n_1_[5] ,\CW_be_loc_2_reg_24_reg_n_1_[4] ,\CW_be_loc_2_reg_24_reg_n_1_[3] ,\CW_be_loc_2_reg_24_reg_n_1_[2] ,\CW_be_loc_2_reg_24_reg_n_1_[1] }),
        .grp_initial_edca_process_fu_240_be_backoff_counter_o(grp_initial_edca_process_fu_240_be_backoff_counter_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_start_backoff_be_fu_178_ap_start_reg(grp_start_backoff_be_fu_178_ap_start_reg),
        .grp_start_backoff_be_fu_178_ap_start_reg_reg(ap_NS_fsm),
        .icmp_ln286_reg_364(icmp_ln286_reg_364),
        .icmp_ln304_reg_376(icmp_ln304_reg_376),
        .\icmp_ln304_reg_376_reg[0] (\icmp_ln304_reg_376_reg[0] ),
        .\icmp_ln304_reg_376_reg[0]_0 (\icmp_ln304_reg_376_reg[0]_0 ),
        .icmp_ln305_reg_380(icmp_ln305_reg_380),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[0]_i_8 (\rand_state[0]_i_8 ),
        .rand_state_o_ap_vld(rand_state_o_ap_vld),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[0]_1 (\rand_state_reg[0]_1 ),
        .\rand_state_reg[0]_2 (\rand_state_reg[0]_2 ),
        .\rand_state_reg[0]_3 (\rand_state_reg[0]_3 ),
        .\rand_state_reg[0]_4 (\rand_state_reg[0]_4 ),
        .\rand_state_reg[0]_5 (\rand_state_reg[0]_5 ),
        .tmp_7_reg_360(tmp_7_reg_360),
        .tmp_9_reg_372(tmp_9_reg_372));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_58),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk
   (\ap_CS_fsm_reg[14] ,
    D,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    current_txop_holder_i_0_sp_1,
    ap_block_state14_on_subcall_done,
    current_txop_holder_i_1_sp_1,
    grp_phy_txend_confirm_fu_292_bk_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[16] ,
    \rand_state_reg[0] ,
    \ap_CS_fsm_reg[2] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    ap_NS_fsm118_out,
    \ap_CS_fsm_reg[0]_0 ,
    \icmp_ln304_reg_374_reg[0] ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_bk_fu_189_ap_start_reg,
    \rand_state_reg[31] ,
    \rand_state_reg[1] ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[1]_1 ,
    grp_initial_edca_process_fu_240_rand_state_o,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31]_0 ,
    \CW_bk_reg[0] ,
    \CW_bk_reg[0]_0 ,
    grp_initial_edca_process_fu_240_CW_bk_o_ap_vld,
    \CW_bk_reg[9] ,
    grp_initial_edca_process_fu_240_CW_bk_o,
    tmp_4_reg_370,
    icmp_ln304_reg_374,
    icmp_ln305_reg_378,
    current_txop_holder_i,
    current_txop_holder_3_reg_382,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter[9]_i_7 ,
    grp_fu_211_p2,
    grp_start_tx_fu_117_ap_done,
    idle_waited_0_reg_107,
    p,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[1]_2 ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31]_1 ,
    grp_start_backoff_bk_fu_189_invoke_reason,
    \bk_backoff_counter[9]_i_6 ,
    grp_slot_boundary_timing_fu_202_ap_done,
    \rand_state[0]_i_2 );
  output \ap_CS_fsm_reg[14] ;
  output [30:0]D;
  output [9:0]\ap_CS_fsm_reg[13] ;
  output [0:0]\ap_CS_fsm_reg[13]_0 ;
  output current_txop_holder_i_0_sp_1;
  output ap_block_state14_on_subcall_done;
  output current_txop_holder_i_1_sp_1;
  output [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[16] ;
  output \rand_state_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output ap_NS_fsm118_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output \icmp_ln304_reg_374_reg[0] ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [5:0]Q;
  input grp_start_backoff_bk_fu_189_ap_start_reg;
  input [30:0]\rand_state_reg[31] ;
  input \rand_state_reg[1] ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[1]_1 ;
  input [30:0]grp_initial_edca_process_fu_240_rand_state_o;
  input \rand_state_reg[2] ;
  input \rand_state_reg[3] ;
  input \rand_state_reg[4] ;
  input \rand_state_reg[5] ;
  input \rand_state_reg[6] ;
  input \rand_state_reg[7] ;
  input \rand_state_reg[8] ;
  input \rand_state_reg[9] ;
  input \rand_state_reg[10] ;
  input \rand_state_reg[11] ;
  input \rand_state_reg[12] ;
  input \rand_state_reg[13] ;
  input \rand_state_reg[14] ;
  input \rand_state_reg[15] ;
  input \rand_state_reg[16] ;
  input \rand_state_reg[17] ;
  input \rand_state_reg[18] ;
  input \rand_state_reg[19] ;
  input \rand_state_reg[20] ;
  input \rand_state_reg[21] ;
  input \rand_state_reg[22] ;
  input \rand_state_reg[23] ;
  input \rand_state_reg[24] ;
  input \rand_state_reg[25] ;
  input \rand_state_reg[26] ;
  input \rand_state_reg[27] ;
  input \rand_state_reg[28] ;
  input \rand_state_reg[29] ;
  input \rand_state_reg[30] ;
  input \rand_state_reg[31]_0 ;
  input [1:0]\CW_bk_reg[0] ;
  input \CW_bk_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  input [9:0]\CW_bk_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  input tmp_4_reg_370;
  input icmp_ln304_reg_374;
  input icmp_ln305_reg_378;
  input [2:0]current_txop_holder_i;
  input [1:0]current_txop_holder_3_reg_382;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input grp_fu_211_p2;
  input grp_start_tx_fu_117_ap_done;
  input idle_waited_0_reg_107;
  input [31:0]p;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[1]_2 ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31]_1 ;
  input grp_start_backoff_bk_fu_189_invoke_reason;
  input \bk_backoff_counter[9]_i_6 ;
  input grp_slot_boundary_timing_fu_202_ap_done;
  input \rand_state[0]_i_2 ;

  wire \CW_bk[9]_i_10_n_1 ;
  wire \CW_bk[9]_i_15_n_1 ;
  wire \CW_bk[9]_i_5_n_1 ;
  wire \CW_bk[9]_i_8_n_1 ;
  wire \CW_bk[9]_i_9_n_1 ;
  wire \CW_bk_loc_2_reg_24[1]_i_1__0_n_1 ;
  wire \CW_bk_loc_2_reg_24[2]_i_1__0_n_1 ;
  wire \CW_bk_loc_2_reg_24[3]_i_1__0_n_1 ;
  wire \CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ;
  wire \CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[9] ;
  wire [1:0]\CW_bk_reg[0] ;
  wire \CW_bk_reg[0]_0 ;
  wire [9:0]\CW_bk_reg[9] ;
  wire [30:0]D;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [9:0]\ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[14] ;
  wire [1:0]\ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm118_out;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_rst;
  wire \bk_backoff_counter[9]_i_6 ;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [1:0]current_txop_holder_3_reg_382;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_0_sn_1;
  wire current_txop_holder_i_1_sn_1;
  wire grp_fu_211_p2;
  wire [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  wire grp_initial_edca_process_fu_240_CW_bk_o_ap_vld;
  wire [30:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [9:1]grp_phy_txend_confirm_fu_292_CW_bk_o;
  wire grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld;
  wire [0:0]grp_phy_txend_confirm_fu_292_bk_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_56;
  wire grp_slot_boundary_timing_fu_202_ap_done;
  wire grp_start_backoff_bk_fu_189_ap_start_reg;
  wire grp_start_backoff_bk_fu_189_invoke_reason;
  wire grp_start_tx_fu_117_ap_done;
  wire icmp_ln304_reg_374;
  wire \icmp_ln304_reg_374_reg[0] ;
  wire icmp_ln305_reg_378;
  wire idle_waited_0_reg_107;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_2 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[1]_1 ;
  wire \rand_state_reg[1]_2 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire [30:0]\rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[31]_1 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire tmp_4_reg_370;

  assign current_txop_holder_i_0_sp_1 = current_txop_holder_i_0_sn_1;
  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFF407F4040)) 
    \CW_bk[0]_i_1 
       (.I0(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I1(\CW_bk_reg[0] [1]),
        .I2(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I3(\CW_bk_reg[0]_0 ),
        .I4(grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [0]),
        .O(\ap_CS_fsm_reg[13] [0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[1]_i_3 
       (.I0(grp_start_backoff_bk_fu_189_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I3(\CW_bk_reg[9] [0]),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [1]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[2]_i_3 
       (.I0(grp_start_backoff_bk_fu_189_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I3(\CW_bk_reg[9] [1]),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [2]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[2]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[3]_i_3 
       (.I0(grp_start_backoff_bk_fu_189_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I3(\CW_bk_reg[9] [2]),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [3]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[4]_i_3 
       (.I0(\CW_bk_reg[9] [3]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [4]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[5]_i_3 
       (.I0(\CW_bk_reg[9] [4]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [5]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[6]_i_3 
       (.I0(\CW_bk_reg[9] [5]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [6]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[7]_i_3 
       (.I0(\CW_bk_reg[9] [6]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [7]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[7]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[8]_i_3 
       (.I0(\CW_bk_reg[9] [7]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [8]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \CW_bk[9]_i_1 
       (.I0(\CW_bk_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I2(grp_initial_edca_process_fu_240_CW_bk_o_ap_vld),
        .I3(\CW_bk_reg[0] [0]),
        .O(\ap_CS_fsm_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_bk[9]_i_10 
       (.I0(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_4_reg_370),
        .I3(icmp_ln304_reg_374),
        .I4(icmp_ln305_reg_378),
        .O(\CW_bk[9]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_bk[9]_i_15 
       (.I0(tmp_4_reg_370),
        .I1(icmp_ln304_reg_374),
        .I2(icmp_ln305_reg_378),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_bk[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_bk[9]_i_3 
       (.I0(\CW_bk[9]_i_8_n_1 ),
        .I1(\CW_bk[9]_i_9_n_1 ),
        .I2(\CW_bk[9]_i_10_n_1 ),
        .I3(Q[2]),
        .I4(tmp_4_reg_370),
        .I5(icmp_ln304_reg_374),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_bk[9]_i_5 
       (.I0(\CW_bk_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .O(\CW_bk[9]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[9]_i_7 
       (.I0(\CW_bk_reg[9] [8]),
        .I1(\CW_bk[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_bk_o_ap_vld),
        .I5(\CW_bk_reg[9] [9]),
        .O(grp_phy_txend_confirm_fu_292_CW_bk_o[9]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_bk[9]_i_8 
       (.I0(\CW_bk_reg[9] [0]),
        .I1(\CW_bk_reg[9] [3]),
        .I2(\CW_bk_reg[9] [4]),
        .I3(\CW_bk_reg[9] [2]),
        .I4(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_bk_reg[9] [1]),
        .O(\CW_bk[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_bk[9]_i_9 
       (.I0(\CW_bk_reg[9] [5]),
        .I1(\CW_bk_reg[9] [8]),
        .I2(\CW_bk_reg[9] [9]),
        .I3(\CW_bk_reg[9] [7]),
        .I4(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_bk_reg[9] [6]),
        .O(\CW_bk[9]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[1]_i_1__0 
       (.I0(\CW_bk_reg[9] [0]),
        .I1(tmp_4_reg_370),
        .I2(icmp_ln304_reg_374),
        .I3(icmp_ln305_reg_378),
        .I4(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_bk_loc_2_reg_24[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[2]_i_1__0 
       (.I0(\CW_bk_reg[9] [1]),
        .I1(tmp_4_reg_370),
        .I2(icmp_ln304_reg_374),
        .I3(icmp_ln305_reg_378),
        .I4(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_bk_loc_2_reg_24[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[3]_i_1__0 
       (.I0(\CW_bk_reg[9] [2]),
        .I1(tmp_4_reg_370),
        .I2(icmp_ln304_reg_374),
        .I3(icmp_ln305_reg_378),
        .I4(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_bk_loc_2_reg_24[3]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_bk_loc_2_reg_24[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_bk_fu_189_ap_start_reg),
        .O(\CW_bk_loc_2_reg_24[3]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_bk_loc_2_reg_24[9]_i_1__0 
       (.I0(tmp_4_reg_370),
        .I1(icmp_ln304_reg_374),
        .I2(icmp_ln305_reg_378),
        .I3(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_bk_loc_2_reg_24[9]_i_2__0 
       (.I0(grp_start_backoff_bk_fu_189_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_bk_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[1]_i_1__0_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[2]_i_1__0_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[3]_i_1__0_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [3]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [4]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [5]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [6]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [7]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [8]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1__0_n_1 ));
  MUXF7 \CW_bk_reg[1]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[1]),
        .O(\ap_CS_fsm_reg[13] [1]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[2]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[2]),
        .O(\ap_CS_fsm_reg[13] [2]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[3]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[2]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[3]),
        .O(\ap_CS_fsm_reg[13] [3]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[4]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[3]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[4]),
        .O(\ap_CS_fsm_reg[13] [4]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[5]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[4]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[5]),
        .O(\ap_CS_fsm_reg[13] [5]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[6]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[5]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[6]),
        .O(\ap_CS_fsm_reg[13] [6]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[7]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[6]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[7]),
        .O(\ap_CS_fsm_reg[13] [7]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[8]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[7]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[8]),
        .O(\ap_CS_fsm_reg[13] [8]),
        .S(\CW_bk[9]_i_5_n_1 ));
  MUXF7 \CW_bk_reg[9]_i_2 
       (.I0(grp_initial_edca_process_fu_240_CW_bk_o[8]),
        .I1(grp_phy_txend_confirm_fu_292_CW_bk_o[9]),
        .O(\ap_CS_fsm_reg[13] [9]),
        .S(\CW_bk[9]_i_5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_0 grp_random_int_gen_fu_37
       (.D(D),
        .Q(\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[13]_0 (ap_block_state14_on_subcall_done),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_1 (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_56),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_6 (\bk_backoff_counter[9]_i_6 ),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .current_txop_holder_3_reg_382(current_txop_holder_3_reg_382),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_0_sp_1(current_txop_holder_i_0_sn_1),
        .current_txop_holder_i_1_sp_1(current_txop_holder_i_1_sn_1),
        .\divisor0_reg[9] ({\CW_bk_loc_2_reg_24_reg_n_1_[9] ,\CW_bk_loc_2_reg_24_reg_n_1_[8] ,\CW_bk_loc_2_reg_24_reg_n_1_[7] ,\CW_bk_loc_2_reg_24_reg_n_1_[6] ,\CW_bk_loc_2_reg_24_reg_n_1_[5] ,\CW_bk_loc_2_reg_24_reg_n_1_[4] ,\CW_bk_loc_2_reg_24_reg_n_1_[3] ,\CW_bk_loc_2_reg_24_reg_n_1_[2] ,\CW_bk_loc_2_reg_24_reg_n_1_[1] }),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_phy_txend_confirm_fu_292_bk_backoff_counter_o(grp_phy_txend_confirm_fu_292_bk_backoff_counter_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_slot_boundary_timing_fu_202_ap_done(grp_slot_boundary_timing_fu_202_ap_done),
        .grp_start_backoff_bk_fu_189_ap_start_reg(grp_start_backoff_bk_fu_189_ap_start_reg),
        .grp_start_backoff_bk_fu_189_ap_start_reg_reg(ap_NS_fsm),
        .grp_start_tx_fu_117_ap_done(grp_start_tx_fu_117_ap_done),
        .icmp_ln304_reg_374(icmp_ln304_reg_374),
        .\icmp_ln304_reg_374_reg[0] (\icmp_ln304_reg_374_reg[0] ),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[0]_i_2 (\rand_state[0]_i_2 ),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[10] (\rand_state_reg[10] ),
        .\rand_state_reg[10]_0 (\rand_state_reg[10]_0 ),
        .\rand_state_reg[11] (\rand_state_reg[11] ),
        .\rand_state_reg[11]_0 (\rand_state_reg[11]_0 ),
        .\rand_state_reg[12] (\rand_state_reg[12] ),
        .\rand_state_reg[12]_0 (\rand_state_reg[12]_0 ),
        .\rand_state_reg[13] (\rand_state_reg[13] ),
        .\rand_state_reg[13]_0 (\rand_state_reg[13]_0 ),
        .\rand_state_reg[14] (\rand_state_reg[14] ),
        .\rand_state_reg[14]_0 (\rand_state_reg[14]_0 ),
        .\rand_state_reg[15] (\rand_state_reg[15] ),
        .\rand_state_reg[15]_0 (\rand_state_reg[15]_0 ),
        .\rand_state_reg[16] (\rand_state_reg[16] ),
        .\rand_state_reg[16]_0 (\rand_state_reg[16]_0 ),
        .\rand_state_reg[17] (\rand_state_reg[17] ),
        .\rand_state_reg[17]_0 (\rand_state_reg[17]_0 ),
        .\rand_state_reg[18] (\rand_state_reg[18] ),
        .\rand_state_reg[18]_0 (\rand_state_reg[18]_0 ),
        .\rand_state_reg[19] (\rand_state_reg[19] ),
        .\rand_state_reg[19]_0 (\rand_state_reg[19]_0 ),
        .\rand_state_reg[1] (\rand_state_reg[1] ),
        .\rand_state_reg[1]_0 (\rand_state_reg[1]_0 ),
        .\rand_state_reg[1]_1 (\rand_state_reg[1]_1 ),
        .\rand_state_reg[1]_2 (\rand_state_reg[1]_2 ),
        .\rand_state_reg[20] (\rand_state_reg[20] ),
        .\rand_state_reg[20]_0 (\rand_state_reg[20]_0 ),
        .\rand_state_reg[21] (\rand_state_reg[21] ),
        .\rand_state_reg[21]_0 (\rand_state_reg[21]_0 ),
        .\rand_state_reg[22] (\rand_state_reg[22] ),
        .\rand_state_reg[22]_0 (\rand_state_reg[22]_0 ),
        .\rand_state_reg[23] (\rand_state_reg[23] ),
        .\rand_state_reg[23]_0 (\rand_state_reg[23]_0 ),
        .\rand_state_reg[24] (\rand_state_reg[24] ),
        .\rand_state_reg[24]_0 (\rand_state_reg[24]_0 ),
        .\rand_state_reg[25] (\rand_state_reg[25] ),
        .\rand_state_reg[25]_0 (\rand_state_reg[25]_0 ),
        .\rand_state_reg[26] (\rand_state_reg[26] ),
        .\rand_state_reg[26]_0 (\rand_state_reg[26]_0 ),
        .\rand_state_reg[27] (\rand_state_reg[27] ),
        .\rand_state_reg[27]_0 (\rand_state_reg[27]_0 ),
        .\rand_state_reg[28] (\rand_state_reg[28] ),
        .\rand_state_reg[28]_0 (\rand_state_reg[28]_0 ),
        .\rand_state_reg[29] (\rand_state_reg[29] ),
        .\rand_state_reg[29]_0 (\rand_state_reg[29]_0 ),
        .\rand_state_reg[2] (\rand_state_reg[2] ),
        .\rand_state_reg[2]_0 (\rand_state_reg[2]_0 ),
        .\rand_state_reg[30] (\rand_state_reg[30] ),
        .\rand_state_reg[30]_0 (\rand_state_reg[30]_0 ),
        .\rand_state_reg[31] (\rand_state_reg[31] ),
        .\rand_state_reg[31]_0 (\rand_state_reg[31]_0 ),
        .\rand_state_reg[31]_1 (\rand_state_reg[31]_1 ),
        .\rand_state_reg[3] (\rand_state_reg[3] ),
        .\rand_state_reg[3]_0 (\rand_state_reg[3]_0 ),
        .\rand_state_reg[4] (\rand_state_reg[4] ),
        .\rand_state_reg[4]_0 (\rand_state_reg[4]_0 ),
        .\rand_state_reg[5] (\rand_state_reg[5] ),
        .\rand_state_reg[5]_0 (\rand_state_reg[5]_0 ),
        .\rand_state_reg[6] (\rand_state_reg[6] ),
        .\rand_state_reg[6]_0 (\rand_state_reg[6]_0 ),
        .\rand_state_reg[7] (\rand_state_reg[7] ),
        .\rand_state_reg[7]_0 (\rand_state_reg[7]_0 ),
        .\rand_state_reg[8] (\rand_state_reg[8] ),
        .\rand_state_reg[8]_0 (\rand_state_reg[8]_0 ),
        .\rand_state_reg[9] (\rand_state_reg[9] ),
        .\rand_state_reg[9]_0 (\rand_state_reg[9]_0 ),
        .tmp_4_reg_370(tmp_4_reg_370));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_56),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "start_backoff_bk" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_bk_28
   (\ap_CS_fsm_reg[14] ,
    current_txop_holder_i_0_sp_1,
    ap_block_state14_on_subcall_done,
    current_txop_holder_i_1_sp_1,
    D,
    grp_initial_edca_process_fu_240_rand_state_o,
    \ap_CS_fsm_reg[2] ,
    grp_initial_edca_process_fu_240_bk_backoff_counter_o,
    \ap_CS_fsm_reg[1]_0 ,
    grp_initial_edca_process_fu_240_CW_bk_o,
    \ap_CS_fsm_reg[13] ,
    \bk_backoff_counter_reg[1] ,
    \bk_backoff_counter_reg[2] ,
    \bk_backoff_counter_reg[3] ,
    \bk_backoff_counter_reg[4] ,
    \bk_backoff_counter_reg[5] ,
    \bk_backoff_counter_reg[6] ,
    \bk_backoff_counter_reg[7] ,
    \bk_backoff_counter_reg[8] ,
    \bk_backoff_counter_reg[9] ,
    ap_NS_fsm118_out,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_bk_fu_191_ap_start_reg,
    tmp_9_reg_372,
    icmp_ln304_reg_376,
    icmp_ln305_reg_380,
    current_txop_holder_i,
    current_txop_holder_6_reg_384,
    grp_fu_211_p2,
    grp_start_tx_fu_119_ap_done,
    idle_waited_0_reg_109,
    \rand_state_reg[0] ,
    p,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[1] ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[2] ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3] ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4] ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5] ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6] ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7] ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8] ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9] ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10] ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11] ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12] ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13] ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14] ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15] ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16] ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17] ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18] ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19] ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20] ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21] ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22] ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23] ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24] ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25] ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26] ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27] ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28] ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29] ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30] ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31] ,
    \rand_state_reg[31]_0 ,
    \bk_backoff_counter_reg[0] ,
    \bk_backoff_counter[9]_i_7 ,
    grp_start_backoff_bk_fu_191_invoke_reason,
    \CW_bk_reg[9] ,
    \bk_backoff_counter_reg[0]_0 );
  output \ap_CS_fsm_reg[14] ;
  output current_txop_holder_i_0_sp_1;
  output ap_block_state14_on_subcall_done;
  output current_txop_holder_i_1_sp_1;
  output [0:0]D;
  output [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  output \ap_CS_fsm_reg[2] ;
  output [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  output \ap_CS_fsm_reg[1]_0 ;
  output [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  output \ap_CS_fsm_reg[13] ;
  output \bk_backoff_counter_reg[1] ;
  output \bk_backoff_counter_reg[2] ;
  output \bk_backoff_counter_reg[3] ;
  output \bk_backoff_counter_reg[4] ;
  output \bk_backoff_counter_reg[5] ;
  output \bk_backoff_counter_reg[6] ;
  output \bk_backoff_counter_reg[7] ;
  output \bk_backoff_counter_reg[8] ;
  output \bk_backoff_counter_reg[9] ;
  output ap_NS_fsm118_out;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [4:0]Q;
  input grp_start_backoff_bk_fu_191_ap_start_reg;
  input tmp_9_reg_372;
  input icmp_ln304_reg_376;
  input icmp_ln305_reg_380;
  input [2:0]current_txop_holder_i;
  input [1:0]current_txop_holder_6_reg_384;
  input grp_fu_211_p2;
  input grp_start_tx_fu_119_ap_done;
  input idle_waited_0_reg_109;
  input \rand_state_reg[0] ;
  input [31:0]p;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[1] ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[2] ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3] ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4] ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5] ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6] ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7] ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8] ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9] ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10] ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11] ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12] ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13] ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14] ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15] ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16] ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17] ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18] ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19] ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20] ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21] ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22] ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23] ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24] ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25] ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26] ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27] ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28] ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29] ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30] ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31] ;
  input \rand_state_reg[31]_0 ;
  input \bk_backoff_counter_reg[0] ;
  input [9:0]\bk_backoff_counter[9]_i_7 ;
  input grp_start_backoff_bk_fu_191_invoke_reason;
  input [9:0]\CW_bk_reg[9] ;
  input \bk_backoff_counter_reg[0]_0 ;

  wire \CW_bk[9]_i_11_n_1 ;
  wire \CW_bk[9]_i_12_n_1 ;
  wire \CW_bk[9]_i_13_n_1 ;
  wire \CW_bk[9]_i_14_n_1 ;
  wire \CW_bk_loc_2_reg_24[1]_i_1_n_1 ;
  wire \CW_bk_loc_2_reg_24[2]_i_1_n_1 ;
  wire \CW_bk_loc_2_reg_24[3]_i_1_n_1 ;
  wire \CW_bk_loc_2_reg_24[9]_i_1_n_1 ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_bk_loc_2_reg_24_reg_n_1_[9] ;
  wire [9:0]\CW_bk_reg[9] ;
  wire [0:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm118_out;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_rst;
  wire [9:0]\bk_backoff_counter[9]_i_7 ;
  wire \bk_backoff_counter_reg[0] ;
  wire \bk_backoff_counter_reg[0]_0 ;
  wire \bk_backoff_counter_reg[1] ;
  wire \bk_backoff_counter_reg[2] ;
  wire \bk_backoff_counter_reg[3] ;
  wire \bk_backoff_counter_reg[4] ;
  wire \bk_backoff_counter_reg[5] ;
  wire \bk_backoff_counter_reg[6] ;
  wire \bk_backoff_counter_reg[7] ;
  wire \bk_backoff_counter_reg[8] ;
  wire \bk_backoff_counter_reg[9] ;
  wire [1:0]current_txop_holder_6_reg_384;
  wire [2:0]current_txop_holder_i;
  wire current_txop_holder_i_0_sn_1;
  wire current_txop_holder_i_1_sn_1;
  wire grp_fu_211_p2;
  wire [8:0]grp_initial_edca_process_fu_240_CW_bk_o;
  wire [0:0]grp_initial_edca_process_fu_240_bk_backoff_counter_o;
  wire [31:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_55;
  wire grp_start_backoff_bk_fu_191_ap_start_reg;
  wire grp_start_backoff_bk_fu_191_invoke_reason;
  wire grp_start_tx_fu_119_ap_done;
  wire icmp_ln304_reg_376;
  wire icmp_ln305_reg_380;
  wire idle_waited_0_reg_109;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire tmp_9_reg_372;

  assign current_txop_holder_i_0_sp_1 = current_txop_holder_i_0_sn_1;
  assign current_txop_holder_i_1_sp_1 = current_txop_holder_i_1_sn_1;
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[1]_i_2 
       (.I0(grp_start_backoff_bk_fu_191_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I3(\CW_bk_reg[9] [0]),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [1]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[2]_i_2 
       (.I0(grp_start_backoff_bk_fu_191_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I3(\CW_bk_reg[9] [1]),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [2]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_bk[3]_i_2 
       (.I0(grp_start_backoff_bk_fu_191_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I3(\CW_bk_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [3]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[2]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[4]_i_2 
       (.I0(\CW_bk_reg[9] [3]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [4]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[5]_i_2 
       (.I0(\CW_bk_reg[9] [4]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [5]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[6]_i_2 
       (.I0(\CW_bk_reg[9] [5]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [6]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[7]_i_2 
       (.I0(\CW_bk_reg[9] [6]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [7]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[8]_i_2 
       (.I0(\CW_bk_reg[9] [7]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [8]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[7]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_bk[9]_i_11 
       (.I0(\CW_bk_reg[9] [0]),
        .I1(\CW_bk_reg[9] [3]),
        .I2(\CW_bk_reg[9] [4]),
        .I3(\CW_bk_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_bk_reg[9] [1]),
        .O(\CW_bk[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_bk[9]_i_12 
       (.I0(\CW_bk_reg[9] [5]),
        .I1(\CW_bk_reg[9] [8]),
        .I2(\CW_bk_reg[9] [9]),
        .I3(\CW_bk_reg[9] [7]),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_bk_reg[9] [6]),
        .O(\CW_bk[9]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_bk[9]_i_13 
       (.I0(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_9_reg_372),
        .I3(icmp_ln304_reg_376),
        .I4(icmp_ln305_reg_380),
        .O(\CW_bk[9]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_bk[9]_i_14 
       (.I0(tmp_9_reg_372),
        .I1(icmp_ln304_reg_376),
        .I2(icmp_ln305_reg_380),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_bk[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_bk[9]_i_4 
       (.I0(\CW_bk[9]_i_11_n_1 ),
        .I1(\CW_bk[9]_i_12_n_1 ),
        .I2(\CW_bk[9]_i_13_n_1 ),
        .I3(Q[2]),
        .I4(tmp_9_reg_372),
        .I5(icmp_ln304_reg_376),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_bk[9]_i_6 
       (.I0(\CW_bk_reg[9] [8]),
        .I1(\CW_bk[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(\CW_bk_reg[9] [9]),
        .O(grp_initial_edca_process_fu_240_CW_bk_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[1]_i_1 
       (.I0(\CW_bk_reg[9] [0]),
        .I1(tmp_9_reg_372),
        .I2(icmp_ln304_reg_376),
        .I3(icmp_ln305_reg_380),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_bk_loc_2_reg_24[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[2]_i_1 
       (.I0(\CW_bk_reg[9] [1]),
        .I1(tmp_9_reg_372),
        .I2(icmp_ln304_reg_376),
        .I3(icmp_ln305_reg_380),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_bk_loc_2_reg_24[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_bk_loc_2_reg_24[3]_i_1 
       (.I0(\CW_bk_reg[9] [2]),
        .I1(tmp_9_reg_372),
        .I2(icmp_ln304_reg_376),
        .I3(icmp_ln305_reg_380),
        .I4(\ap_CS_fsm_reg[0]_1 ),
        .I5(\CW_bk_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_bk_loc_2_reg_24[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_bk_loc_2_reg_24[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_bk_fu_191_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_bk_loc_2_reg_24[9]_i_1 
       (.I0(tmp_9_reg_372),
        .I1(icmp_ln304_reg_376),
        .I2(icmp_ln305_reg_380),
        .I3(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_bk_loc_2_reg_24[9]_i_2 
       (.I0(grp_start_backoff_bk_fu_191_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_bk_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[1]_i_1_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[2]_i_1_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_bk_loc_2_reg_24[3]_i_1_n_1 ),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_bk_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [3]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [4]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [5]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [6]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [7]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_bk_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_bk_reg[9] [8]),
        .Q(\CW_bk_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_bk_loc_2_reg_24[9]_i_1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_38 grp_random_int_gen_fu_37
       (.D(D),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[13]_0 (ap_block_state14_on_subcall_done),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[16]_0 (Q),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_55),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\bk_backoff_counter[9]_i_7 (\bk_backoff_counter[9]_i_7 ),
        .\bk_backoff_counter_reg[0] (\bk_backoff_counter_reg[0] ),
        .\bk_backoff_counter_reg[0]_0 (\bk_backoff_counter_reg[0]_0 ),
        .\bk_backoff_counter_reg[1] (\bk_backoff_counter_reg[1] ),
        .\bk_backoff_counter_reg[2] (\bk_backoff_counter_reg[2] ),
        .\bk_backoff_counter_reg[3] (\bk_backoff_counter_reg[3] ),
        .\bk_backoff_counter_reg[4] (\bk_backoff_counter_reg[4] ),
        .\bk_backoff_counter_reg[5] (\bk_backoff_counter_reg[5] ),
        .\bk_backoff_counter_reg[6] (\bk_backoff_counter_reg[6] ),
        .\bk_backoff_counter_reg[7] (\bk_backoff_counter_reg[7] ),
        .\bk_backoff_counter_reg[8] (\bk_backoff_counter_reg[8] ),
        .\bk_backoff_counter_reg[9] (\bk_backoff_counter_reg[9] ),
        .current_txop_holder_6_reg_384(current_txop_holder_6_reg_384),
        .current_txop_holder_i(current_txop_holder_i),
        .current_txop_holder_i_0_sp_1(current_txop_holder_i_0_sn_1),
        .current_txop_holder_i_1_sp_1(current_txop_holder_i_1_sn_1),
        .\divisor0_reg[9] ({\CW_bk_loc_2_reg_24_reg_n_1_[9] ,\CW_bk_loc_2_reg_24_reg_n_1_[8] ,\CW_bk_loc_2_reg_24_reg_n_1_[7] ,\CW_bk_loc_2_reg_24_reg_n_1_[6] ,\CW_bk_loc_2_reg_24_reg_n_1_[5] ,\CW_bk_loc_2_reg_24_reg_n_1_[4] ,\CW_bk_loc_2_reg_24_reg_n_1_[3] ,\CW_bk_loc_2_reg_24_reg_n_1_[2] ,\CW_bk_loc_2_reg_24_reg_n_1_[1] }),
        .grp_fu_211_p2(grp_fu_211_p2),
        .grp_initial_edca_process_fu_240_bk_backoff_counter_o(grp_initial_edca_process_fu_240_bk_backoff_counter_o),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_start_backoff_bk_fu_191_ap_start_reg(grp_start_backoff_bk_fu_191_ap_start_reg),
        .grp_start_backoff_bk_fu_191_ap_start_reg_reg(ap_NS_fsm),
        .grp_start_tx_fu_119_ap_done(grp_start_tx_fu_119_ap_done),
        .icmp_ln304_reg_376(icmp_ln304_reg_376),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[10] (\rand_state_reg[10] ),
        .\rand_state_reg[10]_0 (\rand_state_reg[10]_0 ),
        .\rand_state_reg[11] (\rand_state_reg[11] ),
        .\rand_state_reg[11]_0 (\rand_state_reg[11]_0 ),
        .\rand_state_reg[12] (\rand_state_reg[12] ),
        .\rand_state_reg[12]_0 (\rand_state_reg[12]_0 ),
        .\rand_state_reg[13] (\rand_state_reg[13] ),
        .\rand_state_reg[13]_0 (\rand_state_reg[13]_0 ),
        .\rand_state_reg[14] (\rand_state_reg[14] ),
        .\rand_state_reg[14]_0 (\rand_state_reg[14]_0 ),
        .\rand_state_reg[15] (\rand_state_reg[15] ),
        .\rand_state_reg[15]_0 (\rand_state_reg[15]_0 ),
        .\rand_state_reg[16] (\rand_state_reg[16] ),
        .\rand_state_reg[16]_0 (\rand_state_reg[16]_0 ),
        .\rand_state_reg[17] (\rand_state_reg[17] ),
        .\rand_state_reg[17]_0 (\rand_state_reg[17]_0 ),
        .\rand_state_reg[18] (\rand_state_reg[18] ),
        .\rand_state_reg[18]_0 (\rand_state_reg[18]_0 ),
        .\rand_state_reg[19] (\rand_state_reg[19] ),
        .\rand_state_reg[19]_0 (\rand_state_reg[19]_0 ),
        .\rand_state_reg[1] (\rand_state_reg[1] ),
        .\rand_state_reg[1]_0 (\rand_state_reg[1]_0 ),
        .\rand_state_reg[20] (\rand_state_reg[20] ),
        .\rand_state_reg[20]_0 (\rand_state_reg[20]_0 ),
        .\rand_state_reg[21] (\rand_state_reg[21] ),
        .\rand_state_reg[21]_0 (\rand_state_reg[21]_0 ),
        .\rand_state_reg[22] (\rand_state_reg[22] ),
        .\rand_state_reg[22]_0 (\rand_state_reg[22]_0 ),
        .\rand_state_reg[23] (\rand_state_reg[23] ),
        .\rand_state_reg[23]_0 (\rand_state_reg[23]_0 ),
        .\rand_state_reg[24] (\rand_state_reg[24] ),
        .\rand_state_reg[24]_0 (\rand_state_reg[24]_0 ),
        .\rand_state_reg[25] (\rand_state_reg[25] ),
        .\rand_state_reg[25]_0 (\rand_state_reg[25]_0 ),
        .\rand_state_reg[26] (\rand_state_reg[26] ),
        .\rand_state_reg[26]_0 (\rand_state_reg[26]_0 ),
        .\rand_state_reg[27] (\rand_state_reg[27] ),
        .\rand_state_reg[27]_0 (\rand_state_reg[27]_0 ),
        .\rand_state_reg[28] (\rand_state_reg[28] ),
        .\rand_state_reg[28]_0 (\rand_state_reg[28]_0 ),
        .\rand_state_reg[29] (\rand_state_reg[29] ),
        .\rand_state_reg[29]_0 (\rand_state_reg[29]_0 ),
        .\rand_state_reg[2] (\rand_state_reg[2] ),
        .\rand_state_reg[2]_0 (\rand_state_reg[2]_0 ),
        .\rand_state_reg[30] (\rand_state_reg[30] ),
        .\rand_state_reg[30]_0 (\rand_state_reg[30]_0 ),
        .\rand_state_reg[31] (\rand_state_reg[31] ),
        .\rand_state_reg[31]_0 (\rand_state_reg[31]_0 ),
        .\rand_state_reg[3] (\rand_state_reg[3] ),
        .\rand_state_reg[3]_0 (\rand_state_reg[3]_0 ),
        .\rand_state_reg[4] (\rand_state_reg[4] ),
        .\rand_state_reg[4]_0 (\rand_state_reg[4]_0 ),
        .\rand_state_reg[5] (\rand_state_reg[5] ),
        .\rand_state_reg[5]_0 (\rand_state_reg[5]_0 ),
        .\rand_state_reg[6] (\rand_state_reg[6] ),
        .\rand_state_reg[6]_0 (\rand_state_reg[6]_0 ),
        .\rand_state_reg[7] (\rand_state_reg[7] ),
        .\rand_state_reg[7]_0 (\rand_state_reg[7]_0 ),
        .\rand_state_reg[8] (\rand_state_reg[8] ),
        .\rand_state_reg[8]_0 (\rand_state_reg[8]_0 ),
        .\rand_state_reg[9] (\rand_state_reg[9] ),
        .\rand_state_reg[9]_0 (\rand_state_reg[9]_0 ),
        .tmp_9_reg_372(tmp_9_reg_372));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_55),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi
   (\ap_CS_fsm_reg[8] ,
    \icmp_ln286_reg_362_reg[0] ,
    \available_spaces_be_reg[2] ,
    D,
    \ap_CS_fsm_reg[13] ,
    \vi_backoff_counter_reg[1] ,
    \ap_CS_fsm_reg[13]_0 ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \be_backoff_counter_reg[9] ,
    \available_spaces_be_reg[2]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \be_backoff_counter_reg[8] ,
    \be_backoff_counter_reg[2] ,
    \be_backoff_counter_reg[1] ,
    \available_spaces_be_reg[2]_1 ,
    \available_spaces_be_reg[2]_2 ,
    E,
    \available_spaces_be_reg[2]_3 ,
    \available_spaces_be_reg[2]_4 ,
    \available_spaces_be_reg[2]_5 ,
    \available_spaces_be_reg[2]_6 ,
    \available_spaces_be_reg[2]_7 ,
    \available_spaces_vi_reg[2] ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_vi_reg[2]_1 ,
    \available_spaces_vi_reg[2]_2 ,
    \available_spaces_vi_reg[2]_3 ,
    grp_phy_txend_confirm_fu_292_vi_backoff_counter_o,
    \rand_state_reg[1] ,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31] ,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_vi_fu_163_ap_start_reg,
    icmp_ln286_reg_362,
    available_spaces_be,
    \icmp_ln286_reg_362_reg[0]_0 ,
    tmp_2_reg_358,
    \rand_state_reg[0] ,
    \rand_state_reg[0]_0 ,
    \rand_state_reg[0]_1 ,
    \rand_state_reg[0]_2 ,
    grp_initial_edca_process_fu_240_rand_state_o,
    \CW_vi_reg[0] ,
    \CW_vi_reg[0]_0 ,
    grp_initial_edca_process_fu_240_CW_vi_o_ap_vld,
    \CW_vi_reg[9] ,
    grp_initial_edca_process_fu_240_CW_vi_o,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[1]_0 ,
    \vi_backoff_counter_reg[1]_1 ,
    \vi_backoff_counter_reg[1]_2 ,
    \vi_backoff_counter_reg[2]_0 ,
    \vi_backoff_counter_reg[2]_1 ,
    \vi_backoff_counter_reg[8]_0 ,
    \vi_backoff_counter_reg[8]_1 ,
    \vi_backoff_counter_reg[9]_0 ,
    \vi_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_0 ,
    \be_backoff_counter_reg[9]_1 ,
    \be_backoff_counter_reg[9]_2 ,
    \be_backoff_counter_reg[9]_3 ,
    \be_backoff_counter_reg[8]_0 ,
    \be_backoff_counter_reg[8]_1 ,
    \be_backoff_counter_reg[8]_2 ,
    \be_backoff_counter_reg[2]_0 ,
    \be_backoff_counter_reg[2]_1 ,
    \be_backoff_counter_reg[2]_2 ,
    \be_backoff_counter_reg[1]_0 ,
    \be_backoff_counter_reg[1]_1 ,
    \be_backoff_counter_reg[1]_2 ,
    \be_backoff_counter_reg[0] ,
    tmp_reg_346,
    icmp_ln268_reg_350,
    icmp_ln269_reg_354,
    icmp_ln287_reg_366,
    current_txop_holder_i,
    \be_backoff_counter_reg[7] ,
    \be_backoff_counter_reg[7]_0 ,
    \be_backoff_counter_reg[7]_1 ,
    \be_backoff_counter_reg[6] ,
    \be_backoff_counter_reg[6]_0 ,
    \be_backoff_counter_reg[6]_1 ,
    \be_backoff_counter_reg[5] ,
    \be_backoff_counter_reg[5]_0 ,
    \be_backoff_counter_reg[5]_1 ,
    \be_backoff_counter_reg[4] ,
    \be_backoff_counter_reg[4]_0 ,
    \be_backoff_counter_reg[4]_1 ,
    \be_backoff_counter_reg[3] ,
    \be_backoff_counter_reg[3]_0 ,
    \be_backoff_counter_reg[3]_1 ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[3]_0 ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[4]_0 ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[5]_0 ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[6]_0 ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[7]_0 ,
    \vi_backoff_counter[9]_i_7 ,
    p,
    \rand_state_reg[0]_3 ,
    \rand_state_reg[31]_0 ,
    \rand_state_reg[1]_0 ,
    \rand_state_reg[2]_0 ,
    \rand_state_reg[3]_0 ,
    \rand_state_reg[4]_0 ,
    \rand_state_reg[5]_0 ,
    \rand_state_reg[6]_0 ,
    \rand_state_reg[7]_0 ,
    \rand_state_reg[8]_0 ,
    \rand_state_reg[9]_0 ,
    \rand_state_reg[10]_0 ,
    \rand_state_reg[11]_0 ,
    \rand_state_reg[12]_0 ,
    \rand_state_reg[13]_0 ,
    \rand_state_reg[14]_0 ,
    \rand_state_reg[15]_0 ,
    \rand_state_reg[16]_0 ,
    \rand_state_reg[17]_0 ,
    \rand_state_reg[18]_0 ,
    \rand_state_reg[19]_0 ,
    \rand_state_reg[20]_0 ,
    \rand_state_reg[21]_0 ,
    \rand_state_reg[22]_0 ,
    \rand_state_reg[23]_0 ,
    \rand_state_reg[24]_0 ,
    \rand_state_reg[25]_0 ,
    \rand_state_reg[26]_0 ,
    \rand_state_reg[27]_0 ,
    \rand_state_reg[28]_0 ,
    \rand_state_reg[29]_0 ,
    \rand_state_reg[30]_0 ,
    \rand_state_reg[31]_1 ,
    grp_start_backoff_vi_fu_163_invoke_reason,
    \vi_backoff_counter[9]_i_5 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[10] ,
    grp_start_backoff_be_fu_176_ap_start_reg0);
  output \ap_CS_fsm_reg[8] ;
  output \icmp_ln286_reg_362_reg[0] ;
  output \available_spaces_be_reg[2] ;
  output [0:0]D;
  output [9:0]\ap_CS_fsm_reg[13] ;
  output \vi_backoff_counter_reg[1] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output \be_backoff_counter_reg[9] ;
  output \available_spaces_be_reg[2]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \be_backoff_counter_reg[8] ;
  output \be_backoff_counter_reg[2] ;
  output \be_backoff_counter_reg[1] ;
  output \available_spaces_be_reg[2]_1 ;
  output [3:0]\available_spaces_be_reg[2]_2 ;
  output [0:0]E;
  output \available_spaces_be_reg[2]_3 ;
  output \available_spaces_be_reg[2]_4 ;
  output \available_spaces_be_reg[2]_5 ;
  output \available_spaces_be_reg[2]_6 ;
  output \available_spaces_be_reg[2]_7 ;
  output \available_spaces_vi_reg[2] ;
  output \available_spaces_vi_reg[2]_0 ;
  output \available_spaces_vi_reg[2]_1 ;
  output \available_spaces_vi_reg[2]_2 ;
  output \available_spaces_vi_reg[2]_3 ;
  output [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  output \rand_state_reg[1] ;
  output \rand_state_reg[2] ;
  output \rand_state_reg[3] ;
  output \rand_state_reg[4] ;
  output \rand_state_reg[5] ;
  output \rand_state_reg[6] ;
  output \rand_state_reg[7] ;
  output \rand_state_reg[8] ;
  output \rand_state_reg[9] ;
  output \rand_state_reg[10] ;
  output \rand_state_reg[11] ;
  output \rand_state_reg[12] ;
  output \rand_state_reg[13] ;
  output \rand_state_reg[14] ;
  output \rand_state_reg[15] ;
  output \rand_state_reg[16] ;
  output \rand_state_reg[17] ;
  output \rand_state_reg[18] ;
  output \rand_state_reg[19] ;
  output \rand_state_reg[20] ;
  output \rand_state_reg[21] ;
  output \rand_state_reg[22] ;
  output \rand_state_reg[23] ;
  output \rand_state_reg[24] ;
  output \rand_state_reg[25] ;
  output \rand_state_reg[26] ;
  output \rand_state_reg[27] ;
  output \rand_state_reg[28] ;
  output \rand_state_reg[29] ;
  output \rand_state_reg[30] ;
  output \rand_state_reg[31] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [4:0]Q;
  input grp_start_backoff_vi_fu_163_ap_start_reg;
  input icmp_ln286_reg_362;
  input [0:0]available_spaces_be;
  input \icmp_ln286_reg_362_reg[0]_0 ;
  input tmp_2_reg_358;
  input [0:0]\rand_state_reg[0] ;
  input \rand_state_reg[0]_0 ;
  input \rand_state_reg[0]_1 ;
  input \rand_state_reg[0]_2 ;
  input [0:0]grp_initial_edca_process_fu_240_rand_state_o;
  input [1:0]\CW_vi_reg[0] ;
  input \CW_vi_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  input [9:0]\CW_vi_reg[9] ;
  input [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  input \vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[1]_0 ;
  input \vi_backoff_counter_reg[1]_1 ;
  input \vi_backoff_counter_reg[1]_2 ;
  input \vi_backoff_counter_reg[2]_0 ;
  input \vi_backoff_counter_reg[2]_1 ;
  input \vi_backoff_counter_reg[8]_0 ;
  input \vi_backoff_counter_reg[8]_1 ;
  input \vi_backoff_counter_reg[9]_0 ;
  input \vi_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_0 ;
  input \be_backoff_counter_reg[9]_1 ;
  input \be_backoff_counter_reg[9]_2 ;
  input \be_backoff_counter_reg[9]_3 ;
  input \be_backoff_counter_reg[8]_0 ;
  input \be_backoff_counter_reg[8]_1 ;
  input \be_backoff_counter_reg[8]_2 ;
  input \be_backoff_counter_reg[2]_0 ;
  input \be_backoff_counter_reg[2]_1 ;
  input \be_backoff_counter_reg[2]_2 ;
  input \be_backoff_counter_reg[1]_0 ;
  input \be_backoff_counter_reg[1]_1 ;
  input \be_backoff_counter_reg[1]_2 ;
  input \be_backoff_counter_reg[0] ;
  input tmp_reg_346;
  input icmp_ln268_reg_350;
  input icmp_ln269_reg_354;
  input icmp_ln287_reg_366;
  input [1:0]current_txop_holder_i;
  input \be_backoff_counter_reg[7] ;
  input \be_backoff_counter_reg[7]_0 ;
  input \be_backoff_counter_reg[7]_1 ;
  input \be_backoff_counter_reg[6] ;
  input \be_backoff_counter_reg[6]_0 ;
  input \be_backoff_counter_reg[6]_1 ;
  input \be_backoff_counter_reg[5] ;
  input \be_backoff_counter_reg[5]_0 ;
  input \be_backoff_counter_reg[5]_1 ;
  input \be_backoff_counter_reg[4] ;
  input \be_backoff_counter_reg[4]_0 ;
  input \be_backoff_counter_reg[4]_1 ;
  input \be_backoff_counter_reg[3] ;
  input \be_backoff_counter_reg[3]_0 ;
  input \be_backoff_counter_reg[3]_1 ;
  input \vi_backoff_counter_reg[3] ;
  input \vi_backoff_counter_reg[3]_0 ;
  input \vi_backoff_counter_reg[4] ;
  input \vi_backoff_counter_reg[4]_0 ;
  input \vi_backoff_counter_reg[5] ;
  input \vi_backoff_counter_reg[5]_0 ;
  input \vi_backoff_counter_reg[6] ;
  input \vi_backoff_counter_reg[6]_0 ;
  input \vi_backoff_counter_reg[7] ;
  input \vi_backoff_counter_reg[7]_0 ;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input [31:0]p;
  input \rand_state_reg[0]_3 ;
  input \rand_state_reg[31]_0 ;
  input \rand_state_reg[1]_0 ;
  input \rand_state_reg[2]_0 ;
  input \rand_state_reg[3]_0 ;
  input \rand_state_reg[4]_0 ;
  input \rand_state_reg[5]_0 ;
  input \rand_state_reg[6]_0 ;
  input \rand_state_reg[7]_0 ;
  input \rand_state_reg[8]_0 ;
  input \rand_state_reg[9]_0 ;
  input \rand_state_reg[10]_0 ;
  input \rand_state_reg[11]_0 ;
  input \rand_state_reg[12]_0 ;
  input \rand_state_reg[13]_0 ;
  input \rand_state_reg[14]_0 ;
  input \rand_state_reg[15]_0 ;
  input \rand_state_reg[16]_0 ;
  input \rand_state_reg[17]_0 ;
  input \rand_state_reg[18]_0 ;
  input \rand_state_reg[19]_0 ;
  input \rand_state_reg[20]_0 ;
  input \rand_state_reg[21]_0 ;
  input \rand_state_reg[22]_0 ;
  input \rand_state_reg[23]_0 ;
  input \rand_state_reg[24]_0 ;
  input \rand_state_reg[25]_0 ;
  input \rand_state_reg[26]_0 ;
  input \rand_state_reg[27]_0 ;
  input \rand_state_reg[28]_0 ;
  input \rand_state_reg[29]_0 ;
  input \rand_state_reg[30]_0 ;
  input \rand_state_reg[31]_1 ;
  input grp_start_backoff_vi_fu_163_invoke_reason;
  input \vi_backoff_counter[9]_i_5 ;
  input \ap_CS_fsm_reg[7] ;
  input \ap_CS_fsm_reg[10] ;
  input grp_start_backoff_be_fu_176_ap_start_reg0;

  wire \CW_vi[9]_i_10_n_1 ;
  wire \CW_vi[9]_i_15_n_1 ;
  wire \CW_vi[9]_i_5_n_1 ;
  wire \CW_vi[9]_i_8_n_1 ;
  wire \CW_vi[9]_i_9_n_1 ;
  wire \CW_vi_loc_2_reg_24[1]_i_1__0_n_1 ;
  wire \CW_vi_loc_2_reg_24[2]_i_1__0_n_1 ;
  wire \CW_vi_loc_2_reg_24[3]_i_1__0_n_1 ;
  wire \CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ;
  wire \CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[9] ;
  wire [1:0]\CW_vi_reg[0] ;
  wire \CW_vi_reg[0]_0 ;
  wire [9:0]\CW_vi_reg[9] ;
  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[10] ;
  wire [9:0]\ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_be;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_reg[2]_1 ;
  wire [3:0]\available_spaces_be_reg[2]_2 ;
  wire \available_spaces_be_reg[2]_3 ;
  wire \available_spaces_be_reg[2]_4 ;
  wire \available_spaces_be_reg[2]_5 ;
  wire \available_spaces_be_reg[2]_6 ;
  wire \available_spaces_be_reg[2]_7 ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_reg[2]_1 ;
  wire \available_spaces_vi_reg[2]_2 ;
  wire \available_spaces_vi_reg[2]_3 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[1] ;
  wire \be_backoff_counter_reg[1]_0 ;
  wire \be_backoff_counter_reg[1]_1 ;
  wire \be_backoff_counter_reg[1]_2 ;
  wire \be_backoff_counter_reg[2] ;
  wire \be_backoff_counter_reg[2]_0 ;
  wire \be_backoff_counter_reg[2]_1 ;
  wire \be_backoff_counter_reg[2]_2 ;
  wire \be_backoff_counter_reg[3] ;
  wire \be_backoff_counter_reg[3]_0 ;
  wire \be_backoff_counter_reg[3]_1 ;
  wire \be_backoff_counter_reg[4] ;
  wire \be_backoff_counter_reg[4]_0 ;
  wire \be_backoff_counter_reg[4]_1 ;
  wire \be_backoff_counter_reg[5] ;
  wire \be_backoff_counter_reg[5]_0 ;
  wire \be_backoff_counter_reg[5]_1 ;
  wire \be_backoff_counter_reg[6] ;
  wire \be_backoff_counter_reg[6]_0 ;
  wire \be_backoff_counter_reg[6]_1 ;
  wire \be_backoff_counter_reg[7] ;
  wire \be_backoff_counter_reg[7]_0 ;
  wire \be_backoff_counter_reg[7]_1 ;
  wire \be_backoff_counter_reg[8] ;
  wire \be_backoff_counter_reg[8]_0 ;
  wire \be_backoff_counter_reg[8]_1 ;
  wire \be_backoff_counter_reg[8]_2 ;
  wire \be_backoff_counter_reg[9] ;
  wire \be_backoff_counter_reg[9]_0 ;
  wire \be_backoff_counter_reg[9]_1 ;
  wire \be_backoff_counter_reg[9]_2 ;
  wire \be_backoff_counter_reg[9]_3 ;
  wire [1:0]current_txop_holder_i;
  wire [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  wire grp_initial_edca_process_fu_240_CW_vi_o_ap_vld;
  wire [0:0]grp_initial_edca_process_fu_240_rand_state_o;
  wire [9:1]grp_phy_txend_confirm_fu_292_CW_vi_o;
  wire grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld;
  wire [0:0]grp_phy_txend_confirm_fu_292_vi_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_66;
  wire grp_start_backoff_be_fu_176_ap_start_reg0;
  wire grp_start_backoff_vi_fu_163_ap_start_reg;
  wire grp_start_backoff_vi_fu_163_invoke_reason;
  wire icmp_ln268_reg_350;
  wire icmp_ln269_reg_354;
  wire icmp_ln286_reg_362;
  wire \icmp_ln286_reg_362_reg[0] ;
  wire \icmp_ln286_reg_362_reg[0]_0 ;
  wire icmp_ln287_reg_366;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire [0:0]\rand_state_reg[0] ;
  wire \rand_state_reg[0]_0 ;
  wire \rand_state_reg[0]_1 ;
  wire \rand_state_reg[0]_2 ;
  wire \rand_state_reg[0]_3 ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[10]_0 ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[11]_0 ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[12]_0 ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[13]_0 ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[14]_0 ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[15]_0 ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[16]_0 ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[17]_0 ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[18]_0 ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[19]_0 ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[1]_0 ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[20]_0 ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[21]_0 ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[22]_0 ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[23]_0 ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[24]_0 ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[25]_0 ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[26]_0 ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[27]_0 ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[28]_0 ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[29]_0 ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[2]_0 ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[30]_0 ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[31]_0 ;
  wire \rand_state_reg[31]_1 ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[3]_0 ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[4]_0 ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[5]_0 ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[6]_0 ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[7]_0 ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[8]_0 ;
  wire \rand_state_reg[9] ;
  wire \rand_state_reg[9]_0 ;
  wire tmp_2_reg_358;
  wire tmp_reg_346;
  wire \vi_backoff_counter[9]_i_5 ;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire \vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[1]_0 ;
  wire \vi_backoff_counter_reg[1]_1 ;
  wire \vi_backoff_counter_reg[1]_2 ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[2]_0 ;
  wire \vi_backoff_counter_reg[2]_1 ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[3]_0 ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[4]_0 ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[5]_0 ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[6]_0 ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[7]_0 ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[8]_0 ;
  wire \vi_backoff_counter_reg[8]_1 ;
  wire \vi_backoff_counter_reg[9] ;
  wire \vi_backoff_counter_reg[9]_0 ;
  wire \vi_backoff_counter_reg[9]_1 ;

  LUT6 #(
    .INIT(64'hFFFFFFFF407F4040)) 
    \CW_vi[0]_i_1 
       (.I0(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I1(\CW_vi_reg[0] [1]),
        .I2(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I3(\CW_vi_reg[0]_0 ),
        .I4(grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [0]),
        .O(\ap_CS_fsm_reg[13] [0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[1]_i_3 
       (.I0(grp_start_backoff_vi_fu_163_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I3(\CW_vi_reg[9] [0]),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [1]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[2]_i_3 
       (.I0(grp_start_backoff_vi_fu_163_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I3(\CW_vi_reg[9] [1]),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [2]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[2]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[3]_i_3 
       (.I0(grp_start_backoff_vi_fu_163_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I3(\CW_vi_reg[9] [2]),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [3]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[4]_i_3 
       (.I0(\CW_vi_reg[9] [3]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [4]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[5]_i_3 
       (.I0(\CW_vi_reg[9] [4]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [5]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[6]_i_3 
       (.I0(\CW_vi_reg[9] [5]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [6]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[7]_i_3 
       (.I0(\CW_vi_reg[9] [6]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [7]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[7]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[8]_i_3 
       (.I0(\CW_vi_reg[9] [7]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [8]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \CW_vi[9]_i_1 
       (.I0(\CW_vi_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I2(grp_initial_edca_process_fu_240_CW_vi_o_ap_vld),
        .I3(\CW_vi_reg[0] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_vi[9]_i_10 
       (.I0(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_reg_346),
        .I3(icmp_ln268_reg_350),
        .I4(icmp_ln269_reg_354),
        .O(\CW_vi[9]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_vi[9]_i_15 
       (.I0(tmp_reg_346),
        .I1(icmp_ln268_reg_350),
        .I2(icmp_ln269_reg_354),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_vi[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_vi[9]_i_3 
       (.I0(\CW_vi[9]_i_8_n_1 ),
        .I1(\CW_vi[9]_i_9_n_1 ),
        .I2(\CW_vi[9]_i_10_n_1 ),
        .I3(Q[2]),
        .I4(tmp_reg_346),
        .I5(icmp_ln268_reg_350),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_vi[9]_i_5 
       (.I0(\CW_vi_reg[0] [1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .O(\CW_vi[9]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[9]_i_7 
       (.I0(\CW_vi_reg[9] [8]),
        .I1(\CW_vi[9]_i_15_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(grp_phy_txend_confirm_fu_292_CW_vi_o_ap_vld),
        .I5(\CW_vi_reg[9] [9]),
        .O(grp_phy_txend_confirm_fu_292_CW_vi_o[9]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_vi[9]_i_8 
       (.I0(\CW_vi_reg[9] [0]),
        .I1(\CW_vi_reg[9] [3]),
        .I2(\CW_vi_reg[9] [4]),
        .I3(\CW_vi_reg[9] [2]),
        .I4(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_vi_reg[9] [1]),
        .O(\CW_vi[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_vi[9]_i_9 
       (.I0(\CW_vi_reg[9] [5]),
        .I1(\CW_vi_reg[9] [8]),
        .I2(\CW_vi_reg[9] [9]),
        .I3(\CW_vi_reg[9] [7]),
        .I4(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_vi_reg[9] [6]),
        .O(\CW_vi[9]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[1]_i_1__0 
       (.I0(\CW_vi_reg[9] [0]),
        .I1(tmp_reg_346),
        .I2(icmp_ln268_reg_350),
        .I3(icmp_ln269_reg_354),
        .I4(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_vi_loc_2_reg_24[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[2]_i_1__0 
       (.I0(\CW_vi_reg[9] [1]),
        .I1(tmp_reg_346),
        .I2(icmp_ln268_reg_350),
        .I3(icmp_ln269_reg_354),
        .I4(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_vi_loc_2_reg_24[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[3]_i_1__0 
       (.I0(\CW_vi_reg[9] [2]),
        .I1(tmp_reg_346),
        .I2(icmp_ln268_reg_350),
        .I3(icmp_ln269_reg_354),
        .I4(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_vi_loc_2_reg_24[3]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_vi_loc_2_reg_24[3]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_vi_fu_163_ap_start_reg),
        .O(\CW_vi_loc_2_reg_24[3]_i_2__0_n_1 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_vi_loc_2_reg_24[9]_i_1__0 
       (.I0(tmp_reg_346),
        .I1(icmp_ln268_reg_350),
        .I2(icmp_ln269_reg_354),
        .I3(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_vi_loc_2_reg_24[9]_i_2__0 
       (.I0(grp_start_backoff_vi_fu_163_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_vi_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[1]_i_1__0_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[2]_i_1__0_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[3]_i_1__0_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [3]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [4]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [5]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [6]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [7]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [8]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1__0_n_1 ));
  MUXF7 \CW_vi_reg[1]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[0]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[1]),
        .O(\ap_CS_fsm_reg[13] [1]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[2]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[1]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[2]),
        .O(\ap_CS_fsm_reg[13] [2]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[3]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[2]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[3]),
        .O(\ap_CS_fsm_reg[13] [3]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[4]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[3]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[4]),
        .O(\ap_CS_fsm_reg[13] [4]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[5]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[4]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[5]),
        .O(\ap_CS_fsm_reg[13] [5]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[6]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[5]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[6]),
        .O(\ap_CS_fsm_reg[13] [6]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[7]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[6]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[7]),
        .O(\ap_CS_fsm_reg[13] [7]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[8]_i_1 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[7]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[8]),
        .O(\ap_CS_fsm_reg[13] [8]),
        .S(\CW_vi[9]_i_5_n_1 ));
  MUXF7 \CW_vi_reg[9]_i_2 
       (.I0(grp_initial_edca_process_fu_240_CW_vi_o[8]),
        .I1(grp_phy_txend_confirm_fu_292_CW_vi_o[9]),
        .O(\ap_CS_fsm_reg[13] [9]),
        .S(\CW_vi[9]_i_5_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen grp_random_int_gen_fu_37
       (.D(D),
        .Q(\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[10]_0 (Q),
        .\ap_CS_fsm_reg[10]_1 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_66),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[2] (\available_spaces_be_reg[2] ),
        .\available_spaces_be_reg[2]_0 (\available_spaces_be_reg[2]_0 ),
        .\available_spaces_be_reg[2]_1 (\available_spaces_be_reg[2]_1 ),
        .\available_spaces_be_reg[2]_2 (\available_spaces_be_reg[2]_2 ),
        .\available_spaces_be_reg[2]_3 (\available_spaces_be_reg[2]_3 ),
        .\available_spaces_be_reg[2]_4 (\available_spaces_be_reg[2]_4 ),
        .\available_spaces_be_reg[2]_5 (\available_spaces_be_reg[2]_5 ),
        .\available_spaces_be_reg[2]_6 (\available_spaces_be_reg[2]_6 ),
        .\available_spaces_be_reg[2]_7 (\available_spaces_be_reg[2]_7 ),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_reg[2]_1 (\available_spaces_vi_reg[2]_1 ),
        .\available_spaces_vi_reg[2]_2 (\available_spaces_vi_reg[2]_2 ),
        .\available_spaces_vi_reg[2]_3 (\available_spaces_vi_reg[2]_3 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[1] (\be_backoff_counter_reg[1] ),
        .\be_backoff_counter_reg[1]_0 (\be_backoff_counter_reg[1]_0 ),
        .\be_backoff_counter_reg[1]_1 (\be_backoff_counter_reg[1]_1 ),
        .\be_backoff_counter_reg[1]_2 (\be_backoff_counter_reg[1]_2 ),
        .\be_backoff_counter_reg[2] (\be_backoff_counter_reg[2] ),
        .\be_backoff_counter_reg[2]_0 (\be_backoff_counter_reg[2]_0 ),
        .\be_backoff_counter_reg[2]_1 (\be_backoff_counter_reg[2]_1 ),
        .\be_backoff_counter_reg[2]_2 (\be_backoff_counter_reg[2]_2 ),
        .\be_backoff_counter_reg[3] (\be_backoff_counter_reg[3] ),
        .\be_backoff_counter_reg[3]_0 (\be_backoff_counter_reg[3]_0 ),
        .\be_backoff_counter_reg[3]_1 (\be_backoff_counter_reg[3]_1 ),
        .\be_backoff_counter_reg[4] (\be_backoff_counter_reg[4] ),
        .\be_backoff_counter_reg[4]_0 (\be_backoff_counter_reg[4]_0 ),
        .\be_backoff_counter_reg[4]_1 (\be_backoff_counter_reg[4]_1 ),
        .\be_backoff_counter_reg[5] (\be_backoff_counter_reg[5] ),
        .\be_backoff_counter_reg[5]_0 (\be_backoff_counter_reg[5]_0 ),
        .\be_backoff_counter_reg[5]_1 (\be_backoff_counter_reg[5]_1 ),
        .\be_backoff_counter_reg[6] (\be_backoff_counter_reg[6] ),
        .\be_backoff_counter_reg[6]_0 (\be_backoff_counter_reg[6]_0 ),
        .\be_backoff_counter_reg[6]_1 (\be_backoff_counter_reg[6]_1 ),
        .\be_backoff_counter_reg[7] (\be_backoff_counter_reg[7] ),
        .\be_backoff_counter_reg[7]_0 (\be_backoff_counter_reg[7]_0 ),
        .\be_backoff_counter_reg[7]_1 (\be_backoff_counter_reg[7]_1 ),
        .\be_backoff_counter_reg[8] (\be_backoff_counter_reg[8] ),
        .\be_backoff_counter_reg[8]_0 (\be_backoff_counter_reg[8]_0 ),
        .\be_backoff_counter_reg[8]_1 (\be_backoff_counter_reg[8]_1 ),
        .\be_backoff_counter_reg[8]_2 (\be_backoff_counter_reg[8]_2 ),
        .\be_backoff_counter_reg[9] (\be_backoff_counter_reg[9] ),
        .\be_backoff_counter_reg[9]_0 (\be_backoff_counter_reg[9]_0 ),
        .\be_backoff_counter_reg[9]_1 (\be_backoff_counter_reg[9]_1 ),
        .\be_backoff_counter_reg[9]_2 (\be_backoff_counter_reg[9]_2 ),
        .\be_backoff_counter_reg[9]_3 (\be_backoff_counter_reg[9]_3 ),
        .current_txop_holder_i(current_txop_holder_i),
        .\divisor0_reg[9] ({\CW_vi_loc_2_reg_24_reg_n_1_[9] ,\CW_vi_loc_2_reg_24_reg_n_1_[8] ,\CW_vi_loc_2_reg_24_reg_n_1_[7] ,\CW_vi_loc_2_reg_24_reg_n_1_[6] ,\CW_vi_loc_2_reg_24_reg_n_1_[5] ,\CW_vi_loc_2_reg_24_reg_n_1_[4] ,\CW_vi_loc_2_reg_24_reg_n_1_[3] ,\CW_vi_loc_2_reg_24_reg_n_1_[2] ,\CW_vi_loc_2_reg_24_reg_n_1_[1] }),
        .grp_initial_edca_process_fu_240_rand_state_o(grp_initial_edca_process_fu_240_rand_state_o),
        .grp_phy_txend_confirm_fu_292_vi_backoff_counter_o(grp_phy_txend_confirm_fu_292_vi_backoff_counter_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_start_backoff_be_fu_176_ap_start_reg0(grp_start_backoff_be_fu_176_ap_start_reg0),
        .grp_start_backoff_vi_fu_163_ap_start_reg(grp_start_backoff_vi_fu_163_ap_start_reg),
        .grp_start_backoff_vi_fu_163_ap_start_reg_reg(ap_NS_fsm),
        .icmp_ln268_reg_350(icmp_ln268_reg_350),
        .icmp_ln286_reg_362(icmp_ln286_reg_362),
        .\icmp_ln286_reg_362_reg[0] (\icmp_ln286_reg_362_reg[0] ),
        .\icmp_ln286_reg_362_reg[0]_0 (\icmp_ln286_reg_362_reg[0]_0 ),
        .icmp_ln287_reg_366(icmp_ln287_reg_366),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[0]_0 (\rand_state_reg[0]_0 ),
        .\rand_state_reg[0]_1 (\rand_state_reg[0]_1 ),
        .\rand_state_reg[0]_2 (\rand_state_reg[0]_2 ),
        .\rand_state_reg[0]_3 (\rand_state_reg[0]_3 ),
        .\rand_state_reg[10] (\rand_state_reg[10] ),
        .\rand_state_reg[10]_0 (\rand_state_reg[10]_0 ),
        .\rand_state_reg[11] (\rand_state_reg[11] ),
        .\rand_state_reg[11]_0 (\rand_state_reg[11]_0 ),
        .\rand_state_reg[12] (\rand_state_reg[12] ),
        .\rand_state_reg[12]_0 (\rand_state_reg[12]_0 ),
        .\rand_state_reg[13] (\rand_state_reg[13] ),
        .\rand_state_reg[13]_0 (\rand_state_reg[13]_0 ),
        .\rand_state_reg[14] (\rand_state_reg[14] ),
        .\rand_state_reg[14]_0 (\rand_state_reg[14]_0 ),
        .\rand_state_reg[15] (\rand_state_reg[15] ),
        .\rand_state_reg[15]_0 (\rand_state_reg[15]_0 ),
        .\rand_state_reg[16] (\rand_state_reg[16] ),
        .\rand_state_reg[16]_0 (\rand_state_reg[16]_0 ),
        .\rand_state_reg[17] (\rand_state_reg[17] ),
        .\rand_state_reg[17]_0 (\rand_state_reg[17]_0 ),
        .\rand_state_reg[18] (\rand_state_reg[18] ),
        .\rand_state_reg[18]_0 (\rand_state_reg[18]_0 ),
        .\rand_state_reg[19] (\rand_state_reg[19] ),
        .\rand_state_reg[19]_0 (\rand_state_reg[19]_0 ),
        .\rand_state_reg[1] (\rand_state_reg[1] ),
        .\rand_state_reg[1]_0 (\rand_state_reg[1]_0 ),
        .\rand_state_reg[20] (\rand_state_reg[20] ),
        .\rand_state_reg[20]_0 (\rand_state_reg[20]_0 ),
        .\rand_state_reg[21] (\rand_state_reg[21] ),
        .\rand_state_reg[21]_0 (\rand_state_reg[21]_0 ),
        .\rand_state_reg[22] (\rand_state_reg[22] ),
        .\rand_state_reg[22]_0 (\rand_state_reg[22]_0 ),
        .\rand_state_reg[23] (\rand_state_reg[23] ),
        .\rand_state_reg[23]_0 (\rand_state_reg[23]_0 ),
        .\rand_state_reg[24] (\rand_state_reg[24] ),
        .\rand_state_reg[24]_0 (\rand_state_reg[24]_0 ),
        .\rand_state_reg[25] (\rand_state_reg[25] ),
        .\rand_state_reg[25]_0 (\rand_state_reg[25]_0 ),
        .\rand_state_reg[26] (\rand_state_reg[26] ),
        .\rand_state_reg[26]_0 (\rand_state_reg[26]_0 ),
        .\rand_state_reg[27] (\rand_state_reg[27] ),
        .\rand_state_reg[27]_0 (\rand_state_reg[27]_0 ),
        .\rand_state_reg[28] (\rand_state_reg[28] ),
        .\rand_state_reg[28]_0 (\rand_state_reg[28]_0 ),
        .\rand_state_reg[29] (\rand_state_reg[29] ),
        .\rand_state_reg[29]_0 (\rand_state_reg[29]_0 ),
        .\rand_state_reg[2] (\rand_state_reg[2] ),
        .\rand_state_reg[2]_0 (\rand_state_reg[2]_0 ),
        .\rand_state_reg[30] (\rand_state_reg[30] ),
        .\rand_state_reg[30]_0 (\rand_state_reg[30]_0 ),
        .\rand_state_reg[31] (\rand_state_reg[31] ),
        .\rand_state_reg[31]_0 (\rand_state_reg[31]_0 ),
        .\rand_state_reg[31]_1 (\rand_state_reg[31]_1 ),
        .\rand_state_reg[3] (\rand_state_reg[3] ),
        .\rand_state_reg[3]_0 (\rand_state_reg[3]_0 ),
        .\rand_state_reg[4] (\rand_state_reg[4] ),
        .\rand_state_reg[4]_0 (\rand_state_reg[4]_0 ),
        .\rand_state_reg[5] (\rand_state_reg[5] ),
        .\rand_state_reg[5]_0 (\rand_state_reg[5]_0 ),
        .\rand_state_reg[6] (\rand_state_reg[6] ),
        .\rand_state_reg[6]_0 (\rand_state_reg[6]_0 ),
        .\rand_state_reg[7] (\rand_state_reg[7] ),
        .\rand_state_reg[7]_0 (\rand_state_reg[7]_0 ),
        .\rand_state_reg[8] (\rand_state_reg[8] ),
        .\rand_state_reg[8]_0 (\rand_state_reg[8]_0 ),
        .\rand_state_reg[9] (\rand_state_reg[9] ),
        .\rand_state_reg[9]_0 (\rand_state_reg[9]_0 ),
        .tmp_2_reg_358(tmp_2_reg_358),
        .tmp_reg_346(tmp_reg_346),
        .\vi_backoff_counter[9]_i_5_0 (\vi_backoff_counter[9]_i_5 ),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_0 (\CW_vi_reg[0] [1]),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[1]_0 (\vi_backoff_counter_reg[1]_0 ),
        .\vi_backoff_counter_reg[1]_1 (\vi_backoff_counter_reg[1]_1 ),
        .\vi_backoff_counter_reg[1]_2 (\vi_backoff_counter_reg[1]_2 ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[2]_0 (\vi_backoff_counter_reg[2]_0 ),
        .\vi_backoff_counter_reg[2]_1 (\vi_backoff_counter_reg[2]_1 ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[3]_0 (\vi_backoff_counter_reg[3]_0 ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[4]_0 (\vi_backoff_counter_reg[4]_0 ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[5]_0 (\vi_backoff_counter_reg[5]_0 ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[6]_0 (\vi_backoff_counter_reg[6]_0 ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[7]_0 (\vi_backoff_counter_reg[7]_0 ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[8]_0 (\vi_backoff_counter_reg[8]_0 ),
        .\vi_backoff_counter_reg[8]_1 (\vi_backoff_counter_reg[8]_1 ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ),
        .\vi_backoff_counter_reg[9]_0 (\vi_backoff_counter_reg[9]_0 ),
        .\vi_backoff_counter_reg[9]_1 (\vi_backoff_counter_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_66),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "start_backoff_vi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_backoff_vi_29
   (\ap_CS_fsm_reg[8] ,
    \icmp_ln286_reg_364_reg[0] ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \available_spaces_be_reg[2]_0 ,
    \available_spaces_be_reg[2]_1 ,
    D,
    grp_initial_edca_process_fu_240_vi_backoff_counter_o,
    \rand_state_reg[0] ,
    \rand_state_reg[1] ,
    \rand_state_reg[2] ,
    \rand_state_reg[3] ,
    \rand_state_reg[4] ,
    \rand_state_reg[5] ,
    \rand_state_reg[6] ,
    \rand_state_reg[7] ,
    \rand_state_reg[8] ,
    \rand_state_reg[9] ,
    \rand_state_reg[10] ,
    \rand_state_reg[11] ,
    \rand_state_reg[12] ,
    \rand_state_reg[13] ,
    \rand_state_reg[14] ,
    \rand_state_reg[15] ,
    \rand_state_reg[16] ,
    \rand_state_reg[17] ,
    \rand_state_reg[18] ,
    \rand_state_reg[19] ,
    \rand_state_reg[20] ,
    \rand_state_reg[21] ,
    \rand_state_reg[22] ,
    \rand_state_reg[23] ,
    \rand_state_reg[24] ,
    \rand_state_reg[25] ,
    \rand_state_reg[26] ,
    \rand_state_reg[27] ,
    \rand_state_reg[28] ,
    \rand_state_reg[29] ,
    \rand_state_reg[30] ,
    \rand_state_reg[31] ,
    grp_initial_edca_process_fu_240_CW_vi_o,
    \ap_CS_fsm_reg[7] ,
    \vi_backoff_counter_reg[1] ,
    \vi_backoff_counter_reg[2] ,
    \vi_backoff_counter_reg[3] ,
    \vi_backoff_counter_reg[4] ,
    \vi_backoff_counter_reg[5] ,
    \vi_backoff_counter_reg[6] ,
    \vi_backoff_counter_reg[7] ,
    \vi_backoff_counter_reg[8] ,
    \vi_backoff_counter_reg[9] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    \r_stage_reg[32] ,
    ap_rst,
    Q,
    grp_start_backoff_vi_fu_165_ap_start_reg,
    icmp_ln286_reg_364,
    available_spaces_be,
    \icmp_ln286_reg_364_reg[0]_0 ,
    tmp_7_reg_360,
    \vi_backoff_counter_reg[0] ,
    \vi_backoff_counter_reg[0]_0 ,
    \vi_backoff_counter_reg[0]_1 ,
    \vi_backoff_counter_reg[0]_2 ,
    \be_backoff_counter_reg[0] ,
    \be_backoff_counter_reg[0]_0 ,
    \be_backoff_counter_reg[0]_1 ,
    tmp_reg_348,
    icmp_ln268_reg_352,
    icmp_ln269_reg_356,
    icmp_ln287_reg_368,
    current_txop_holder_i,
    \vi_backoff_counter[9]_i_7 ,
    \rand_state[0]_i_4 ,
    \rand_state[0]_i_4_0 ,
    p,
    \rand_state[1]_i_4 ,
    \rand_state[2]_i_4 ,
    \rand_state[3]_i_4 ,
    \rand_state[4]_i_4 ,
    \rand_state[5]_i_4 ,
    \rand_state[6]_i_4 ,
    \rand_state[7]_i_4 ,
    \rand_state[8]_i_4 ,
    \rand_state[9]_i_4 ,
    \rand_state[10]_i_4 ,
    \rand_state[11]_i_4 ,
    \rand_state[12]_i_4 ,
    \rand_state[13]_i_4 ,
    \rand_state[14]_i_4 ,
    \rand_state[15]_i_4 ,
    \rand_state[16]_i_4 ,
    \rand_state[17]_i_4 ,
    \rand_state[18]_i_4 ,
    \rand_state[19]_i_4 ,
    \rand_state[20]_i_4 ,
    \rand_state[21]_i_4 ,
    \rand_state[22]_i_4 ,
    \rand_state[23]_i_4 ,
    \rand_state[24]_i_4 ,
    \rand_state[25]_i_4 ,
    \rand_state[26]_i_4 ,
    \rand_state[27]_i_4 ,
    \rand_state[28]_i_4 ,
    \rand_state[29]_i_4 ,
    \rand_state[30]_i_4 ,
    \rand_state[31]_i_9 ,
    grp_start_backoff_vi_fu_165_invoke_reason,
    \CW_vi_reg[9] ,
    \vi_backoff_counter_reg[0]_3 ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[10] ,
    grp_start_backoff_be_fu_178_ap_start_reg0);
  output \ap_CS_fsm_reg[8] ;
  output \icmp_ln286_reg_364_reg[0] ;
  output \available_spaces_be_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \available_spaces_be_reg[2]_0 ;
  output \available_spaces_be_reg[2]_1 ;
  output [3:0]D;
  output [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  output \rand_state_reg[0] ;
  output \rand_state_reg[1] ;
  output \rand_state_reg[2] ;
  output \rand_state_reg[3] ;
  output \rand_state_reg[4] ;
  output \rand_state_reg[5] ;
  output \rand_state_reg[6] ;
  output \rand_state_reg[7] ;
  output \rand_state_reg[8] ;
  output \rand_state_reg[9] ;
  output \rand_state_reg[10] ;
  output \rand_state_reg[11] ;
  output \rand_state_reg[12] ;
  output \rand_state_reg[13] ;
  output \rand_state_reg[14] ;
  output \rand_state_reg[15] ;
  output \rand_state_reg[16] ;
  output \rand_state_reg[17] ;
  output \rand_state_reg[18] ;
  output \rand_state_reg[19] ;
  output \rand_state_reg[20] ;
  output \rand_state_reg[21] ;
  output \rand_state_reg[22] ;
  output \rand_state_reg[23] ;
  output \rand_state_reg[24] ;
  output \rand_state_reg[25] ;
  output \rand_state_reg[26] ;
  output \rand_state_reg[27] ;
  output \rand_state_reg[28] ;
  output \rand_state_reg[29] ;
  output \rand_state_reg[30] ;
  output \rand_state_reg[31] ;
  output [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  output \ap_CS_fsm_reg[7] ;
  output \vi_backoff_counter_reg[1] ;
  output \vi_backoff_counter_reg[2] ;
  output \vi_backoff_counter_reg[3] ;
  output \vi_backoff_counter_reg[4] ;
  output \vi_backoff_counter_reg[5] ;
  output \vi_backoff_counter_reg[6] ;
  output \vi_backoff_counter_reg[7] ;
  output \vi_backoff_counter_reg[8] ;
  output \vi_backoff_counter_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input \r_stage_reg[32] ;
  input ap_rst;
  input [4:0]Q;
  input grp_start_backoff_vi_fu_165_ap_start_reg;
  input icmp_ln286_reg_364;
  input [0:0]available_spaces_be;
  input \icmp_ln286_reg_364_reg[0]_0 ;
  input tmp_7_reg_360;
  input [0:0]\vi_backoff_counter_reg[0] ;
  input \vi_backoff_counter_reg[0]_0 ;
  input \vi_backoff_counter_reg[0]_1 ;
  input \vi_backoff_counter_reg[0]_2 ;
  input \be_backoff_counter_reg[0] ;
  input \be_backoff_counter_reg[0]_0 ;
  input \be_backoff_counter_reg[0]_1 ;
  input tmp_reg_348;
  input icmp_ln268_reg_352;
  input icmp_ln269_reg_356;
  input icmp_ln287_reg_368;
  input [1:0]current_txop_holder_i;
  input [9:0]\vi_backoff_counter[9]_i_7 ;
  input \rand_state[0]_i_4 ;
  input \rand_state[0]_i_4_0 ;
  input [31:0]p;
  input \rand_state[1]_i_4 ;
  input \rand_state[2]_i_4 ;
  input \rand_state[3]_i_4 ;
  input \rand_state[4]_i_4 ;
  input \rand_state[5]_i_4 ;
  input \rand_state[6]_i_4 ;
  input \rand_state[7]_i_4 ;
  input \rand_state[8]_i_4 ;
  input \rand_state[9]_i_4 ;
  input \rand_state[10]_i_4 ;
  input \rand_state[11]_i_4 ;
  input \rand_state[12]_i_4 ;
  input \rand_state[13]_i_4 ;
  input \rand_state[14]_i_4 ;
  input \rand_state[15]_i_4 ;
  input \rand_state[16]_i_4 ;
  input \rand_state[17]_i_4 ;
  input \rand_state[18]_i_4 ;
  input \rand_state[19]_i_4 ;
  input \rand_state[20]_i_4 ;
  input \rand_state[21]_i_4 ;
  input \rand_state[22]_i_4 ;
  input \rand_state[23]_i_4 ;
  input \rand_state[24]_i_4 ;
  input \rand_state[25]_i_4 ;
  input \rand_state[26]_i_4 ;
  input \rand_state[27]_i_4 ;
  input \rand_state[28]_i_4 ;
  input \rand_state[29]_i_4 ;
  input \rand_state[30]_i_4 ;
  input \rand_state[31]_i_9 ;
  input grp_start_backoff_vi_fu_165_invoke_reason;
  input [9:0]\CW_vi_reg[9] ;
  input \vi_backoff_counter_reg[0]_3 ;
  input \ap_CS_fsm_reg[7]_0 ;
  input \ap_CS_fsm_reg[10] ;
  input grp_start_backoff_be_fu_178_ap_start_reg0;

  wire \CW_vi[9]_i_11_n_1 ;
  wire \CW_vi[9]_i_12_n_1 ;
  wire \CW_vi[9]_i_13_n_1 ;
  wire \CW_vi[9]_i_14_n_1 ;
  wire \CW_vi_loc_2_reg_24[1]_i_1_n_1 ;
  wire \CW_vi_loc_2_reg_24[2]_i_1_n_1 ;
  wire \CW_vi_loc_2_reg_24[3]_i_1_n_1 ;
  wire \CW_vi_loc_2_reg_24[9]_i_1_n_1 ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[1] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[2] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[3] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[4] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[5] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[6] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[7] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[8] ;
  wire \CW_vi_loc_2_reg_24_reg_n_1_[9] ;
  wire [9:0]\CW_vi_reg[9] ;
  wire [3:0]D;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]available_spaces_be;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_reg[2]_0 ;
  wire \available_spaces_be_reg[2]_1 ;
  wire \be_backoff_counter_reg[0] ;
  wire \be_backoff_counter_reg[0]_0 ;
  wire \be_backoff_counter_reg[0]_1 ;
  wire [1:0]current_txop_holder_i;
  wire [8:0]grp_initial_edca_process_fu_240_CW_vi_o;
  wire [0:0]grp_initial_edca_process_fu_240_vi_backoff_counter_o;
  wire grp_random_int_gen_fu_37_ap_start_reg;
  wire grp_random_int_gen_fu_37_n_57;
  wire grp_start_backoff_be_fu_178_ap_start_reg0;
  wire grp_start_backoff_vi_fu_165_ap_start_reg;
  wire grp_start_backoff_vi_fu_165_invoke_reason;
  wire icmp_ln268_reg_352;
  wire icmp_ln269_reg_356;
  wire icmp_ln286_reg_364;
  wire \icmp_ln286_reg_364_reg[0] ;
  wire \icmp_ln286_reg_364_reg[0]_0 ;
  wire icmp_ln287_reg_368;
  wire [31:0]p;
  wire \r_stage_reg[32] ;
  wire \rand_state[0]_i_4 ;
  wire \rand_state[0]_i_4_0 ;
  wire \rand_state[10]_i_4 ;
  wire \rand_state[11]_i_4 ;
  wire \rand_state[12]_i_4 ;
  wire \rand_state[13]_i_4 ;
  wire \rand_state[14]_i_4 ;
  wire \rand_state[15]_i_4 ;
  wire \rand_state[16]_i_4 ;
  wire \rand_state[17]_i_4 ;
  wire \rand_state[18]_i_4 ;
  wire \rand_state[19]_i_4 ;
  wire \rand_state[1]_i_4 ;
  wire \rand_state[20]_i_4 ;
  wire \rand_state[21]_i_4 ;
  wire \rand_state[22]_i_4 ;
  wire \rand_state[23]_i_4 ;
  wire \rand_state[24]_i_4 ;
  wire \rand_state[25]_i_4 ;
  wire \rand_state[26]_i_4 ;
  wire \rand_state[27]_i_4 ;
  wire \rand_state[28]_i_4 ;
  wire \rand_state[29]_i_4 ;
  wire \rand_state[2]_i_4 ;
  wire \rand_state[30]_i_4 ;
  wire \rand_state[31]_i_9 ;
  wire \rand_state[3]_i_4 ;
  wire \rand_state[4]_i_4 ;
  wire \rand_state[5]_i_4 ;
  wire \rand_state[6]_i_4 ;
  wire \rand_state[7]_i_4 ;
  wire \rand_state[8]_i_4 ;
  wire \rand_state[9]_i_4 ;
  wire \rand_state_reg[0] ;
  wire \rand_state_reg[10] ;
  wire \rand_state_reg[11] ;
  wire \rand_state_reg[12] ;
  wire \rand_state_reg[13] ;
  wire \rand_state_reg[14] ;
  wire \rand_state_reg[15] ;
  wire \rand_state_reg[16] ;
  wire \rand_state_reg[17] ;
  wire \rand_state_reg[18] ;
  wire \rand_state_reg[19] ;
  wire \rand_state_reg[1] ;
  wire \rand_state_reg[20] ;
  wire \rand_state_reg[21] ;
  wire \rand_state_reg[22] ;
  wire \rand_state_reg[23] ;
  wire \rand_state_reg[24] ;
  wire \rand_state_reg[25] ;
  wire \rand_state_reg[26] ;
  wire \rand_state_reg[27] ;
  wire \rand_state_reg[28] ;
  wire \rand_state_reg[29] ;
  wire \rand_state_reg[2] ;
  wire \rand_state_reg[30] ;
  wire \rand_state_reg[31] ;
  wire \rand_state_reg[3] ;
  wire \rand_state_reg[4] ;
  wire \rand_state_reg[5] ;
  wire \rand_state_reg[6] ;
  wire \rand_state_reg[7] ;
  wire \rand_state_reg[8] ;
  wire \rand_state_reg[9] ;
  wire tmp_7_reg_360;
  wire tmp_reg_348;
  wire [9:0]\vi_backoff_counter[9]_i_7 ;
  wire [0:0]\vi_backoff_counter_reg[0] ;
  wire \vi_backoff_counter_reg[0]_0 ;
  wire \vi_backoff_counter_reg[0]_1 ;
  wire \vi_backoff_counter_reg[0]_2 ;
  wire \vi_backoff_counter_reg[0]_3 ;
  wire \vi_backoff_counter_reg[1] ;
  wire \vi_backoff_counter_reg[2] ;
  wire \vi_backoff_counter_reg[3] ;
  wire \vi_backoff_counter_reg[4] ;
  wire \vi_backoff_counter_reg[5] ;
  wire \vi_backoff_counter_reg[6] ;
  wire \vi_backoff_counter_reg[7] ;
  wire \vi_backoff_counter_reg[8] ;
  wire \vi_backoff_counter_reg[9] ;

  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[1]_i_2 
       (.I0(grp_start_backoff_vi_fu_165_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I3(\CW_vi_reg[9] [0]),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [1]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[0]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[2]_i_2 
       (.I0(grp_start_backoff_vi_fu_165_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I3(\CW_vi_reg[9] [1]),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [2]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[1]));
  LUT6 #(
    .INIT(64'hFF7FFFFFC0400000)) 
    \CW_vi[3]_i_2 
       (.I0(grp_start_backoff_vi_fu_165_invoke_reason),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I3(\CW_vi_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [3]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[2]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[4]_i_2 
       (.I0(\CW_vi_reg[9] [3]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [4]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[3]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[5]_i_2 
       (.I0(\CW_vi_reg[9] [4]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [5]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[4]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[6]_i_2 
       (.I0(\CW_vi_reg[9] [5]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [6]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[5]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[7]_i_2 
       (.I0(\CW_vi_reg[9] [6]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [7]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[6]));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[8]_i_2 
       (.I0(\CW_vi_reg[9] [7]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [8]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[7]));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_vi[9]_i_11 
       (.I0(\CW_vi_reg[9] [0]),
        .I1(\CW_vi_reg[9] [3]),
        .I2(\CW_vi_reg[9] [4]),
        .I3(\CW_vi_reg[9] [2]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\CW_vi_reg[9] [1]),
        .O(\CW_vi[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h00007FFF0000FFFF)) 
    \CW_vi[9]_i_12 
       (.I0(\CW_vi_reg[9] [5]),
        .I1(\CW_vi_reg[9] [8]),
        .I2(\CW_vi_reg[9] [9]),
        .I3(\CW_vi_reg[9] [7]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\CW_vi_reg[9] [6]),
        .O(\CW_vi[9]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \CW_vi[9]_i_13 
       (.I0(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(tmp_reg_348),
        .I3(icmp_ln268_reg_352),
        .I4(icmp_ln269_reg_356),
        .O(\CW_vi[9]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \CW_vi[9]_i_14 
       (.I0(tmp_reg_348),
        .I1(icmp_ln268_reg_352),
        .I2(icmp_ln269_reg_356),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_vi[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \CW_vi[9]_i_4 
       (.I0(\CW_vi[9]_i_11_n_1 ),
        .I1(\CW_vi[9]_i_12_n_1 ),
        .I2(\CW_vi[9]_i_13_n_1 ),
        .I3(Q[2]),
        .I4(tmp_reg_348),
        .I5(icmp_ln268_reg_352),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88880000)) 
    \CW_vi[9]_i_6 
       (.I0(\CW_vi_reg[9] [8]),
        .I1(\CW_vi[9]_i_14_n_1 ),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg[7] ),
        .I5(\CW_vi_reg[9] [9]),
        .O(grp_initial_edca_process_fu_240_CW_vi_o[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[1]_i_1 
       (.I0(\CW_vi_reg[9] [0]),
        .I1(tmp_reg_348),
        .I2(icmp_ln268_reg_352),
        .I3(icmp_ln269_reg_356),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[1] ),
        .O(\CW_vi_loc_2_reg_24[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[2]_i_1 
       (.I0(\CW_vi_reg[9] [1]),
        .I1(tmp_reg_348),
        .I2(icmp_ln268_reg_352),
        .I3(icmp_ln269_reg_356),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[2] ),
        .O(\CW_vi_loc_2_reg_24[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF0000FFEF)) 
    \CW_vi_loc_2_reg_24[3]_i_1 
       (.I0(\CW_vi_reg[9] [2]),
        .I1(tmp_reg_348),
        .I2(icmp_ln268_reg_352),
        .I3(icmp_ln269_reg_356),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(\CW_vi_loc_2_reg_24_reg_n_1_[3] ),
        .O(\CW_vi_loc_2_reg_24[3]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \CW_vi_loc_2_reg_24[3]_i_2 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_backoff_vi_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \CW_vi_loc_2_reg_24[9]_i_1 
       (.I0(tmp_reg_348),
        .I1(icmp_ln268_reg_352),
        .I2(icmp_ln269_reg_356),
        .I3(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \CW_vi_loc_2_reg_24[9]_i_2 
       (.I0(grp_start_backoff_vi_fu_165_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .O(ap_NS_fsm1));
  FDRE \CW_vi_loc_2_reg_24_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[1]_i_1_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[2]_i_1_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\CW_vi_loc_2_reg_24[3]_i_1_n_1 ),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \CW_vi_loc_2_reg_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [3]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[4] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [4]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[5] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [5]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[6] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [6]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[7] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [7]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[8] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  FDRE \CW_vi_loc_2_reg_24_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\CW_vi_reg[9] [8]),
        .Q(\CW_vi_loc_2_reg_24_reg_n_1_[9] ),
        .R(\CW_vi_loc_2_reg_24[9]_i_1_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_random_int_gen_32 grp_random_int_gen_fu_37
       (.D(D),
        .Q(\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[10]_0 (Q),
        .\ap_CS_fsm_reg[10]_1 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .\ap_CS_fsm_reg[37]_0 (grp_random_int_gen_fu_37_n_57),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[2] (\available_spaces_be_reg[2] ),
        .\available_spaces_be_reg[2]_0 (\available_spaces_be_reg[2]_0 ),
        .\available_spaces_be_reg[2]_1 (\available_spaces_be_reg[2]_1 ),
        .\be_backoff_counter_reg[0] (\be_backoff_counter_reg[0] ),
        .\be_backoff_counter_reg[0]_0 (\be_backoff_counter_reg[0]_0 ),
        .\be_backoff_counter_reg[0]_1 (\be_backoff_counter_reg[0]_1 ),
        .current_txop_holder_i(current_txop_holder_i),
        .\divisor0_reg[9] ({\CW_vi_loc_2_reg_24_reg_n_1_[9] ,\CW_vi_loc_2_reg_24_reg_n_1_[8] ,\CW_vi_loc_2_reg_24_reg_n_1_[7] ,\CW_vi_loc_2_reg_24_reg_n_1_[6] ,\CW_vi_loc_2_reg_24_reg_n_1_[5] ,\CW_vi_loc_2_reg_24_reg_n_1_[4] ,\CW_vi_loc_2_reg_24_reg_n_1_[3] ,\CW_vi_loc_2_reg_24_reg_n_1_[2] ,\CW_vi_loc_2_reg_24_reg_n_1_[1] }),
        .grp_initial_edca_process_fu_240_vi_backoff_counter_o(grp_initial_edca_process_fu_240_vi_backoff_counter_o),
        .grp_random_int_gen_fu_37_ap_start_reg(grp_random_int_gen_fu_37_ap_start_reg),
        .grp_start_backoff_be_fu_178_ap_start_reg0(grp_start_backoff_be_fu_178_ap_start_reg0),
        .grp_start_backoff_vi_fu_165_ap_start_reg(grp_start_backoff_vi_fu_165_ap_start_reg),
        .grp_start_backoff_vi_fu_165_ap_start_reg_reg(ap_NS_fsm),
        .icmp_ln268_reg_352(icmp_ln268_reg_352),
        .icmp_ln286_reg_364(icmp_ln286_reg_364),
        .\icmp_ln286_reg_364_reg[0] (\icmp_ln286_reg_364_reg[0] ),
        .\icmp_ln286_reg_364_reg[0]_0 (\icmp_ln286_reg_364_reg[0]_0 ),
        .icmp_ln287_reg_368(icmp_ln287_reg_368),
        .p(p),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\rand_state[0]_i_4 (\rand_state[0]_i_4 ),
        .\rand_state[0]_i_4_0 (\rand_state[0]_i_4_0 ),
        .\rand_state[10]_i_4 (\rand_state[10]_i_4 ),
        .\rand_state[11]_i_4 (\rand_state[11]_i_4 ),
        .\rand_state[12]_i_4 (\rand_state[12]_i_4 ),
        .\rand_state[13]_i_4 (\rand_state[13]_i_4 ),
        .\rand_state[14]_i_4 (\rand_state[14]_i_4 ),
        .\rand_state[15]_i_4 (\rand_state[15]_i_4 ),
        .\rand_state[16]_i_4 (\rand_state[16]_i_4 ),
        .\rand_state[17]_i_4 (\rand_state[17]_i_4 ),
        .\rand_state[18]_i_4 (\rand_state[18]_i_4 ),
        .\rand_state[19]_i_4 (\rand_state[19]_i_4 ),
        .\rand_state[1]_i_4 (\rand_state[1]_i_4 ),
        .\rand_state[20]_i_4 (\rand_state[20]_i_4 ),
        .\rand_state[21]_i_4 (\rand_state[21]_i_4 ),
        .\rand_state[22]_i_4 (\rand_state[22]_i_4 ),
        .\rand_state[23]_i_4 (\rand_state[23]_i_4 ),
        .\rand_state[24]_i_4 (\rand_state[24]_i_4 ),
        .\rand_state[25]_i_4 (\rand_state[25]_i_4 ),
        .\rand_state[26]_i_4 (\rand_state[26]_i_4 ),
        .\rand_state[27]_i_4 (\rand_state[27]_i_4 ),
        .\rand_state[28]_i_4 (\rand_state[28]_i_4 ),
        .\rand_state[29]_i_4 (\rand_state[29]_i_4 ),
        .\rand_state[2]_i_4 (\rand_state[2]_i_4 ),
        .\rand_state[30]_i_4 (\rand_state[30]_i_4 ),
        .\rand_state[31]_i_9 (\rand_state[31]_i_9 ),
        .\rand_state[3]_i_4 (\rand_state[3]_i_4 ),
        .\rand_state[4]_i_4 (\rand_state[4]_i_4 ),
        .\rand_state[5]_i_4 (\rand_state[5]_i_4 ),
        .\rand_state[6]_i_4 (\rand_state[6]_i_4 ),
        .\rand_state[7]_i_4 (\rand_state[7]_i_4 ),
        .\rand_state[8]_i_4 (\rand_state[8]_i_4 ),
        .\rand_state[9]_i_4 (\rand_state[9]_i_4 ),
        .\rand_state_reg[0] (\rand_state_reg[0] ),
        .\rand_state_reg[10] (\rand_state_reg[10] ),
        .\rand_state_reg[11] (\rand_state_reg[11] ),
        .\rand_state_reg[12] (\rand_state_reg[12] ),
        .\rand_state_reg[13] (\rand_state_reg[13] ),
        .\rand_state_reg[14] (\rand_state_reg[14] ),
        .\rand_state_reg[15] (\rand_state_reg[15] ),
        .\rand_state_reg[16] (\rand_state_reg[16] ),
        .\rand_state_reg[17] (\rand_state_reg[17] ),
        .\rand_state_reg[18] (\rand_state_reg[18] ),
        .\rand_state_reg[19] (\rand_state_reg[19] ),
        .\rand_state_reg[1] (\rand_state_reg[1] ),
        .\rand_state_reg[20] (\rand_state_reg[20] ),
        .\rand_state_reg[21] (\rand_state_reg[21] ),
        .\rand_state_reg[22] (\rand_state_reg[22] ),
        .\rand_state_reg[23] (\rand_state_reg[23] ),
        .\rand_state_reg[24] (\rand_state_reg[24] ),
        .\rand_state_reg[25] (\rand_state_reg[25] ),
        .\rand_state_reg[26] (\rand_state_reg[26] ),
        .\rand_state_reg[27] (\rand_state_reg[27] ),
        .\rand_state_reg[28] (\rand_state_reg[28] ),
        .\rand_state_reg[29] (\rand_state_reg[29] ),
        .\rand_state_reg[2] (\rand_state_reg[2] ),
        .\rand_state_reg[30] (\rand_state_reg[30] ),
        .\rand_state_reg[31] (\rand_state_reg[31] ),
        .\rand_state_reg[3] (\rand_state_reg[3] ),
        .\rand_state_reg[4] (\rand_state_reg[4] ),
        .\rand_state_reg[5] (\rand_state_reg[5] ),
        .\rand_state_reg[6] (\rand_state_reg[6] ),
        .\rand_state_reg[7] (\rand_state_reg[7] ),
        .\rand_state_reg[8] (\rand_state_reg[8] ),
        .\rand_state_reg[9] (\rand_state_reg[9] ),
        .tmp_7_reg_360(tmp_7_reg_360),
        .tmp_reg_348(tmp_reg_348),
        .\vi_backoff_counter[9]_i_7 (\vi_backoff_counter[9]_i_7 ),
        .\vi_backoff_counter_reg[0] (\vi_backoff_counter_reg[0] ),
        .\vi_backoff_counter_reg[0]_0 (\vi_backoff_counter_reg[0]_0 ),
        .\vi_backoff_counter_reg[0]_1 (\vi_backoff_counter_reg[0]_1 ),
        .\vi_backoff_counter_reg[0]_2 (\vi_backoff_counter_reg[0]_2 ),
        .\vi_backoff_counter_reg[0]_3 (\vi_backoff_counter_reg[0]_3 ),
        .\vi_backoff_counter_reg[1] (\vi_backoff_counter_reg[1] ),
        .\vi_backoff_counter_reg[2] (\vi_backoff_counter_reg[2] ),
        .\vi_backoff_counter_reg[3] (\vi_backoff_counter_reg[3] ),
        .\vi_backoff_counter_reg[4] (\vi_backoff_counter_reg[4] ),
        .\vi_backoff_counter_reg[5] (\vi_backoff_counter_reg[5] ),
        .\vi_backoff_counter_reg[6] (\vi_backoff_counter_reg[6] ),
        .\vi_backoff_counter_reg[7] (\vi_backoff_counter_reg[7] ),
        .\vi_backoff_counter_reg[8] (\vi_backoff_counter_reg[8] ),
        .\vi_backoff_counter_reg[9] (\vi_backoff_counter_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_random_int_gen_fu_37_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_random_int_gen_fu_37_n_57),
        .Q(grp_random_int_gen_fu_37_ap_start_reg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer
   (\ap_CS_fsm_reg[0]_0 ,
    \idle_waited_reg_341_reg[0] ,
    grp_slot_boundary_timing_fu_202_ap_return,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    grp_slot_boundary_timing_fu_202_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    ap_block_state14_on_subcall_done,
    grp_fu_211_p2,
    Q,
    grp_phy_txend_confirm_fu_292_ap_start_reg,
    grp_slot_boundary_timing_fu_202_ap_start_reg,
    idle_waited_reg_341,
    idle_waited_0_reg_107,
    \ap_return_preg_reg[0]_0 ,
    medium_state,
    grp_start_timer_fu_53_ap_start_reg,
    \idle_waiting_write_a_reg_28_reg[0] ,
    \ap_return_preg_reg[0]_1 ,
    ap_return_preg,
    icmp_ln213_reg_102,
    sifs_timeout_1_reg_122,
    icmp_ln203_reg_98,
    icmp_ln187_reg_94);
  output \ap_CS_fsm_reg[0]_0 ;
  output \idle_waited_reg_341_reg[0] ;
  output grp_slot_boundary_timing_fu_202_ap_return;
  output [4:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [2:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[3]_0 ;
  output grp_slot_boundary_timing_fu_202_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input ap_block_state14_on_subcall_done;
  input grp_fu_211_p2;
  input [3:0]Q;
  input grp_phy_txend_confirm_fu_292_ap_start_reg;
  input grp_slot_boundary_timing_fu_202_ap_start_reg;
  input idle_waited_reg_341;
  input idle_waited_0_reg_107;
  input [4:0]\ap_return_preg_reg[0]_0 ;
  input [0:0]medium_state;
  input grp_start_timer_fu_53_ap_start_reg;
  input \idle_waiting_write_a_reg_28_reg[0] ;
  input \ap_return_preg_reg[0]_1 ;
  input ap_return_preg;
  input icmp_ln213_reg_102;
  input sifs_timeout_1_reg_122;
  input icmp_ln203_reg_98;
  input icmp_ln187_reg_94;

  wire [4:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm[2]_i_1__7_n_1 ;
  wire \ap_CS_fsm[2]_i_2__5_n_1 ;
  wire \ap_CS_fsm[5]_i_2_n_1 ;
  wire \ap_CS_fsm[5]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [2:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [1:0]ap_NS_fsm;
  wire ap_block_state14_on_subcall_done;
  wire ap_clk;
  wire ap_return_preg;
  wire \ap_return_preg[0]_i_2_n_1 ;
  wire ap_return_preg_0;
  wire [4:0]\ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[0]_1 ;
  wire ap_rst;
  wire grp_fu_211_p2;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_slot_boundary_timing_fu_202_ap_ready;
  wire grp_slot_boundary_timing_fu_202_ap_return;
  wire grp_slot_boundary_timing_fu_202_ap_start_reg;
  wire grp_slot_boundary_timing_fu_202_ap_start_reg_reg;
  wire grp_start_timer_fu_53_ap_return;
  wire grp_start_timer_fu_53_ap_start_reg;
  wire i_0_reg_48;
  wire \i_0_reg_48[0]_i_2__0_n_1 ;
  wire \i_0_reg_48[0]_i_4__0_n_1 ;
  wire [19:0]i_0_reg_48_reg;
  wire \i_0_reg_48_reg[0]_i_3__0_n_1 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_2 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_3 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_4 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_5 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_6 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_7 ;
  wire \i_0_reg_48_reg[0]_i_3__0_n_8 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_1 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_2 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_3 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_4 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_5 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_6 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_7 ;
  wire \i_0_reg_48_reg[12]_i_1__0_n_8 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_2 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_3 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_4 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_5 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_6 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_7 ;
  wire \i_0_reg_48_reg[16]_i_1__0_n_8 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_1 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_2 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_3 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_4 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_5 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_6 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_7 ;
  wire \i_0_reg_48_reg[4]_i_1__0_n_8 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_1 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_2 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_3 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_4 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_5 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_6 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_7 ;
  wire \i_0_reg_48_reg[8]_i_1__0_n_8 ;
  wire icmp_ln187_reg_94;
  wire icmp_ln203_reg_98;
  wire icmp_ln213_reg_102;
  wire icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_n_2;
  wire icmp_ln8_fu_124_p2_carry__0_n_3;
  wire icmp_ln8_fu_124_p2_carry__0_n_4;
  wire icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_n_2;
  wire icmp_ln8_fu_124_p2_carry__1_n_3;
  wire icmp_ln8_fu_124_p2_carry__1_n_4;
  wire icmp_ln8_fu_124_p2_carry_i_1_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_2__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_3__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_4__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_5__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_6__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_7__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_8_n_1;
  wire icmp_ln8_fu_124_p2_carry_n_1;
  wire icmp_ln8_fu_124_p2_carry_n_2;
  wire icmp_ln8_fu_124_p2_carry_n_3;
  wire icmp_ln8_fu_124_p2_carry_n_4;
  wire idle_waited_0_reg_107;
  wire idle_waited_reg_341;
  wire \idle_waited_reg_341_reg[0] ;
  wire \idle_waiting_write_a_reg_28_reg[0] ;
  wire [0:0]medium_state;
  wire sifs_timeout_1_reg_122;
  wire [6:6]total_count_fu_28;
  wire \total_count_fu_28[6]_i_1__0_n_1 ;
  wire [3:3]\NLW_i_0_reg_48_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0035)) 
    \ap_CS_fsm[0]_i_1__22 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_1 ),
        .I1(grp_start_timer_fu_53_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \ap_CS_fsm[0]_i_1__23 
       (.I0(\ap_CS_fsm[5]_i_3_n_1 ),
        .I1(\ap_return_preg_reg[0]_1 ),
        .I2(\ap_return_preg_reg[0]_0 [4]),
        .I3(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .I4(\ap_return_preg_reg[0]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[1]_i_1__20 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_timer_fu_53_ap_start_reg),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__21 
       (.I0(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .I1(Q[0]),
        .I2(D[0]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(Q[3]),
        .I1(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .I2(\ap_return_preg_reg[0]_0 [0]),
        .I3(\ap_CS_fsm[5]_i_3_n_1 ),
        .I4(\ap_return_preg_reg[0]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(D[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(\ap_CS_fsm[2]_i_2__5_n_1 ),
        .I2(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_1__7_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAA02FFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .I2(\ap_return_preg_reg[0]_0 [1]),
        .I3(\ap_return_preg_reg[0]_0 [2]),
        .I4(medium_state),
        .I5(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[2]_i_2__5_n_1 ));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[3]),
        .I1(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .I2(\ap_return_preg_reg[0]_0 [0]),
        .I3(\ap_CS_fsm[5]_i_3_n_1 ),
        .I4(\ap_return_preg_reg[0]_0 [2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(D[0]),
        .O(\ap_CS_fsm_reg[2]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\ap_CS_fsm[5]_i_3_n_1 ),
        .I2(\ap_return_preg_reg[0]_0 [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF044)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\ap_return_preg_reg[0]_0 [2]),
        .I2(\ap_CS_fsm[5]_i_2_n_1 ),
        .I3(\ap_CS_fsm[5]_i_3_n_1 ),
        .I4(\ap_return_preg_reg[0]_0 [1]),
        .I5(\ap_return_preg_reg[0]_0 [3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_return_preg_reg[0]_0 [4]),
        .I1(icmp_ln187_reg_94),
        .I2(icmp_ln203_reg_98),
        .I3(sifs_timeout_1_reg_122),
        .I4(icmp_ln213_reg_102),
        .O(\ap_CS_fsm[5]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_1 ),
        .I1(grp_start_timer_fu_53_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .O(\ap_CS_fsm[5]_i_3_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__7_n_1 ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hCFFFCFAFC000C0A0)) 
    \ap_return_preg[0]_i_1__1 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\idle_waiting_write_a_reg_28_reg[0] ),
        .I2(\ap_return_preg_reg[0]_0 [4]),
        .I3(\ap_return_preg_reg[0]_1 ),
        .I4(\ap_CS_fsm[5]_i_3_n_1 ),
        .I5(ap_return_preg),
        .O(grp_slot_boundary_timing_fu_202_ap_return));
  LUT6 #(
    .INIT(64'hBBBBBBB3AAAAAAAA)) 
    \ap_return_preg[0]_i_1__2 
       (.I0(ap_return_preg_0),
        .I1(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I2(\ap_return_preg[0]_i_2_n_1 ),
        .I3(\ap_return_preg_reg[0]_0 [2]),
        .I4(medium_state),
        .I5(ap_CS_fsm_state3),
        .O(grp_start_timer_fu_53_ap_return));
  LUT6 #(
    .INIT(64'h5555551555555555)) 
    \ap_return_preg[0]_i_2 
       (.I0(\ap_return_preg_reg[0]_0 [1]),
        .I1(icmp_ln213_reg_102),
        .I2(sifs_timeout_1_reg_122),
        .I3(icmp_ln203_reg_98),
        .I4(icmp_ln187_reg_94),
        .I5(\ap_return_preg_reg[0]_0 [4]),
        .O(\ap_return_preg[0]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_ap_return),
        .Q(ap_return_preg_0),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFD5D5D5FFC0C0C0)) 
    grp_slot_boundary_timing_fu_202_ap_start_reg_i_1
       (.I0(grp_slot_boundary_timing_fu_202_ap_ready),
        .I1(ap_block_state14_on_subcall_done),
        .I2(grp_fu_211_p2),
        .I3(Q[0]),
        .I4(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .I5(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2AAAAAAAAA)) 
    grp_slot_boundary_timing_fu_202_ap_start_reg_i_2
       (.I0(\ap_return_preg_reg[0]_0 [4]),
        .I1(icmp_ln213_reg_102),
        .I2(sifs_timeout_1_reg_122),
        .I3(icmp_ln203_reg_98),
        .I4(icmp_ln187_reg_94),
        .I5(\ap_CS_fsm[5]_i_3_n_1 ),
        .O(grp_slot_boundary_timing_fu_202_ap_ready));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    grp_start_timer_fu_53_ap_start_reg_i_1__0
       (.I0(grp_slot_boundary_timing_fu_202_ap_start_reg),
        .I1(\ap_return_preg_reg[0]_0 [0]),
        .I2(\ap_return_preg_reg[0]_0 [3]),
        .I3(\ap_CS_fsm[2]_i_2__5_n_1 ),
        .I4(grp_start_timer_fu_53_ap_start_reg),
        .O(grp_slot_boundary_timing_fu_202_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_reg_48[0]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_0_reg_48[0]_i_2__0_n_1 ),
        .O(i_0_reg_48));
  LUT6 #(
    .INIT(64'hAAAAAA0200000000)) 
    \i_0_reg_48[0]_i_2__0 
       (.I0(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I1(\ap_CS_fsm[5]_i_2_n_1 ),
        .I2(\ap_return_preg_reg[0]_0 [1]),
        .I3(\ap_return_preg_reg[0]_0 [2]),
        .I4(medium_state),
        .I5(ap_CS_fsm_state3),
        .O(\i_0_reg_48[0]_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_48[0]_i_4__0 
       (.I0(i_0_reg_48_reg[0]),
        .O(\i_0_reg_48[0]_i_4__0_n_1 ));
  FDRE \i_0_reg_48_reg[0] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[0]_i_3__0_n_8 ),
        .Q(i_0_reg_48_reg[0]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\i_0_reg_48_reg[0]_i_3__0_n_1 ,\i_0_reg_48_reg[0]_i_3__0_n_2 ,\i_0_reg_48_reg[0]_i_3__0_n_3 ,\i_0_reg_48_reg[0]_i_3__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_48_reg[0]_i_3__0_n_5 ,\i_0_reg_48_reg[0]_i_3__0_n_6 ,\i_0_reg_48_reg[0]_i_3__0_n_7 ,\i_0_reg_48_reg[0]_i_3__0_n_8 }),
        .S({i_0_reg_48_reg[3:1],\i_0_reg_48[0]_i_4__0_n_1 }));
  FDRE \i_0_reg_48_reg[10] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[8]_i_1__0_n_6 ),
        .Q(i_0_reg_48_reg[10]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[11] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[8]_i_1__0_n_5 ),
        .Q(i_0_reg_48_reg[11]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[12] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[12]_i_1__0_n_8 ),
        .Q(i_0_reg_48_reg[12]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[12]_i_1__0 
       (.CI(\i_0_reg_48_reg[8]_i_1__0_n_1 ),
        .CO({\i_0_reg_48_reg[12]_i_1__0_n_1 ,\i_0_reg_48_reg[12]_i_1__0_n_2 ,\i_0_reg_48_reg[12]_i_1__0_n_3 ,\i_0_reg_48_reg[12]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[12]_i_1__0_n_5 ,\i_0_reg_48_reg[12]_i_1__0_n_6 ,\i_0_reg_48_reg[12]_i_1__0_n_7 ,\i_0_reg_48_reg[12]_i_1__0_n_8 }),
        .S(i_0_reg_48_reg[15:12]));
  FDRE \i_0_reg_48_reg[13] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[12]_i_1__0_n_7 ),
        .Q(i_0_reg_48_reg[13]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[14] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[12]_i_1__0_n_6 ),
        .Q(i_0_reg_48_reg[14]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[15] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[12]_i_1__0_n_5 ),
        .Q(i_0_reg_48_reg[15]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[16] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[16]_i_1__0_n_8 ),
        .Q(i_0_reg_48_reg[16]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[16]_i_1__0 
       (.CI(\i_0_reg_48_reg[12]_i_1__0_n_1 ),
        .CO({\NLW_i_0_reg_48_reg[16]_i_1__0_CO_UNCONNECTED [3],\i_0_reg_48_reg[16]_i_1__0_n_2 ,\i_0_reg_48_reg[16]_i_1__0_n_3 ,\i_0_reg_48_reg[16]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[16]_i_1__0_n_5 ,\i_0_reg_48_reg[16]_i_1__0_n_6 ,\i_0_reg_48_reg[16]_i_1__0_n_7 ,\i_0_reg_48_reg[16]_i_1__0_n_8 }),
        .S(i_0_reg_48_reg[19:16]));
  FDRE \i_0_reg_48_reg[17] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[16]_i_1__0_n_7 ),
        .Q(i_0_reg_48_reg[17]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[18] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[16]_i_1__0_n_6 ),
        .Q(i_0_reg_48_reg[18]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[19] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[16]_i_1__0_n_5 ),
        .Q(i_0_reg_48_reg[19]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[1] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[0]_i_3__0_n_7 ),
        .Q(i_0_reg_48_reg[1]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[2] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[0]_i_3__0_n_6 ),
        .Q(i_0_reg_48_reg[2]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[3] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[0]_i_3__0_n_5 ),
        .Q(i_0_reg_48_reg[3]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[4] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[4]_i_1__0_n_8 ),
        .Q(i_0_reg_48_reg[4]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[4]_i_1__0 
       (.CI(\i_0_reg_48_reg[0]_i_3__0_n_1 ),
        .CO({\i_0_reg_48_reg[4]_i_1__0_n_1 ,\i_0_reg_48_reg[4]_i_1__0_n_2 ,\i_0_reg_48_reg[4]_i_1__0_n_3 ,\i_0_reg_48_reg[4]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[4]_i_1__0_n_5 ,\i_0_reg_48_reg[4]_i_1__0_n_6 ,\i_0_reg_48_reg[4]_i_1__0_n_7 ,\i_0_reg_48_reg[4]_i_1__0_n_8 }),
        .S(i_0_reg_48_reg[7:4]));
  FDRE \i_0_reg_48_reg[5] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[4]_i_1__0_n_7 ),
        .Q(i_0_reg_48_reg[5]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[6] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[4]_i_1__0_n_6 ),
        .Q(i_0_reg_48_reg[6]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[7] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[4]_i_1__0_n_5 ),
        .Q(i_0_reg_48_reg[7]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[8] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[8]_i_1__0_n_8 ),
        .Q(i_0_reg_48_reg[8]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[8]_i_1__0 
       (.CI(\i_0_reg_48_reg[4]_i_1__0_n_1 ),
        .CO({\i_0_reg_48_reg[8]_i_1__0_n_1 ,\i_0_reg_48_reg[8]_i_1__0_n_2 ,\i_0_reg_48_reg[8]_i_1__0_n_3 ,\i_0_reg_48_reg[8]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[8]_i_1__0_n_5 ,\i_0_reg_48_reg[8]_i_1__0_n_6 ,\i_0_reg_48_reg[8]_i_1__0_n_7 ,\i_0_reg_48_reg[8]_i_1__0_n_8 }),
        .S(i_0_reg_48_reg[11:8]));
  FDRE \i_0_reg_48_reg[9] 
       (.C(ap_clk),
        .CE(\i_0_reg_48[0]_i_2__0_n_1 ),
        .D(\i_0_reg_48_reg[8]_i_1__0_n_7 ),
        .Q(i_0_reg_48_reg[9]),
        .R(i_0_reg_48));
  CARRY4 icmp_ln8_fu_124_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln8_fu_124_p2_carry_n_1,icmp_ln8_fu_124_p2_carry_n_2,icmp_ln8_fu_124_p2_carry_n_3,icmp_ln8_fu_124_p2_carry_n_4}),
        .CYINIT(1'b0),
        .DI({icmp_ln8_fu_124_p2_carry_i_1_n_1,icmp_ln8_fu_124_p2_carry_i_2__0_n_1,icmp_ln8_fu_124_p2_carry_i_3__0_n_1,icmp_ln8_fu_124_p2_carry_i_4__0_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln8_fu_124_p2_carry_i_5__0_n_1,icmp_ln8_fu_124_p2_carry_i_6__0_n_1,icmp_ln8_fu_124_p2_carry_i_7__0_n_1,icmp_ln8_fu_124_p2_carry_i_8_n_1}));
  CARRY4 icmp_ln8_fu_124_p2_carry__0
       (.CI(icmp_ln8_fu_124_p2_carry_n_1),
        .CO({icmp_ln8_fu_124_p2_carry__0_n_1,icmp_ln8_fu_124_p2_carry__0_n_2,icmp_ln8_fu_124_p2_carry__0_n_3,icmp_ln8_fu_124_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1,icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1}));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__0_i_1__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[15]),
        .I2(i_0_reg_48_reg[14]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_1__0_n_1));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__0_i_2__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[13]),
        .I2(i_0_reg_48_reg[12]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_2__0_n_1));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__0_i_3__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[11]),
        .I2(i_0_reg_48_reg[10]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_3__0_n_1));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__0_i_4__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[9]),
        .I2(i_0_reg_48_reg[8]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_4__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__0_i_5__0
       (.I0(i_0_reg_48_reg[15]),
        .I1(i_0_reg_48_reg[14]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__0_i_5__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__0_i_6__0
       (.I0(i_0_reg_48_reg[13]),
        .I1(i_0_reg_48_reg[12]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__0_i_6__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__0_i_7__0
       (.I0(i_0_reg_48_reg[11]),
        .I1(i_0_reg_48_reg[10]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__0_i_7__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__0_i_8__0
       (.I0(i_0_reg_48_reg[9]),
        .I1(i_0_reg_48_reg[8]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__0_i_8__0_n_1));
  CARRY4 icmp_ln8_fu_124_p2_carry__1
       (.CI(icmp_ln8_fu_124_p2_carry__0_n_1),
        .CO({NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED[3],icmp_ln8_fu_124_p2_carry__1_n_2,icmp_ln8_fu_124_p2_carry__1_n_3,icmp_ln8_fu_124_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1,icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,total_count_fu_28,icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1,icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1}));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__1_i_1__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[19]),
        .I2(i_0_reg_48_reg[18]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_1__0_n_1));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry__1_i_2__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[17]),
        .I2(i_0_reg_48_reg[16]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_2__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__1_i_3__0
       (.I0(i_0_reg_48_reg[19]),
        .I1(i_0_reg_48_reg[18]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__1_i_3__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry__1_i_4__0
       (.I0(i_0_reg_48_reg[17]),
        .I1(i_0_reg_48_reg[16]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry__1_i_4__0_n_1));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln8_fu_124_p2_carry_i_1
       (.I0(i_0_reg_48_reg[7]),
        .I1(i_0_reg_48_reg[6]),
        .O(icmp_ln8_fu_124_p2_carry_i_1_n_1));
  LUT3 #(
    .INIT(8'h15)) 
    icmp_ln8_fu_124_p2_carry_i_2__0
       (.I0(total_count_fu_28),
        .I1(i_0_reg_48_reg[5]),
        .I2(i_0_reg_48_reg[4]),
        .O(icmp_ln8_fu_124_p2_carry_i_2__0_n_1));
  LUT3 #(
    .INIT(8'h17)) 
    icmp_ln8_fu_124_p2_carry_i_3__0
       (.I0(i_0_reg_48_reg[2]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[3]),
        .O(icmp_ln8_fu_124_p2_carry_i_3__0_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln8_fu_124_p2_carry_i_4__0
       (.I0(i_0_reg_48_reg[1]),
        .O(icmp_ln8_fu_124_p2_carry_i_4__0_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln8_fu_124_p2_carry_i_5__0
       (.I0(i_0_reg_48_reg[6]),
        .I1(i_0_reg_48_reg[7]),
        .O(icmp_ln8_fu_124_p2_carry_i_5__0_n_1));
  LUT3 #(
    .INIT(8'h18)) 
    icmp_ln8_fu_124_p2_carry_i_6__0
       (.I0(i_0_reg_48_reg[5]),
        .I1(i_0_reg_48_reg[4]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry_i_6__0_n_1));
  LUT3 #(
    .INIT(8'h28)) 
    icmp_ln8_fu_124_p2_carry_i_7__0
       (.I0(i_0_reg_48_reg[2]),
        .I1(i_0_reg_48_reg[3]),
        .I2(total_count_fu_28),
        .O(icmp_ln8_fu_124_p2_carry_i_7__0_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln8_fu_124_p2_carry_i_8
       (.I0(i_0_reg_48_reg[1]),
        .I1(i_0_reg_48_reg[0]),
        .O(icmp_ln8_fu_124_p2_carry_i_8_n_1));
  LUT6 #(
    .INIT(64'hAACFCFCFAAC0C0C0)) 
    \idle_waited_0_reg_107[0]_i_1 
       (.I0(grp_slot_boundary_timing_fu_202_ap_return),
        .I1(idle_waited_reg_341),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(D[0]),
        .I5(idle_waited_0_reg_107),
        .O(\idle_waited_reg_341_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \idle_waited_reg_341[0]_i_1 
       (.I0(grp_slot_boundary_timing_fu_202_ap_return),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(idle_waited_reg_341),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFB0A0A0A00)) 
    \idle_waiting_write_a_reg_28[0]_i_1__0 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\ap_return_preg_reg[0]_0 [2]),
        .I2(\ap_CS_fsm[5]_i_3_n_1 ),
        .I3(\ap_return_preg_reg[0]_0 [1]),
        .I4(\ap_CS_fsm[5]_i_2_n_1 ),
        .I5(\idle_waiting_write_a_reg_28_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sifs_timeout_1_reg_122[0]_i_1 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\ap_return_preg_reg[0]_0 [2]),
        .I2(\ap_CS_fsm[5]_i_3_n_1 ),
        .I3(sifs_timeout_1_reg_122),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \total_count_fu_28[6]_i_1__0 
       (.I0(grp_start_timer_fu_53_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(total_count_fu_28),
        .I3(ap_CS_fsm_state2),
        .O(\total_count_fu_28[6]_i_1__0_n_1 ));
  FDRE \total_count_fu_28_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_count_fu_28[6]_i_1__0_n_1 ),
        .Q(total_count_fu_28),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "start_timer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_timer_50
   (D,
    \idle_waiting_write_a_reg_28_reg[0] ,
    grp_slot_boundary_timing_fu_204_ap_start_reg_reg,
    ap_rst,
    ap_clk,
    grp_start_timer_fu_53_ap_start_reg,
    Q,
    medium_state,
    grp_slot_boundary_timing_fu_204_ap_start_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \idle_waiting_write_a_reg_28_reg[0]_0 );
  output [2:0]D;
  output \idle_waiting_write_a_reg_28_reg[0] ;
  output grp_slot_boundary_timing_fu_204_ap_start_reg_reg;
  input ap_rst;
  input ap_clk;
  input grp_start_timer_fu_53_ap_start_reg;
  input [2:0]Q;
  input [0:0]medium_state;
  input grp_slot_boundary_timing_fu_204_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input \idle_waiting_write_a_reg_28_reg[0]_0 ;

  wire [2:0]D;
  wire [2:0]Q;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm16_out;
  wire ap_NS_fsm17_out;
  wire ap_clk;
  wire ap_return_preg;
  wire ap_rst;
  wire grp_slot_boundary_timing_fu_204_ap_start_reg;
  wire grp_slot_boundary_timing_fu_204_ap_start_reg_reg;
  wire grp_start_timer_fu_53_ap_ready;
  wire grp_start_timer_fu_53_ap_return;
  wire grp_start_timer_fu_53_ap_start_reg;
  wire i_0_reg_48;
  wire i_0_reg_480;
  wire \i_0_reg_48[0]_i_4_n_1 ;
  wire [19:0]i_0_reg_48_reg;
  wire \i_0_reg_48_reg[0]_i_3_n_1 ;
  wire \i_0_reg_48_reg[0]_i_3_n_2 ;
  wire \i_0_reg_48_reg[0]_i_3_n_3 ;
  wire \i_0_reg_48_reg[0]_i_3_n_4 ;
  wire \i_0_reg_48_reg[0]_i_3_n_5 ;
  wire \i_0_reg_48_reg[0]_i_3_n_6 ;
  wire \i_0_reg_48_reg[0]_i_3_n_7 ;
  wire \i_0_reg_48_reg[0]_i_3_n_8 ;
  wire \i_0_reg_48_reg[12]_i_1_n_1 ;
  wire \i_0_reg_48_reg[12]_i_1_n_2 ;
  wire \i_0_reg_48_reg[12]_i_1_n_3 ;
  wire \i_0_reg_48_reg[12]_i_1_n_4 ;
  wire \i_0_reg_48_reg[12]_i_1_n_5 ;
  wire \i_0_reg_48_reg[12]_i_1_n_6 ;
  wire \i_0_reg_48_reg[12]_i_1_n_7 ;
  wire \i_0_reg_48_reg[12]_i_1_n_8 ;
  wire \i_0_reg_48_reg[16]_i_1_n_2 ;
  wire \i_0_reg_48_reg[16]_i_1_n_3 ;
  wire \i_0_reg_48_reg[16]_i_1_n_4 ;
  wire \i_0_reg_48_reg[16]_i_1_n_5 ;
  wire \i_0_reg_48_reg[16]_i_1_n_6 ;
  wire \i_0_reg_48_reg[16]_i_1_n_7 ;
  wire \i_0_reg_48_reg[16]_i_1_n_8 ;
  wire \i_0_reg_48_reg[4]_i_1_n_1 ;
  wire \i_0_reg_48_reg[4]_i_1_n_2 ;
  wire \i_0_reg_48_reg[4]_i_1_n_3 ;
  wire \i_0_reg_48_reg[4]_i_1_n_4 ;
  wire \i_0_reg_48_reg[4]_i_1_n_5 ;
  wire \i_0_reg_48_reg[4]_i_1_n_6 ;
  wire \i_0_reg_48_reg[4]_i_1_n_7 ;
  wire \i_0_reg_48_reg[4]_i_1_n_8 ;
  wire \i_0_reg_48_reg[8]_i_1_n_1 ;
  wire \i_0_reg_48_reg[8]_i_1_n_2 ;
  wire \i_0_reg_48_reg[8]_i_1_n_3 ;
  wire \i_0_reg_48_reg[8]_i_1_n_4 ;
  wire \i_0_reg_48_reg[8]_i_1_n_5 ;
  wire \i_0_reg_48_reg[8]_i_1_n_6 ;
  wire \i_0_reg_48_reg[8]_i_1_n_7 ;
  wire \i_0_reg_48_reg[8]_i_1_n_8 ;
  wire icmp_ln8_fu_124_p2_carry__0_i_1_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_2_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_3_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_4_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_5_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_6_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_7_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_i_8_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_n_1;
  wire icmp_ln8_fu_124_p2_carry__0_n_2;
  wire icmp_ln8_fu_124_p2_carry__0_n_3;
  wire icmp_ln8_fu_124_p2_carry__0_n_4;
  wire icmp_ln8_fu_124_p2_carry__1_i_1_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_2_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_3_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_i_4_n_1;
  wire icmp_ln8_fu_124_p2_carry__1_n_2;
  wire icmp_ln8_fu_124_p2_carry__1_n_3;
  wire icmp_ln8_fu_124_p2_carry__1_n_4;
  wire icmp_ln8_fu_124_p2_carry_i_1__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_2_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_3_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_4_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_5_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_6_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_7_n_1;
  wire icmp_ln8_fu_124_p2_carry_i_8__0_n_1;
  wire icmp_ln8_fu_124_p2_carry_n_1;
  wire icmp_ln8_fu_124_p2_carry_n_2;
  wire icmp_ln8_fu_124_p2_carry_n_3;
  wire icmp_ln8_fu_124_p2_carry_n_4;
  wire \idle_waiting_write_a_reg_28[0]_i_2_n_1 ;
  wire \idle_waiting_write_a_reg_28_reg[0] ;
  wire \idle_waiting_write_a_reg_28_reg[0]_0 ;
  wire [0:0]medium_state;
  wire [6:6]total_count_fu_28;
  wire \total_count_fu_28[6]_i_1_n_1 ;
  wire [3:3]\NLW_i_0_reg_48_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h0454)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_start_timer_fu_53_ap_ready),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_timer_fu_53_ap_start_reg),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_start_timer_fu_53_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_NS_fsm17_out),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[1]_i_2__4 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_timer_fu_53_ap_start_reg),
        .I3(grp_start_timer_fu_53_ap_ready),
        .O(ap_NS_fsm17_out));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_NS_fsm16_out),
        .I4(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(grp_start_timer_fu_53_ap_ready),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_timer_fu_53_ap_start_reg),
        .I2(grp_start_timer_fu_53_ap_ready),
        .I3(Q[2]),
        .O(ap_NS_fsm16_out));
  LUT5 #(
    .INIT(32'h2222AAA2)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(medium_state),
        .O(grp_start_timer_fu_53_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFF0CAA08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_timer_fu_53_ap_start_reg),
        .I3(grp_start_timer_fu_53_ap_ready),
        .I4(Q[2]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'hFFFF777F22222222)) 
    \ap_return_preg[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(medium_state),
        .I5(ap_return_preg),
        .O(grp_start_timer_fu_53_ap_return));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_start_timer_fu_53_ap_return),
        .Q(ap_return_preg),
        .R(ap_rst));
  LUT4 #(
    .INIT(16'hD5C0)) 
    grp_start_timer_fu_53_ap_start_reg_i_1
       (.I0(grp_start_timer_fu_53_ap_ready),
        .I1(grp_slot_boundary_timing_fu_204_ap_start_reg),
        .I2(Q[0]),
        .I3(grp_start_timer_fu_53_ap_start_reg),
        .O(grp_slot_boundary_timing_fu_204_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h00AAA8AAAAAAAAAA)) 
    \i_0_reg_48[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I4(medium_state),
        .I5(ap_CS_fsm_state3),
        .O(i_0_reg_48));
  LUT5 #(
    .INIT(32'h808080A0)) 
    \i_0_reg_48[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(medium_state),
        .I2(icmp_ln8_fu_124_p2_carry__1_n_2),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(i_0_reg_480));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_48[0]_i_4 
       (.I0(i_0_reg_48_reg[0]),
        .O(\i_0_reg_48[0]_i_4_n_1 ));
  FDRE \i_0_reg_48_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[0]_i_3_n_8 ),
        .Q(i_0_reg_48_reg[0]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_0_reg_48_reg[0]_i_3_n_1 ,\i_0_reg_48_reg[0]_i_3_n_2 ,\i_0_reg_48_reg[0]_i_3_n_3 ,\i_0_reg_48_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_48_reg[0]_i_3_n_5 ,\i_0_reg_48_reg[0]_i_3_n_6 ,\i_0_reg_48_reg[0]_i_3_n_7 ,\i_0_reg_48_reg[0]_i_3_n_8 }),
        .S({i_0_reg_48_reg[3:1],\i_0_reg_48[0]_i_4_n_1 }));
  FDRE \i_0_reg_48_reg[10] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[8]_i_1_n_6 ),
        .Q(i_0_reg_48_reg[10]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[11] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[8]_i_1_n_5 ),
        .Q(i_0_reg_48_reg[11]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[12] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[12]_i_1_n_8 ),
        .Q(i_0_reg_48_reg[12]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[12]_i_1 
       (.CI(\i_0_reg_48_reg[8]_i_1_n_1 ),
        .CO({\i_0_reg_48_reg[12]_i_1_n_1 ,\i_0_reg_48_reg[12]_i_1_n_2 ,\i_0_reg_48_reg[12]_i_1_n_3 ,\i_0_reg_48_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[12]_i_1_n_5 ,\i_0_reg_48_reg[12]_i_1_n_6 ,\i_0_reg_48_reg[12]_i_1_n_7 ,\i_0_reg_48_reg[12]_i_1_n_8 }),
        .S(i_0_reg_48_reg[15:12]));
  FDRE \i_0_reg_48_reg[13] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[12]_i_1_n_7 ),
        .Q(i_0_reg_48_reg[13]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[14] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[12]_i_1_n_6 ),
        .Q(i_0_reg_48_reg[14]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[15] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[12]_i_1_n_5 ),
        .Q(i_0_reg_48_reg[15]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[16] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[16]_i_1_n_8 ),
        .Q(i_0_reg_48_reg[16]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[16]_i_1 
       (.CI(\i_0_reg_48_reg[12]_i_1_n_1 ),
        .CO({\NLW_i_0_reg_48_reg[16]_i_1_CO_UNCONNECTED [3],\i_0_reg_48_reg[16]_i_1_n_2 ,\i_0_reg_48_reg[16]_i_1_n_3 ,\i_0_reg_48_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[16]_i_1_n_5 ,\i_0_reg_48_reg[16]_i_1_n_6 ,\i_0_reg_48_reg[16]_i_1_n_7 ,\i_0_reg_48_reg[16]_i_1_n_8 }),
        .S(i_0_reg_48_reg[19:16]));
  FDRE \i_0_reg_48_reg[17] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[16]_i_1_n_7 ),
        .Q(i_0_reg_48_reg[17]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[18] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[16]_i_1_n_6 ),
        .Q(i_0_reg_48_reg[18]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[19] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[16]_i_1_n_5 ),
        .Q(i_0_reg_48_reg[19]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[0]_i_3_n_7 ),
        .Q(i_0_reg_48_reg[1]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[0]_i_3_n_6 ),
        .Q(i_0_reg_48_reg[2]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[0]_i_3_n_5 ),
        .Q(i_0_reg_48_reg[3]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[4]_i_1_n_8 ),
        .Q(i_0_reg_48_reg[4]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[4]_i_1 
       (.CI(\i_0_reg_48_reg[0]_i_3_n_1 ),
        .CO({\i_0_reg_48_reg[4]_i_1_n_1 ,\i_0_reg_48_reg[4]_i_1_n_2 ,\i_0_reg_48_reg[4]_i_1_n_3 ,\i_0_reg_48_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[4]_i_1_n_5 ,\i_0_reg_48_reg[4]_i_1_n_6 ,\i_0_reg_48_reg[4]_i_1_n_7 ,\i_0_reg_48_reg[4]_i_1_n_8 }),
        .S(i_0_reg_48_reg[7:4]));
  FDRE \i_0_reg_48_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[4]_i_1_n_7 ),
        .Q(i_0_reg_48_reg[5]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[4]_i_1_n_6 ),
        .Q(i_0_reg_48_reg[6]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[7] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[4]_i_1_n_5 ),
        .Q(i_0_reg_48_reg[7]),
        .R(i_0_reg_48));
  FDRE \i_0_reg_48_reg[8] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[8]_i_1_n_8 ),
        .Q(i_0_reg_48_reg[8]),
        .R(i_0_reg_48));
  CARRY4 \i_0_reg_48_reg[8]_i_1 
       (.CI(\i_0_reg_48_reg[4]_i_1_n_1 ),
        .CO({\i_0_reg_48_reg[8]_i_1_n_1 ,\i_0_reg_48_reg[8]_i_1_n_2 ,\i_0_reg_48_reg[8]_i_1_n_3 ,\i_0_reg_48_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_48_reg[8]_i_1_n_5 ,\i_0_reg_48_reg[8]_i_1_n_6 ,\i_0_reg_48_reg[8]_i_1_n_7 ,\i_0_reg_48_reg[8]_i_1_n_8 }),
        .S(i_0_reg_48_reg[11:8]));
  FDRE \i_0_reg_48_reg[9] 
       (.C(ap_clk),
        .CE(i_0_reg_480),
        .D(\i_0_reg_48_reg[8]_i_1_n_7 ),
        .Q(i_0_reg_48_reg[9]),
        .R(i_0_reg_48));
  CARRY4 icmp_ln8_fu_124_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln8_fu_124_p2_carry_n_1,icmp_ln8_fu_124_p2_carry_n_2,icmp_ln8_fu_124_p2_carry_n_3,icmp_ln8_fu_124_p2_carry_n_4}),
        .CYINIT(1'b0),
        .DI({icmp_ln8_fu_124_p2_carry_i_1__0_n_1,icmp_ln8_fu_124_p2_carry_i_2_n_1,icmp_ln8_fu_124_p2_carry_i_3_n_1,icmp_ln8_fu_124_p2_carry_i_4_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln8_fu_124_p2_carry_i_5_n_1,icmp_ln8_fu_124_p2_carry_i_6_n_1,icmp_ln8_fu_124_p2_carry_i_7_n_1,icmp_ln8_fu_124_p2_carry_i_8__0_n_1}));
  CARRY4 icmp_ln8_fu_124_p2_carry__0
       (.CI(icmp_ln8_fu_124_p2_carry_n_1),
        .CO({icmp_ln8_fu_124_p2_carry__0_n_1,icmp_ln8_fu_124_p2_carry__0_n_2,icmp_ln8_fu_124_p2_carry__0_n_3,icmp_ln8_fu_124_p2_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({icmp_ln8_fu_124_p2_carry__0_i_1_n_1,icmp_ln8_fu_124_p2_carry__0_i_2_n_1,icmp_ln8_fu_124_p2_carry__0_i_3_n_1,icmp_ln8_fu_124_p2_carry__0_i_4_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln8_fu_124_p2_carry__0_i_5_n_1,icmp_ln8_fu_124_p2_carry__0_i_6_n_1,icmp_ln8_fu_124_p2_carry__0_i_7_n_1,icmp_ln8_fu_124_p2_carry__0_i_8_n_1}));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__0_i_1
       (.I0(i_0_reg_48_reg[14]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[15]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_1_n_1));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__0_i_2
       (.I0(i_0_reg_48_reg[12]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[13]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_2_n_1));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__0_i_3
       (.I0(i_0_reg_48_reg[10]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[11]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_3_n_1));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__0_i_4
       (.I0(i_0_reg_48_reg[8]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[9]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_4_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__0_i_5
       (.I0(i_0_reg_48_reg[14]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[15]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_5_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__0_i_6
       (.I0(i_0_reg_48_reg[12]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[13]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_6_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__0_i_7
       (.I0(i_0_reg_48_reg[10]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[11]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_7_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__0_i_8
       (.I0(i_0_reg_48_reg[8]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[9]),
        .O(icmp_ln8_fu_124_p2_carry__0_i_8_n_1));
  CARRY4 icmp_ln8_fu_124_p2_carry__1
       (.CI(icmp_ln8_fu_124_p2_carry__0_n_1),
        .CO({NLW_icmp_ln8_fu_124_p2_carry__1_CO_UNCONNECTED[3],icmp_ln8_fu_124_p2_carry__1_n_2,icmp_ln8_fu_124_p2_carry__1_n_3,icmp_ln8_fu_124_p2_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln8_fu_124_p2_carry__1_i_1_n_1,icmp_ln8_fu_124_p2_carry__1_i_2_n_1}),
        .O(NLW_icmp_ln8_fu_124_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,total_count_fu_28,icmp_ln8_fu_124_p2_carry__1_i_3_n_1,icmp_ln8_fu_124_p2_carry__1_i_4_n_1}));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__1_i_1
       (.I0(i_0_reg_48_reg[18]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[19]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_1_n_1));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry__1_i_2
       (.I0(i_0_reg_48_reg[16]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[17]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_2_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__1_i_3
       (.I0(i_0_reg_48_reg[18]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[19]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_3_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry__1_i_4
       (.I0(i_0_reg_48_reg[16]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[17]),
        .O(icmp_ln8_fu_124_p2_carry__1_i_4_n_1));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln8_fu_124_p2_carry_i_1__0
       (.I0(i_0_reg_48_reg[6]),
        .I1(i_0_reg_48_reg[7]),
        .O(icmp_ln8_fu_124_p2_carry_i_1__0_n_1));
  LUT3 #(
    .INIT(8'h13)) 
    icmp_ln8_fu_124_p2_carry_i_2
       (.I0(i_0_reg_48_reg[4]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[5]),
        .O(icmp_ln8_fu_124_p2_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h17)) 
    icmp_ln8_fu_124_p2_carry_i_3
       (.I0(i_0_reg_48_reg[2]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[3]),
        .O(icmp_ln8_fu_124_p2_carry_i_3_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln8_fu_124_p2_carry_i_4
       (.I0(i_0_reg_48_reg[1]),
        .O(icmp_ln8_fu_124_p2_carry_i_4_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln8_fu_124_p2_carry_i_5
       (.I0(i_0_reg_48_reg[6]),
        .I1(i_0_reg_48_reg[7]),
        .O(icmp_ln8_fu_124_p2_carry_i_5_n_1));
  LUT3 #(
    .INIT(8'h24)) 
    icmp_ln8_fu_124_p2_carry_i_6
       (.I0(i_0_reg_48_reg[4]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[5]),
        .O(icmp_ln8_fu_124_p2_carry_i_6_n_1));
  LUT3 #(
    .INIT(8'h28)) 
    icmp_ln8_fu_124_p2_carry_i_7
       (.I0(i_0_reg_48_reg[2]),
        .I1(total_count_fu_28),
        .I2(i_0_reg_48_reg[3]),
        .O(icmp_ln8_fu_124_p2_carry_i_7_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln8_fu_124_p2_carry_i_8__0
       (.I0(i_0_reg_48_reg[1]),
        .I1(i_0_reg_48_reg[0]),
        .O(icmp_ln8_fu_124_p2_carry_i_8__0_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \idle_waiting_write_a_reg_28[0]_i_1 
       (.I0(grp_start_timer_fu_53_ap_return),
        .I1(\idle_waiting_write_a_reg_28[0]_i_2_n_1 ),
        .I2(\idle_waiting_write_a_reg_28_reg[0]_0 ),
        .O(\idle_waiting_write_a_reg_28_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hCFCC8A88)) 
    \idle_waiting_write_a_reg_28[0]_i_2 
       (.I0(Q[2]),
        .I1(grp_start_timer_fu_53_ap_ready),
        .I2(grp_start_timer_fu_53_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_1_[0] ),
        .I4(Q[1]),
        .O(\idle_waiting_write_a_reg_28[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFF70)) 
    \total_count_fu_28[6]_i_1 
       (.I0(\ap_CS_fsm_reg_n_1_[0] ),
        .I1(grp_start_timer_fu_53_ap_start_reg),
        .I2(total_count_fu_28),
        .I3(ap_CS_fsm_state2),
        .O(\total_count_fu_28[6]_i_1_n_1 ));
  FDRE \total_count_fu_28_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\total_count_fu_28[6]_i_1_n_1 ),
        .Q(total_count_fu_28),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx
   (\ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[7] ,
    grp_start_tx_fu_117_ap_done,
    \available_spaces_vi_reg[0] ,
    \available_spaces_be_reg[0] ,
    \available_spaces_bk_reg[0] ,
    \available_spaces_vo_reg[0] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \bk1_0_reg_340_reg[6] ,
    \vo_0_reg_260_reg[6] ,
    O,
    \mul_ln153_reg_1226_reg[-1111111106] ,
    \ap_CS_fsm_reg[4] ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \mul_ln140_reg_1234_reg[-1111111106] ,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    \mul_ln153_reg_1226_reg[-1111111105] ,
    \ap_CS_fsm_reg[17] ,
    \available_spaces_bk_reg[2] ,
    \ap_CS_fsm_reg[13] ,
    \available_spaces_bk_reg[1] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    ADDRARDADDR,
    \available_spaces_vo_s_reg_1136_reg[0] ,
    \ap_CS_fsm_reg[13]_0 ,
    \available_spaces_vo_reg[2] ,
    \write_pointer_vo_reg[1] ,
    \ap_CS_fsm_reg[13]_1 ,
    \available_spaces_vi_s_reg_1125_reg[0] ,
    \ap_CS_fsm_reg[13]_2 ,
    \available_spaces_vi_reg[2] ,
    \write_pointer_vi_reg[1] ,
    \ap_CS_fsm_reg[13]_3 ,
    \available_spaces_be_reg[2] ,
    \ap_CS_fsm_reg[13]_4 ,
    \available_spaces_be_s_reg_1114_reg[0] ,
    \ap_CS_fsm_reg[13]_5 ,
    \write_pointer_be_reg[1] ,
    \available_spaces_bk_s_reg_1103_reg[0] ,
    \ap_CS_fsm_reg[13]_6 ,
    \write_pointer_bk_reg[1] ,
    mac_frame_we0,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[13]_7 ,
    ap_ready,
    D,
    \ap_CS_fsm_reg[13]_8 ,
    current_txop_holder_o,
    \idle_waited_0_reg_107_reg[0] ,
    \read_pointer_vi_reg[0] ,
    \read_pointer_vo_reg[0] ,
    \read_pointer_be_reg[0] ,
    \read_pointer_bk_reg[0] ,
    \ap_CS_fsm_reg[13]_9 ,
    \ap_CS_fsm_reg[13]_10 ,
    \ap_CS_fsm_reg[13]_11 ,
    \ap_CS_fsm_reg[16] ,
    ap_rst,
    ap_clk,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    grp_start_tx_fu_117_ap_start_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_37,
    ram_reg_i_33,
    ap_NS_fsm118_out,
    \available_spaces_bk_reg[2]_0 ,
    \available_spaces_bk_reg[2]_1 ,
    \available_spaces_bk_reg[1]_0 ,
    \read_pointer_bk_reg[1] ,
    Q,
    grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld,
    \read_pointer_bk_load_reg_1191_reg[0] ,
    grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld,
    \read_pointer_be_reg[1] ,
    \read_pointer_be_load_reg_1196_reg[0] ,
    \read_pointer_vi_reg[1] ,
    \read_pointer_vi_reg[1]_0 ,
    \read_pointer_vi_load_reg_1201_reg[0] ,
    \read_pointer_vo_reg[0]_0 ,
    grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld,
    \read_pointer_vo_load_reg_1206_reg[0] ,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    write_pointer_vo,
    \write_pointer_bk_reg[1]_0 ,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_start_tx_fu_119_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    write_pointer_vi,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    write_pointer_be,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    write_pointer_bk,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    ram_reg_5,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    mac_frame_we0_0,
    mac_frame_we0_1,
    ram_reg_6,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ap_start,
    grp_phy_txend_confirm_fu_292_ap_start_reg_reg,
    idle_waited_0_reg_107,
    grp_phy_txend_confirm_fu_292_ap_start_reg,
    grp_phy_txend_confirm_fu_292_ap_start_reg0,
    current_txop_holder_o_1_sp_1,
    \current_txop_holder_o[2] ,
    \current_txop_holder_o[1]_0 ,
    \available_spaces_vo_reg[2]_0 ,
    \available_spaces_vi_reg[2]_0 ,
    \available_spaces_be_reg[0]_0 ,
    current_txop_holder_3_reg_382);
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[7] ;
  output grp_start_tx_fu_117_ap_done;
  output \available_spaces_vi_reg[0] ;
  output \available_spaces_be_reg[0] ;
  output \available_spaces_bk_reg[0] ;
  output \available_spaces_vo_reg[0] ;
  output [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  output \bk1_0_reg_340_reg[6] ;
  output \vo_0_reg_260_reg[6] ;
  output [1:0]O;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111106] ;
  output [4:0]\ap_CS_fsm_reg[4] ;
  output [2:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  output grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  output [0:0]\mul_ln140_reg_1234_reg[-1111111106] ;
  output [1:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  output \ap_CS_fsm_reg[17] ;
  output \available_spaces_bk_reg[2] ;
  output \ap_CS_fsm_reg[13] ;
  output \available_spaces_bk_reg[1] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output [5:0]ADDRARDADDR;
  output \available_spaces_vo_s_reg_1136_reg[0] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \available_spaces_vo_reg[2] ;
  output \write_pointer_vo_reg[1] ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \available_spaces_vi_s_reg_1125_reg[0] ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \available_spaces_vi_reg[2] ;
  output \write_pointer_vi_reg[1] ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \available_spaces_be_reg[2] ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \available_spaces_be_s_reg_1114_reg[0] ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \write_pointer_be_reg[1] ;
  output \available_spaces_bk_s_reg_1103_reg[0] ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \write_pointer_bk_reg[1] ;
  output mac_frame_we0;
  output \ap_CS_fsm_reg[2] ;
  output [1:0]\ap_CS_fsm_reg[13]_7 ;
  output ap_ready;
  output [0:0]D;
  output \ap_CS_fsm_reg[13]_8 ;
  output [1:0]current_txop_holder_o;
  output \idle_waited_0_reg_107_reg[0] ;
  output [2:0]\read_pointer_vi_reg[0] ;
  output [2:0]\read_pointer_vo_reg[0] ;
  output [2:0]\read_pointer_be_reg[0] ;
  output [2:0]\read_pointer_bk_reg[0] ;
  output \ap_CS_fsm_reg[13]_9 ;
  output \ap_CS_fsm_reg[13]_10 ;
  output \ap_CS_fsm_reg[13]_11 ;
  output \ap_CS_fsm_reg[16] ;
  input ap_rst;
  input ap_clk;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input grp_start_tx_fu_117_ap_start_reg;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_37;
  input ram_reg_i_33;
  input ap_NS_fsm118_out;
  input \available_spaces_bk_reg[2]_0 ;
  input \available_spaces_bk_reg[2]_1 ;
  input \available_spaces_bk_reg[1]_0 ;
  input \read_pointer_bk_reg[1] ;
  input [4:0]Q;
  input grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  input [1:0]\read_pointer_bk_load_reg_1191_reg[0] ;
  input grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  input \read_pointer_be_reg[1] ;
  input [1:0]\read_pointer_be_load_reg_1196_reg[0] ;
  input \read_pointer_vi_reg[1] ;
  input \read_pointer_vi_reg[1]_0 ;
  input [1:0]\read_pointer_vi_load_reg_1201_reg[0] ;
  input \read_pointer_vo_reg[0]_0 ;
  input grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  input [1:0]\read_pointer_vo_load_reg_1206_reg[0] ;
  input [5:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  input grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  input [1:0]write_pointer_vo;
  input \write_pointer_bk_reg[1]_0 ;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  input grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  input [1:0]write_pointer_vi;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  input grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  input [1:0]write_pointer_be;
  input [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  input [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  input grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  input [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  input [1:0]write_pointer_bk;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  input ram_reg_5;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  input [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  input mac_frame_we0_0;
  input mac_frame_we0_1;
  input ram_reg_6;
  input grp_initial_edca_process_fu_240_edca_queues_we0;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ap_start;
  input [4:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg;
  input idle_waited_0_reg_107;
  input grp_phy_txend_confirm_fu_292_ap_start_reg;
  input grp_phy_txend_confirm_fu_292_ap_start_reg0;
  input current_txop_holder_o_1_sp_1;
  input \current_txop_holder_o[2] ;
  input \current_txop_holder_o[1]_0 ;
  input \available_spaces_vo_reg[2]_0 ;
  input \available_spaces_vi_reg[2]_0 ;
  input \available_spaces_be_reg[0]_0 ;
  input [1:0]current_txop_holder_3_reg_382;

  wire [5:0]ADDRARDADDR;
  wire [0:0]D;
  wire [1:0]O;
  wire [4:0]Q;
  wire [1:0]add_ln368_reg_90;
  wire \add_ln368_reg_90[0]_i_1__0_n_1 ;
  wire \add_ln368_reg_90[1]_i_1__0_n_1 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_10 ;
  wire \ap_CS_fsm_reg[13]_11 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire [1:0]\ap_CS_fsm_reg[13]_7 ;
  wire \ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[13]_9 ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [4:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_clk;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire [2:0]available_spaces_be;
  wire \available_spaces_be_reg[0] ;
  wire \available_spaces_be_reg[0]_0 ;
  wire \available_spaces_be_reg[2] ;
  wire \available_spaces_be_s_reg_1114_reg[0] ;
  wire [2:0]available_spaces_bk;
  wire \available_spaces_bk_reg[0] ;
  wire \available_spaces_bk_reg[1] ;
  wire \available_spaces_bk_reg[1]_0 ;
  wire \available_spaces_bk_reg[2] ;
  wire \available_spaces_bk_reg[2]_0 ;
  wire \available_spaces_bk_reg[2]_1 ;
  wire \available_spaces_bk_s_reg_1103_reg[0] ;
  wire [2:0]available_spaces_vi;
  wire \available_spaces_vi_reg[0] ;
  wire \available_spaces_vi_reg[2] ;
  wire \available_spaces_vi_reg[2]_0 ;
  wire \available_spaces_vi_s_reg_1125_reg[0] ;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo_reg[0] ;
  wire \available_spaces_vo_reg[2] ;
  wire \available_spaces_vo_reg[2]_0 ;
  wire \available_spaces_vo_s_reg_1136_reg[0] ;
  wire \bk1_0_reg_340_reg[6] ;
  wire [1:0]current_txop_holder_3_reg_382;
  wire [1:0]current_txop_holder_o;
  wire \current_txop_holder_o[1]_0 ;
  wire \current_txop_holder_o[2] ;
  wire current_txop_holder_o_1_sn_1;
  wire grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  wire grp_enqueue_dequeue_fram_fu_44_n_38;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg;
  wire grp_phy_txend_confirm_fu_292_ap_start_reg0;
  wire [4:0]grp_phy_txend_confirm_fu_292_ap_start_reg_reg;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire grp_start_tx_fu_117_ap_done;
  wire grp_start_tx_fu_117_ap_start_reg;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire idle_waited_0_reg_107;
  wire \idle_waited_0_reg_107_reg[0] ;
  wire mac_frame_we0;
  wire mac_frame_we0_0;
  wire mac_frame_we0_1;
  wire [2:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  wire [1:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  wire [0:0]\mul_ln140_reg_1234_reg[-1111111106] ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111106] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_33;
  wire ram_reg_i_37;
  wire [1:0]\read_pointer_be_load_reg_1196_reg[0] ;
  wire [2:0]\read_pointer_be_reg[0] ;
  wire \read_pointer_be_reg[1] ;
  wire [1:0]\read_pointer_bk_load_reg_1191_reg[0] ;
  wire [2:0]\read_pointer_bk_reg[0] ;
  wire \read_pointer_bk_reg[1] ;
  wire [1:0]\read_pointer_vi_load_reg_1201_reg[0] ;
  wire [2:0]\read_pointer_vi_reg[0] ;
  wire \read_pointer_vi_reg[1] ;
  wire \read_pointer_vi_reg[1]_0 ;
  wire [1:0]\read_pointer_vo_load_reg_1206_reg[0] ;
  wire [2:0]\read_pointer_vo_reg[0] ;
  wire \read_pointer_vo_reg[0]_0 ;
  wire \vo_0_reg_260_reg[6] ;
  wire [1:0]write_pointer_be;
  wire \write_pointer_be_reg[1] ;
  wire [1:0]write_pointer_bk;
  wire \write_pointer_bk_reg[1] ;
  wire \write_pointer_bk_reg[1]_0 ;
  wire [1:0]write_pointer_vi;
  wire \write_pointer_vi_reg[1] ;
  wire [1:0]write_pointer_vo;
  wire \write_pointer_vo_reg[1] ;

  assign current_txop_holder_o_1_sn_1 = current_txop_holder_o_1_sp_1;
  LUT4 #(
    .INIT(16'h7F40)) 
    \add_ln368_reg_90[0]_i_1__0 
       (.I0(current_txop_holder_3_reg_382[0]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_tx_fu_117_ap_start_reg),
        .I3(add_ln368_reg_90[0]),
        .O(\add_ln368_reg_90[0]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h9FFF9000)) 
    \add_ln368_reg_90[1]_i_1__0 
       (.I0(current_txop_holder_3_reg_382[0]),
        .I1(current_txop_holder_3_reg_382[1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_tx_fu_117_ap_start_reg),
        .I4(add_ln368_reg_90[1]),
        .O(\add_ln368_reg_90[1]_i_1__0_n_1 ));
  FDRE \add_ln368_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln368_reg_90[0]_i_1__0_n_1 ),
        .Q(add_ln368_reg_90[0]),
        .R(1'b0));
  FDRE \add_ln368_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln368_reg_90[1]_i_1__0_n_1 ),
        .Q(add_ln368_reg_90[1]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram grp_enqueue_dequeue_fram_fu_44
       (.ADDRARDADDR(ADDRARDADDR),
        .D(ap_NS_fsm),
        .O(O),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .add_ln368_reg_90(add_ln368_reg_90),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_10 (\ap_CS_fsm_reg[13]_9 ),
        .\ap_CS_fsm_reg[13]_11 (\ap_CS_fsm_reg[13]_10 ),
        .\ap_CS_fsm_reg[13]_12 (\ap_CS_fsm_reg[13]_11 ),
        .\ap_CS_fsm_reg[13]_2 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[13]_3 (\ap_CS_fsm_reg[13]_2 ),
        .\ap_CS_fsm_reg[13]_4 (\ap_CS_fsm_reg[13]_3 ),
        .\ap_CS_fsm_reg[13]_5 (\ap_CS_fsm_reg[13]_4 ),
        .\ap_CS_fsm_reg[13]_6 (\ap_CS_fsm_reg[13]_5 ),
        .\ap_CS_fsm_reg[13]_7 (\ap_CS_fsm_reg[13]_6 ),
        .\ap_CS_fsm_reg[13]_8 (\ap_CS_fsm_reg[13]_7 ),
        .\ap_CS_fsm_reg[13]_9 (\ap_CS_fsm_reg[13]_8 ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[17]_0 (grp_enqueue_dequeue_fram_fu_44_n_38),
        .\ap_CS_fsm_reg[17]_1 (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[5]_4 (\ap_CS_fsm_reg[5]_3 ),
        .\ap_CS_fsm_reg[5]_5 (\ap_CS_fsm_reg[5]_4 ),
        .\ap_CS_fsm_reg[5]_6 (\ap_CS_fsm_reg[5]_5 ),
        .\ap_CS_fsm_reg[5]_7 (\ap_CS_fsm_reg[5]_6 ),
        .\ap_CS_fsm_reg[5]_8 (\ap_CS_fsm_reg[5]_7 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .available_spaces_be(available_spaces_be),
        .\available_spaces_be_reg[0] (\available_spaces_be_reg[0] ),
        .\available_spaces_be_reg[0]_0 (\available_spaces_be_reg[0]_0 ),
        .\available_spaces_be_reg[2] (\available_spaces_be_reg[2] ),
        .\available_spaces_be_s_reg_1114_reg[0]_0 (\available_spaces_be_s_reg_1114_reg[0] ),
        .available_spaces_bk(available_spaces_bk),
        .\available_spaces_bk_reg[0] (\available_spaces_bk_reg[0] ),
        .\available_spaces_bk_reg[1] (\available_spaces_bk_reg[1] ),
        .\available_spaces_bk_reg[1]_0 (\available_spaces_bk_reg[1]_0 ),
        .\available_spaces_bk_reg[2] (\available_spaces_bk_reg[2] ),
        .\available_spaces_bk_reg[2]_0 (\available_spaces_bk_reg[2]_0 ),
        .\available_spaces_bk_reg[2]_1 (\available_spaces_bk_reg[2]_1 ),
        .\available_spaces_bk_s_reg_1103_reg[0]_0 (\available_spaces_bk_s_reg_1103_reg[0] ),
        .available_spaces_vi(available_spaces_vi),
        .\available_spaces_vi_reg[0] (\available_spaces_vi_reg[0] ),
        .\available_spaces_vi_reg[2] (\available_spaces_vi_reg[2] ),
        .\available_spaces_vi_reg[2]_0 (\available_spaces_vi_reg[2]_0 ),
        .\available_spaces_vi_s_reg_1125_reg[0]_0 (\available_spaces_vi_s_reg_1125_reg[0] ),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo_reg[0] (\available_spaces_vo_reg[0] ),
        .\available_spaces_vo_reg[2] (\available_spaces_vo_reg[2] ),
        .\available_spaces_vo_reg[2]_0 (\available_spaces_vo_reg[2]_0 ),
        .\available_spaces_vo_s_reg_1136_reg[0]_0 (\available_spaces_vo_s_reg_1136_reg[0] ),
        .\bk1_0_reg_340_reg[6]_0 (\bk1_0_reg_340_reg[6] ),
        .current_txop_holder_o(current_txop_holder_o),
        .\current_txop_holder_o[1]_0 (\current_txop_holder_o[1]_0 ),
        .\current_txop_holder_o[2] (\current_txop_holder_o[2] ),
        .current_txop_holder_o_1_sp_1(current_txop_holder_o_1_sn_1),
        .grp_enqueue_dequeue_fram_fu_44_ap_start_reg(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .grp_initial_edca_process_fu_240_available_spaces_be_o(grp_initial_edca_process_fu_240_available_spaces_be_o),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o(grp_initial_edca_process_fu_240_available_spaces_bk_o),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o(grp_initial_edca_process_fu_240_available_spaces_vi_o),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o(grp_initial_edca_process_fu_240_available_spaces_vo_o),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld(grp_initial_edca_process_fu_240_read_pointer_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_phy_txend_confirm_fu_292_ap_start_reg(grp_phy_txend_confirm_fu_292_ap_start_reg),
        .grp_phy_txend_confirm_fu_292_ap_start_reg0(grp_phy_txend_confirm_fu_292_ap_start_reg0),
        .grp_phy_txend_confirm_fu_292_ap_start_reg_reg(D),
        .grp_phy_txend_confirm_fu_292_ap_start_reg_reg_0(grp_phy_txend_confirm_fu_292_ap_start_reg_reg),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_start_tx_fu_117_ap_start_reg(grp_start_tx_fu_117_ap_start_reg),
        .grp_start_tx_fu_117_ap_start_reg_reg(grp_start_tx_fu_117_ap_done),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .idle_waited_0_reg_107(idle_waited_0_reg_107),
        .\idle_waited_0_reg_107_reg[0] (\idle_waited_0_reg_107_reg[0] ),
        .mac_frame_we0(mac_frame_we0),
        .mac_frame_we0_0(mac_frame_we0_0),
        .mac_frame_we0_1(mac_frame_we0_1),
        .\mul_ln127_reg_1242_reg[-1111111105]_0 (\mul_ln127_reg_1242_reg[-1111111105] ),
        .\mul_ln140_reg_1234_reg[-1111111105]_0 (\mul_ln140_reg_1234_reg[-1111111105] ),
        .\mul_ln140_reg_1234_reg[-1111111106]_0 (\mul_ln140_reg_1234_reg[-1111111106] ),
        .\mul_ln153_reg_1226_reg[-1111111105]_0 (\mul_ln153_reg_1226_reg[-1111111105] ),
        .\mul_ln153_reg_1226_reg[-1111111106]_0 (\mul_ln153_reg_1226_reg[-1111111106] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_10(ram_reg_9),
        .ram_reg_2(Q),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .ram_reg_9(ram_reg_8),
        .ram_reg_i_33_0(ram_reg_i_33),
        .ram_reg_i_37_0(ram_reg_i_37),
        .\read_pointer_be_load_reg_1196_reg[0]_0 (\read_pointer_be_load_reg_1196_reg[0] ),
        .\read_pointer_be_reg[0] (\read_pointer_be_reg[0] ),
        .\read_pointer_be_reg[1] (\read_pointer_be_reg[1] ),
        .\read_pointer_bk_load_reg_1191_reg[0]_0 (\read_pointer_bk_load_reg_1191_reg[0] ),
        .\read_pointer_bk_reg[0] (\read_pointer_bk_reg[0] ),
        .\read_pointer_bk_reg[1] (\read_pointer_bk_reg[1] ),
        .\read_pointer_vi_load_reg_1201_reg[0]_0 (\read_pointer_vi_load_reg_1201_reg[0] ),
        .\read_pointer_vi_reg[0] (\read_pointer_vi_reg[0] ),
        .\read_pointer_vi_reg[1] (\read_pointer_vi_reg[1] ),
        .\read_pointer_vi_reg[1]_0 (\read_pointer_vi_reg[1]_0 ),
        .\read_pointer_vo_load_reg_1206_reg[0]_0 (\read_pointer_vo_load_reg_1206_reg[0] ),
        .\read_pointer_vo_reg[0] (\read_pointer_vo_reg[0] ),
        .\read_pointer_vo_reg[0]_0 (\read_pointer_vo_reg[0]_0 ),
        .\vo_0_reg_260_reg[6]_0 (\vo_0_reg_260_reg[6] ),
        .write_pointer_be(write_pointer_be),
        .\write_pointer_be_reg[1] (\write_pointer_be_reg[1] ),
        .write_pointer_bk(write_pointer_bk),
        .\write_pointer_bk_reg[1] (\write_pointer_bk_reg[1] ),
        .\write_pointer_bk_reg[1]_0 (\write_pointer_bk_reg[1]_0 ),
        .write_pointer_vi(write_pointer_vi),
        .\write_pointer_vi_reg[1] (\write_pointer_vi_reg[1] ),
        .write_pointer_vo(write_pointer_vo),
        .\write_pointer_vo_reg[1] (\write_pointer_vo_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_44_n_38),
        .Q(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .R(ap_rst));
endmodule

(* ORIG_REF_NAME = "start_tx" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_tx_30
   (\ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[1]_0 ,
    \vo4_0_reg_304_reg[0] ,
    grp_start_tx_fu_119_available_spaces_vi_o,
    \vi3_0_reg_316_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[5] ,
    \be2_0_reg_328_reg[3] ,
    \ap_CS_fsm_reg[7] ,
    \bk1_0_reg_340_reg[2] ,
    grp_start_tx_fu_119_ap_done,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[14] ,
    O,
    \mul_ln153_reg_1226_reg[-1111111106] ,
    \mul_ln127_reg_1242_reg[-1111111105] ,
    grp_initial_edca_process_fu_240_edca_queues_we0,
    \mul_ln140_reg_1234_reg[-1111111106] ,
    \mul_ln140_reg_1234_reg[-1111111105] ,
    \mul_ln153_reg_1226_reg[-1111111105] ,
    \ap_CS_fsm_reg[17] ,
    D,
    grp_initial_edca_process_fu_240_ap_start_reg_reg,
    \idle_waited_0_reg_109_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    mac_frame_address0,
    mac_frame_ce0,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \idle_waited_0_reg_109_reg[0]_0 ,
    grp_start_tx_fu_119_available_spaces_be_o,
    grp_start_tx_fu_119_available_spaces_bk_o,
    grp_start_tx_fu_119_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o,
    grp_initial_edca_process_fu_240_write_pointer_vo_o,
    grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_vi_o,
    grp_initial_edca_process_fu_240_write_pointer_vi_o,
    grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld,
    grp_initial_edca_process_fu_240_available_spaces_be_o,
    grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_be_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o,
    grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld,
    grp_initial_edca_process_fu_240_write_pointer_bk_o,
    grp_initial_edca_process_fu_240_read_pointer_vo_o,
    grp_initial_edca_process_fu_240_read_pointer_vi_o,
    grp_initial_edca_process_fu_240_read_pointer_be_o,
    grp_initial_edca_process_fu_240_read_pointer_bk_o,
    ap_rst,
    ap_clk,
    available_spaces_vo,
    available_spaces_vi,
    available_spaces_be,
    available_spaces_bk,
    grp_start_tx_fu_119_ap_start_reg,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    \ap_CS_fsm_reg[17]_2 ,
    \ap_CS_fsm_reg[17]_3 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_i_38,
    ram_reg_i_34,
    ap_NS_fsm118_out,
    Q,
    idle_waited_0_reg_109,
    grp_initial_edca_process_fu_240_ap_start_reg,
    \mac_frame_address0[0] ,
    \current_txop_holder_o[0] ,
    current_txop_holder_i,
    current_txop_holder_o_ap_vld,
    \mac_frame_address0[6] ,
    grp_phy_txend_confirm_fu_292_frame_to_transfer_address0,
    \mac_frame_address0[6]_0 ,
    \mac_frame_address0[6]_1 ,
    mac_frame_ce0_0,
    grp_phy_txend_confirm_fu_292_edca_queues_address0,
    grp_phy_txend_confirm_fu_292_edca_queues_ce0,
    \available_spaces_vo[0]_i_3 ,
    write_pointer_vo,
    write_pointer_vi,
    write_pointer_be,
    write_pointer_bk,
    \mul_ln153_reg_1226_reg[-1111111103] ,
    \mul_ln140_reg_1234_reg[-1111111103] ,
    \mul_ln127_reg_1242_reg[-1111111103] ,
    \mul_ln114_reg_1250_reg[-1111111103] ,
    current_txop_holder_6_reg_384);
  output [8:0]\ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \vo4_0_reg_304_reg[0] ;
  output [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  output \vi3_0_reg_316_reg[5] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[5] ;
  output \be2_0_reg_328_reg[3] ;
  output \ap_CS_fsm_reg[7] ;
  output \bk1_0_reg_340_reg[2] ;
  output grp_start_tx_fu_119_ap_done;
  output \ap_CS_fsm_reg[10] ;
  output \ap_CS_fsm_reg[14] ;
  output [1:0]O;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111106] ;
  output [2:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  output grp_initial_edca_process_fu_240_edca_queues_we0;
  output [0:0]\mul_ln140_reg_1234_reg[-1111111106] ;
  output [1:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  output [1:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  output \ap_CS_fsm_reg[17] ;
  output [1:0]D;
  output [0:0]grp_initial_edca_process_fu_240_ap_start_reg_reg;
  output \idle_waited_0_reg_109_reg[0] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output [6:0]mac_frame_address0;
  output mac_frame_ce0;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \idle_waited_0_reg_109_reg[0]_0 ;
  output [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  output [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  output grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  output grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  output grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  output grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  output [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  output [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  input ap_rst;
  input ap_clk;
  input [2:0]available_spaces_vo;
  input [2:0]available_spaces_vi;
  input [2:0]available_spaces_be;
  input [2:0]available_spaces_bk;
  input grp_start_tx_fu_119_ap_start_reg;
  input \ap_CS_fsm_reg[17]_0 ;
  input \ap_CS_fsm_reg[17]_1 ;
  input \ap_CS_fsm_reg[17]_2 ;
  input \ap_CS_fsm_reg[17]_3 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_i_38;
  input ram_reg_i_34;
  input ap_NS_fsm118_out;
  input [4:0]Q;
  input idle_waited_0_reg_109;
  input grp_initial_edca_process_fu_240_ap_start_reg;
  input [4:0]\mac_frame_address0[0] ;
  input \current_txop_holder_o[0] ;
  input [2:0]current_txop_holder_i;
  input current_txop_holder_o_ap_vld;
  input [6:0]\mac_frame_address0[6] ;
  input [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  input \mac_frame_address0[6]_0 ;
  input \mac_frame_address0[6]_1 ;
  input mac_frame_ce0_0;
  input [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  input grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  input \available_spaces_vo[0]_i_3 ;
  input [1:0]write_pointer_vo;
  input [1:0]write_pointer_vi;
  input [1:0]write_pointer_be;
  input [1:0]write_pointer_bk;
  input [4:0]\mul_ln153_reg_1226_reg[-1111111103] ;
  input [4:0]\mul_ln140_reg_1234_reg[-1111111103] ;
  input [4:0]\mul_ln127_reg_1242_reg[-1111111103] ;
  input [4:0]\mul_ln114_reg_1250_reg[-1111111103] ;
  input [1:0]current_txop_holder_6_reg_384;

  wire [1:0]D;
  wire [1:0]O;
  wire [4:0]Q;
  wire [1:0]add_ln368_reg_90;
  wire \add_ln368_reg_90[0]_i_1_n_1 ;
  wire \add_ln368_reg_90[1]_i_1_n_1 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[14] ;
  wire [8:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire \ap_CS_fsm_reg[17]_2 ;
  wire \ap_CS_fsm_reg[17]_3 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm118_out;
  wire ap_clk;
  wire ap_rst;
  wire [2:0]available_spaces_be;
  wire [2:0]available_spaces_bk;
  wire [2:0]available_spaces_vi;
  wire [2:0]available_spaces_vo;
  wire \available_spaces_vo[0]_i_3 ;
  wire \be2_0_reg_328_reg[3] ;
  wire \bk1_0_reg_340_reg[2] ;
  wire [1:0]current_txop_holder_6_reg_384;
  wire [2:0]current_txop_holder_i;
  wire \current_txop_holder_o[0] ;
  wire current_txop_holder_o_ap_vld;
  wire grp_enqueue_dequeue_fram_fu_44_ap_start_reg;
  wire grp_enqueue_dequeue_fram_fu_44_n_37;
  wire grp_initial_edca_process_fu_240_ap_start_reg;
  wire [0:0]grp_initial_edca_process_fu_240_ap_start_reg_reg;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_be_o;
  wire grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_bk_o;
  wire grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vi_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld;
  wire [1:0]grp_initial_edca_process_fu_240_available_spaces_vo_o;
  wire grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld;
  wire grp_initial_edca_process_fu_240_edca_queues_we0;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_read_pointer_vo_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_be_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_bk_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vi_o;
  wire [1:0]grp_initial_edca_process_fu_240_write_pointer_vo_o;
  wire [1:0]grp_phy_txend_confirm_fu_292_edca_queues_address0;
  wire grp_phy_txend_confirm_fu_292_edca_queues_ce0;
  wire [5:0]grp_phy_txend_confirm_fu_292_frame_to_transfer_address0;
  wire grp_start_tx_fu_119_ap_done;
  wire grp_start_tx_fu_119_ap_start_reg;
  wire [0:0]grp_start_tx_fu_119_available_spaces_be_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_bk_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vi_o;
  wire [0:0]grp_start_tx_fu_119_available_spaces_vo_o;
  wire idle_waited_0_reg_109;
  wire \idle_waited_0_reg_109_reg[0] ;
  wire \idle_waited_0_reg_109_reg[0]_0 ;
  wire [6:0]mac_frame_address0;
  wire [4:0]\mac_frame_address0[0] ;
  wire [6:0]\mac_frame_address0[6] ;
  wire \mac_frame_address0[6]_0 ;
  wire \mac_frame_address0[6]_1 ;
  wire mac_frame_ce0;
  wire mac_frame_ce0_0;
  wire [4:0]\mul_ln114_reg_1250_reg[-1111111103] ;
  wire [4:0]\mul_ln127_reg_1242_reg[-1111111103] ;
  wire [2:0]\mul_ln127_reg_1242_reg[-1111111105] ;
  wire [4:0]\mul_ln140_reg_1234_reg[-1111111103] ;
  wire [1:0]\mul_ln140_reg_1234_reg[-1111111105] ;
  wire [0:0]\mul_ln140_reg_1234_reg[-1111111106] ;
  wire [4:0]\mul_ln153_reg_1226_reg[-1111111103] ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111105] ;
  wire [1:0]\mul_ln153_reg_1226_reg[-1111111106] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_34;
  wire ram_reg_i_38;
  wire \vi3_0_reg_316_reg[5] ;
  wire \vo4_0_reg_304_reg[0] ;
  wire [1:0]write_pointer_be;
  wire [1:0]write_pointer_bk;
  wire [1:0]write_pointer_vi;
  wire [1:0]write_pointer_vo;

  LUT4 #(
    .INIT(16'h7F40)) 
    \add_ln368_reg_90[0]_i_1 
       (.I0(current_txop_holder_6_reg_384[0]),
        .I1(\ap_CS_fsm_reg_n_1_[0] ),
        .I2(grp_start_tx_fu_119_ap_start_reg),
        .I3(add_ln368_reg_90[0]),
        .O(\add_ln368_reg_90[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h9FFF9000)) 
    \add_ln368_reg_90[1]_i_1 
       (.I0(current_txop_holder_6_reg_384[0]),
        .I1(current_txop_holder_6_reg_384[1]),
        .I2(\ap_CS_fsm_reg_n_1_[0] ),
        .I3(grp_start_tx_fu_119_ap_start_reg),
        .I4(add_ln368_reg_90[1]),
        .O(\add_ln368_reg_90[1]_i_1_n_1 ));
  FDRE \add_ln368_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln368_reg_90[0]_i_1_n_1 ),
        .Q(add_ln368_reg_90[0]),
        .R(1'b0));
  FDRE \add_ln368_reg_90_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln368_reg_90[1]_i_1_n_1 ),
        .Q(add_ln368_reg_90[1]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_enqueue_dequeue_fram_31 grp_enqueue_dequeue_fram_fu_44
       (.D(ap_NS_fsm),
        .O(O),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_1_[0] }),
        .add_ln368_reg_90(add_ln368_reg_90),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_1 (\ap_CS_fsm_reg[13]_0 ),
        .\ap_CS_fsm_reg[13]_2 (\ap_CS_fsm_reg[13]_1 ),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[15]_0 (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[16]_0 (D),
        .\ap_CS_fsm_reg[17]_0 (grp_enqueue_dequeue_fram_fu_44_n_37),
        .\ap_CS_fsm_reg[17]_1 (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[17]_2 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[17]_3 (\ap_CS_fsm_reg[17]_1 ),
        .\ap_CS_fsm_reg[17]_4 (\ap_CS_fsm_reg[17]_2 ),
        .\ap_CS_fsm_reg[17]_5 (\ap_CS_fsm_reg[17]_3 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_2 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_2 ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm118_out(ap_NS_fsm118_out),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .available_spaces_be(available_spaces_be),
        .available_spaces_bk(available_spaces_bk),
        .available_spaces_vi(available_spaces_vi),
        .available_spaces_vo(available_spaces_vo),
        .\available_spaces_vo[0]_i_3 (\available_spaces_vo[0]_i_3 ),
        .\be2_0_reg_328_reg[3]_0 (\be2_0_reg_328_reg[3] ),
        .\bk1_0_reg_340_reg[2]_0 (\bk1_0_reg_340_reg[2] ),
        .current_txop_holder_i(current_txop_holder_i),
        .\current_txop_holder_o[0] (\current_txop_holder_o[0] ),
        .current_txop_holder_o_ap_vld(current_txop_holder_o_ap_vld),
        .grp_enqueue_dequeue_fram_fu_44_ap_start_reg(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .grp_initial_edca_process_fu_240_ap_start_reg(grp_initial_edca_process_fu_240_ap_start_reg),
        .grp_initial_edca_process_fu_240_ap_start_reg_reg(grp_initial_edca_process_fu_240_ap_start_reg_reg),
        .grp_initial_edca_process_fu_240_ap_start_reg_reg_0(Q),
        .grp_initial_edca_process_fu_240_available_spaces_be_o(grp_initial_edca_process_fu_240_available_spaces_be_o),
        .grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_be_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o(grp_initial_edca_process_fu_240_available_spaces_bk_o),
        .grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_bk_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o(grp_initial_edca_process_fu_240_available_spaces_vi_o),
        .grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vi_o_ap_vld),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o(grp_initial_edca_process_fu_240_available_spaces_vo_o),
        .grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld(grp_initial_edca_process_fu_240_available_spaces_vo_o_ap_vld),
        .grp_initial_edca_process_fu_240_edca_queues_we0(grp_initial_edca_process_fu_240_edca_queues_we0),
        .grp_initial_edca_process_fu_240_read_pointer_be_o(grp_initial_edca_process_fu_240_read_pointer_be_o),
        .grp_initial_edca_process_fu_240_read_pointer_bk_o(grp_initial_edca_process_fu_240_read_pointer_bk_o),
        .grp_initial_edca_process_fu_240_read_pointer_vi_o(grp_initial_edca_process_fu_240_read_pointer_vi_o),
        .grp_initial_edca_process_fu_240_read_pointer_vo_o(grp_initial_edca_process_fu_240_read_pointer_vo_o),
        .grp_initial_edca_process_fu_240_write_pointer_be_o(grp_initial_edca_process_fu_240_write_pointer_be_o),
        .grp_initial_edca_process_fu_240_write_pointer_bk_o(grp_initial_edca_process_fu_240_write_pointer_bk_o),
        .grp_initial_edca_process_fu_240_write_pointer_vi_o(grp_initial_edca_process_fu_240_write_pointer_vi_o),
        .grp_initial_edca_process_fu_240_write_pointer_vo_o(grp_initial_edca_process_fu_240_write_pointer_vo_o),
        .grp_phy_txend_confirm_fu_292_edca_queues_address0(grp_phy_txend_confirm_fu_292_edca_queues_address0),
        .grp_phy_txend_confirm_fu_292_edca_queues_ce0(grp_phy_txend_confirm_fu_292_edca_queues_ce0),
        .grp_phy_txend_confirm_fu_292_frame_to_transfer_address0(grp_phy_txend_confirm_fu_292_frame_to_transfer_address0),
        .grp_start_tx_fu_119_ap_start_reg(grp_start_tx_fu_119_ap_start_reg),
        .grp_start_tx_fu_119_ap_start_reg_reg(grp_start_tx_fu_119_ap_done),
        .grp_start_tx_fu_119_available_spaces_be_o(grp_start_tx_fu_119_available_spaces_be_o),
        .grp_start_tx_fu_119_available_spaces_bk_o(grp_start_tx_fu_119_available_spaces_bk_o),
        .grp_start_tx_fu_119_available_spaces_vi_o(grp_start_tx_fu_119_available_spaces_vi_o),
        .grp_start_tx_fu_119_available_spaces_vo_o(grp_start_tx_fu_119_available_spaces_vo_o),
        .idle_waited_0_reg_109(idle_waited_0_reg_109),
        .\idle_waited_0_reg_109_reg[0] (\idle_waited_0_reg_109_reg[0] ),
        .\idle_waited_0_reg_109_reg[0]_0 (\idle_waited_0_reg_109_reg[0]_0 ),
        .mac_frame_address0(mac_frame_address0),
        .\mac_frame_address0[0] (\mac_frame_address0[0] ),
        .\mac_frame_address0[6] (\mac_frame_address0[6] ),
        .\mac_frame_address0[6]_0 (\mac_frame_address0[6]_0 ),
        .\mac_frame_address0[6]_1 (\mac_frame_address0[6]_1 ),
        .mac_frame_ce0(mac_frame_ce0),
        .mac_frame_ce0_0(mac_frame_ce0_0),
        .\mul_ln114_reg_1250_reg[-1111111103]_0 (\mul_ln114_reg_1250_reg[-1111111103] ),
        .\mul_ln127_reg_1242_reg[-1111111103]_0 (\mul_ln127_reg_1242_reg[-1111111103] ),
        .\mul_ln127_reg_1242_reg[-1111111105]_0 (\mul_ln127_reg_1242_reg[-1111111105] ),
        .\mul_ln140_reg_1234_reg[-1111111103]_0 (\mul_ln140_reg_1234_reg[-1111111103] ),
        .\mul_ln140_reg_1234_reg[-1111111105]_0 (\mul_ln140_reg_1234_reg[-1111111105] ),
        .\mul_ln140_reg_1234_reg[-1111111106]_0 (\mul_ln140_reg_1234_reg[-1111111106] ),
        .\mul_ln153_reg_1226_reg[-1111111103]_0 (\mul_ln153_reg_1226_reg[-1111111103] ),
        .\mul_ln153_reg_1226_reg[-1111111105]_0 (\mul_ln153_reg_1226_reg[-1111111105] ),
        .\mul_ln153_reg_1226_reg[-1111111106]_0 (\mul_ln153_reg_1226_reg[-1111111106] ),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_i_34_0(ram_reg_i_34),
        .ram_reg_i_38_0(ram_reg_i_38),
        .\vi3_0_reg_316_reg[5]_0 (\vi3_0_reg_316_reg[5] ),
        .\vo4_0_reg_304_reg[0]_0 (\vo4_0_reg_304_reg[0] ),
        .write_pointer_be(write_pointer_be),
        .write_pointer_bk(write_pointer_bk),
        .write_pointer_vi(write_pointer_vi),
        .write_pointer_vo(write_pointer_vo));
  FDRE #(
    .INIT(1'b0)) 
    grp_enqueue_dequeue_fram_fu_44_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_enqueue_dequeue_fram_fu_44_n_37),
        .Q(grp_enqueue_dequeue_fram_fu_44_ap_start_reg),
        .R(ap_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
