INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ip/design_1_ZedboardOLED_0_0/src/charLib/sim/charLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module charLib
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/src/SpiCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SpiCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/src/Delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZedboardOLED_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ipshared/a375/hdl/ZedboardOLED_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZedboardOLED_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ip/design_1_ZedboardOLED_0_0/sim/design_1_ZedboardOLED_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ZedboardOLED_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_UYSKKA
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/alvee.ahmed/aahmed_oled/aahmed_oled.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
