
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186777                       # Simulator instruction rate (inst/s)
host_op_rate                                   235175                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 234829                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369444                       # Number of bytes of host memory used
host_seconds                                 42196.85                       # Real time elapsed on the host
sim_insts                                  7881412646                       # Number of instructions simulated
sim_ops                                    9923646334                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       158976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       152064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       103552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       278912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       103680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       278784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       158848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1628672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       632960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            632960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1242                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          810                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2178                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1241                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12724                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4945                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4945                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16043496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15345953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       516699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10450232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28147164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       503781                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10463150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28134247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16030579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164361871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       516699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       503781                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3707314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63876883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63876883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63876883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16043496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15345953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       516699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10450232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28147164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       503781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10463150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28134247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16030579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              228238754                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759114                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586835                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059208                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759114                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282345                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071462                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581613                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121476     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323436      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515900                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407615                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178377                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7086                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536896                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241085                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99988                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166177                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64832                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958532                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28617                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220435                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027071                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027071                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747698                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159230                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308117                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877685     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335489      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090895      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471796      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594844      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570816      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324961      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308117                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242333     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976896     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423334                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280873                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442838                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946582                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704207                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120328                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201350                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18677                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933426                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335843                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967146                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507576                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531524                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841041     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562202      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731691      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721306      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196677      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833968      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62764      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113472      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113472                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930356                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068906                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978331                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434140                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1875933                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1538852                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       186235                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       766953                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          731706                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          190492                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8183                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17865178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10669332                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1875933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922198                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2344104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         534428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        979317                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1103299                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       184726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     21533747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        19189643     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253458      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          293019      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          160980      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184811      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          102769      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           69932      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          181106      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1098029      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     21533747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078944                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448994                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17720161                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1127605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2323955                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18821                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        343202                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       303821                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13022433                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10014                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        343202                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17749421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         407159                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       639893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2314298                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        79771                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13012855                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         19690                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        37231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     18076244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     60573976                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     60573976                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15356672                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2719543                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3393                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           219017                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1246383                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       675098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       149786                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12989416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12249464                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1679509                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3898868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     21533747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16376278     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2072308      9.62%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1112662      5.17%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       774383      3.60%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       675232      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       344469      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        84064      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        53782      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        40569      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     21533747                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3273     12.10%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11837     43.76%     55.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11937     44.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10250005     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191413      1.56%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1494      0.01%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1136597      9.28%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       669955      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12249464                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515490                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              27047                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46078011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14672448                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12040046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12276511                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30599                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       228710                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        16578                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        343202                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         361727                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13475                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12992828                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1246383                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       675098                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107689                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       105060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       212749                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12067596                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1066217                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       181868                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1735966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1685449                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            669749                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507837                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12040335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12040046                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7154100                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18739046                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506678                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381775                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9018796                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11064130                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1928867                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       187161                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     21190545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.522126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.340044                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16669649     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2096873      9.90%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       879370      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       527372      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364910      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       235800      1.11%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       123202      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98403      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       194966      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     21190545                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9018796                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11064130                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1676184                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017668                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1583299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9974800                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       225017                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       194966                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33988511                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26329238                       # The number of ROB writes
system.switch_cpus1.timesIdled                 276074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2228993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9018796                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11064130                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9018796                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.634802                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.634802                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.379535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.379535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        54425210                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16707384                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12149553                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3010                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1866751                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1530639                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       185776                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       789862                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          729456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          191303                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8253                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17882597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10619761                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1866751                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       920759                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2336882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         525686                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        983914                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1103481                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       184497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     21540224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.603059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.948337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        19203342     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          252866      1.17%     90.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          292600      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          161325      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          186434      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          102306      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           69995      0.32%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          180109      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1091247      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     21540224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078558                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.446908                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17737497                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1132092                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2318050                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        17686                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        334896                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       302829                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1935                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12965867                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10142                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        334896                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17764883                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         323706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       731197                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2309233                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        76306                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12957375                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18713                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        36109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     18006158                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     60334660                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     60334660                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15370589                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2635558                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3428                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1928                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           208554                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1241054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       673955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        17764                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       148849                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12937161                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3434                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12227030                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17002                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1617826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3740718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          416                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     21540224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.258707                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16388539     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2071837      9.62%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1113472      5.17%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       770943      3.58%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       673616      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       344350      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        83441      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53648      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        40378      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     21540224                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3049     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         11629     43.63%     55.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        11976     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10234284     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191024      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1496      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1131456      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       668770      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12227030                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.514546                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              26654                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46037938                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14558552                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12022472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12253684                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30499                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       222483                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        14858                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          748                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        334896                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         280824                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12286                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12940620                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         2108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1241054                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       673955                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1927                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          8755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       107867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103912                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       211779                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12045714                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1062369                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       181314                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1730948                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1684421                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            668579                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.506916                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12022717                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12022472                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7146288                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18721452                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.505938                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381717                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9026916                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11074070                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1866706                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3018                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       186725                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     21205328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.522231                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.340290                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16681652     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2097268      9.89%     88.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       879998      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       527748      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365472      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       236588      1.12%     98.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       122717      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        98648      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       195237      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     21205328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9026916                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11074070                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1677668                       # Number of memory references committed
system.switch_cpus2.commit.loads              1018571                       # Number of loads committed
system.switch_cpus2.commit.membars               1506                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1584723                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9983744                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       225211                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       195237                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            33950802                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           26216473                       # The number of ROB writes
system.switch_cpus2.timesIdled                 276484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2222516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9026916                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11074070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9026916                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.632432                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.632432                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.379877                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.379877                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        54339391                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16687179                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12098991                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3014                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1928117                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1577872                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       190353                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       788847                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          756079                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          197881                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8586                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     18544715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10782217                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1928117                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       953960                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2248606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         521280                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        523841                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1136755                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       190432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     21645632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        19397026     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          104180      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          165649      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          224808      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          232171      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          196300      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          108657      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          163896      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1052945      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     21645632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081140                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453745                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        18355212                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       715213                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2244324                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2638                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        328242                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       317001                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13230770                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        328242                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        18405678                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         138538                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       460171                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2197084                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       115916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13225473                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         16744                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49931                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     18452959                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     61520675                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     61520675                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15950528                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2502417                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3225                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1655                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           345703                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1239598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       669461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7903                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       241790                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13208964                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12526592                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1864                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1492179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3584531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     21645632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.578712                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.265262                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16283499     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2252575     10.41%     85.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1127356      5.21%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811205      3.75%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       642626      2.97%     97.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       264248      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       166087      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        86864      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     21645632                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2558     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8122     38.51%     50.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10412     49.36%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10537017     84.12%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       187113      1.49%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1133669      9.05%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       667225      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12526592                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.527153                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21092                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001684                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46721772                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14704443                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12336762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12547684                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25397                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       203472                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10324                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        328242                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         110921                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11704                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13212222                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          879                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1239598                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       669461                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       109558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       108393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       217951                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12352528                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1066779                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       174064                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1733941                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1754538                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            667162                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.519828                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12336882                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12336762                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7083301                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19094315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.519164                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370964                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9298105                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11440950                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1771266                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       192538                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     21317389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.536696                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.375078                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16570185     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2379556     11.16%     88.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       874151      4.10%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       417842      1.96%     94.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384846      1.81%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       203617      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157345      0.74%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80749      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       249098      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     21317389                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9298105                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11440950                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1695260                       # Number of memory references committed
system.switch_cpus3.commit.loads              1036123                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1649755                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10308154                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       249098                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34280442                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26752701                       # The number of ROB writes
system.switch_cpus3.timesIdled                 283159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2117108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9298105                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11440950                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9298105                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.555654                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.555654                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391289                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391289                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        55586193                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17188239                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12260986                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1840178                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1505027                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       180818                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       756194                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          722976                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          188662                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8080                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17841733                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10444113                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1840178                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       911638                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2186636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         526985                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        510289                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1098286                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       181859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20880866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18694230     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117743      0.56%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185550      0.89%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          298499      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          123744      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          138372      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          146423      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96592      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1079713      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20880866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077440                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.439516                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17677034                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       676642                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2179543                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5702                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        341942                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       301437                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12753091                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        341942                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17704261                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         167216                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       429036                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2158410                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        79998                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12744573                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         2009                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21491                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5315                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17688466                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59285311                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59285311                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15073629                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2614810                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3249                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1792                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           237166                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1215849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       652838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19307                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       148301                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12726368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12036885                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15198                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1624960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3635994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20880866                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576455                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269383                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15809186     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2034412      9.74%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1111979      5.33%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       757184      3.63%     94.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       712618      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       204177      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       160366      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        54142      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        36802      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20880866                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2876     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8806     39.06%     51.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10861     48.18%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10084644     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       190379      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1457      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1111770      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       648635      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12036885                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506544                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22543                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001873                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44992373                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14354741                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11841211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12059428                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        36985                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       220808                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20315                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          777                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        341942                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         111993                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10507                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12729657                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1215849                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       652838                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1791                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          7650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       104671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       104168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       208839                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11863942                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1046140                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       172939                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1694436                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1668915                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            648296                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.499267                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11841420                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11841211                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6923871                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18098475                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498310                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382567                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8854864                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10853743                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1875937                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         2943                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       184402                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20538924                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.528447                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381299                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16131219     78.54%     78.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2135293     10.40%     88.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       832180      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       446403      2.17%     95.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       334994      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       186717      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       116474      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102676      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       252968      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20538924                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8854864                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10853743                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1627564                       # Number of memory references committed
system.switch_cpus4.commit.loads               995041                       # Number of loads committed
system.switch_cpus4.commit.membars               1468                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1557946                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9780064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       220482                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       252968                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33015571                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25801343                       # The number of ROB writes
system.switch_cpus4.timesIdled                 289891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2881874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8854864                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10853743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8854864                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.683580                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.683580                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372636                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372636                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53498526                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16412292                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11893366                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          2940                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1928318                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1578180                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       190518                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       789693                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          756826                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          198224                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8617                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18553391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10784875                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1928318                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       955050                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2249486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         522135                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        515193                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles          458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines          1137115                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       190476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21647708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.954110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19398222     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          104116      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          166197      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          224572      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          232312      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          195838      0.90%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          109979      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          163146      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1053326      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21647708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081149                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.453857                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18364231                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       706689                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2245183                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2663                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        328939                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       316899                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13235034                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1347                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        328939                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18414733                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         139251                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       451151                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2197953                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       115678                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13229684                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16444                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        49945                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     18456820                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     61543695                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     61543695                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15952496                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2504324                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3265                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1694                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           345890                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1240542                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       669545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7840                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       219293                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13213059                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3276                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12529296                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1908                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1494335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3596022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21647708                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.578782                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.266862                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16302632     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2232582     10.31%     85.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1119701      5.17%     90.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       816671      3.77%     94.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       647304      2.99%     97.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       264502      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       166116      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        86723      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        11477      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21647708                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2596     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8075     38.29%     50.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10416     49.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10538740     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       187068      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1568      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1134711      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       667209      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12529296                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.527266                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              21087                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001683                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46729295                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14710732                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12338822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12550383                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        25624                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       204312                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10343                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        328939                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         111755                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11807                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13216355                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1240542                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       669545                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1697                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10019                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       110139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       108076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       218215                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12354677                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1067057                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       174619                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1734204                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1754395                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            667147                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.519918                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12338953                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12338822                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7084058                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19098309                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.519251                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370926                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9299221                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11442307                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1774060                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3162                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       192698                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21318769                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.536725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377933                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     16585048     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2366302     11.10%     88.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       876229      4.11%     93.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       417286      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       375982      1.76%     96.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       202897      0.95%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       163314      0.77%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        80296      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       251415      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21318769                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9299221                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11442307                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1695432                       # Number of memory references committed
system.switch_cpus5.commit.loads              1036230                       # Number of loads committed
system.switch_cpus5.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1649959                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10309362                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       235584                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       251415                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            34283656                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26761691                       # The number of ROB writes
system.switch_cpus5.timesIdled                 283567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2115032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9299221                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11442307                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9299221                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.555347                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.555347                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.391336                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.391336                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        55597521                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17189794                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12263798                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3158                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1833713                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1499996                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       180999                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       752749                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          721010                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          188109                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8071                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17790556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10405954                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1833713                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       909119                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2179306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         527797                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        519768                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1095681                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       182076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20832497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18653191     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          117926      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          185746      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          296965      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          123012      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          137123      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          146582      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           96057      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1075895      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20832497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077168                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437911                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17626488                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       685503                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2172278                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         5627                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        342598                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       300138                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12706472                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        342598                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17653968                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         182575                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       423375                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2150932                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        79046                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12697775                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         1857                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         21207                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4795                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17624180                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     59066289                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     59066289                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15005954                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2618188                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3166                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1715                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           234712                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1212332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       650013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        19203                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       148381                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12678258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11987098                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15433                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1627306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3646393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20832497                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575404                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268223                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15779480     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2027908      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1108377      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       755623      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       707631      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       203434      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       159297      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        53885      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        36862      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20832497                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           2835     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          8932     39.58%     52.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        10799     47.86%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10041917     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       189569      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1451      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1108255      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       645906      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11987098                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.504449                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              22566                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001883                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     44844690                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14308887                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11791040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12009664                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        35712                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       221737                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        20303                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          772                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        342598                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         126951                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10621                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12681458                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1212332                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       650013                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1713                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          7810                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          153                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       105227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       103802                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       209029                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11813988                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1042100                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       173108                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1687683                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1662066                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            645583                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.497164                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11791254                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11791040                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6895163                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         18018488                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.496199                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382672                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8815197                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10805123                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1876364                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         2929                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       184555                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20489899                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527339                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379682                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16100147     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2127555     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       828789      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       443692      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       333785      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       186348      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       115940      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       102750      0.50%     98.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       250893      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20489899                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8815197                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10805123                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1620302                       # Number of memory references committed
system.switch_cpus6.commit.loads               990592                       # Number of loads committed
system.switch_cpus6.commit.membars               1462                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1550954                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          9736287                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       219503                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       250893                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            32920428                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25705626                       # The number of ROB writes
system.switch_cpus6.timesIdled                 289641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2930243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8815197                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10805123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8815197                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.695656                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.695656                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.370967                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.370967                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53272133                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16344549                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       11849278                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          2924                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1874218                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1537471                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       186063                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       766243                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          730990                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          190309                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8176                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17848825                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10659925                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1874218                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       921299                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2341952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         534029                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        986447                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1102334                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       184595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     21522106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.605673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19180154     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          253211      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          292720      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          160826      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          184646      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          102672      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           69906      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          180919      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1097052      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     21522106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.448598                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17703801                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1134743                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2321830                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        18792                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        342937                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       303523                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1945                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13010692                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10013                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        342937                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17733034                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         415086                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       639148                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2312133                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79765                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13001133                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         19668                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        37225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     18059941                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     60519010                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     60519010                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15342073                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2717838                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3392                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1894                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           219039                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1245282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       674448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        18168                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       149626                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12977416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3392                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12237958                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18271                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1678415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3896568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     21522106                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.568623                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.259994                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16369425     76.06%     76.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2070436      9.62%     85.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1111610      5.16%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       773670      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       674566      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       344169      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        83960      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        53737      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40533      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     21522106                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3268     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11822     43.75%     55.85% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11930     44.15%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10240371     83.68%     83.68% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       191223      1.56%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1493      0.01%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1135574      9.28%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       669297      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12237958                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515006                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              27020                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002208                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46043310                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14659354                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12028662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12264978                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30573                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       228611                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        16566                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          747                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        342937                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         369620                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        13466                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12980828                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         4688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1245282                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       674448                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       107586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       212562                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12056235                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1065229                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       181720                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1734323                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1683808                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            669094                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.507359                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12028953                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12028662                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7147428                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18721273                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.506198                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381781                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9010231                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11053506                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1927512                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3014                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       186990                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21179169                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.521905                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.339789                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16662535     78.67%     78.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2094976      9.89%     88.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       878480      4.15%     92.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       526850      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       364591      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       235578      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       123092      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        98322      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       194745      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21179169                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9010231                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11053506                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1674549                       # Number of memory references committed
system.switch_cpus7.commit.loads              1016671                       # Number of loads committed
system.switch_cpus7.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1581754                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9965212                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       224785                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       194745                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            33965377                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26305002                       # The number of ROB writes
system.switch_cpus7.timesIdled                 275851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2240634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9010231                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11053506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9010231                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.637306                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.637306                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.379175                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.379175                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        54373852                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16691733                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12138713                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3010                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563280                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170548                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548646                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35633903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439259390                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474893293                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35633903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439259390                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474893293                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35633903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439259390                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474893293                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515863.580645                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522086.121416                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515863.580645                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522086.121416                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1018111.514286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515863.580645                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522086.121416                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238879321                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1272000224                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238879321                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1272000224                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33120903                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238879321                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1272000224                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444042.767384                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450265.566018                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444042.767384                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450265.566018                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946311.514286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444042.767384                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450265.566018                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1277                       # number of replacements
system.l21.tagsinuse                      4095.423408                       # Cycle average of tags in use
system.l21.total_refs                          337871                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5373                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.883119                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          169.044323                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.064975                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   618.233040                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3279.081070                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.041271                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007096                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.150936                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.800557                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3828                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3829                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2239                       # number of Writeback hits
system.l21.Writeback_hits::total                 2239                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3843                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3844                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3843                       # number of overall hits
system.l21.overall_hits::total                   3844                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1241                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1276                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1242                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1277                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1242                       # number of overall misses
system.l21.overall_misses::total                 1277                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28009169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    616175278                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      644184447                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       573837                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       573837                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28009169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    616749115                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       644758284                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28009169                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    616749115                       # number of overall miss cycles
system.l21.overall_miss_latency::total      644758284                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5069                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5105                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2239                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2239                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5085                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5121                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5085                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5121                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.244821                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.249951                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.062500                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.244248                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.249365                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.244248                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.249365                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 496515.131346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 504846.745298                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       573837                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       573837                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 800261.971429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 496577.387279                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 504900.770556                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 814                       # number of writebacks
system.l21.writebacks::total                      814                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1241                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1276                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1242                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1277                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1242                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1277                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    526494598                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    551976922                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       501287                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       501287                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    526995885                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    552478209                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25482324                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    526995885                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    552478209                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244821                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.249951                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.249365                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.244248                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.249365                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 424250.280419                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 432583.794671                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       501287                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       501287                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 424312.306763                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 432637.595145                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 728066.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 424312.306763                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 432637.595145                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1222                       # number of replacements
system.l22.tagsinuse                      4095.493244                       # Cycle average of tags in use
system.l22.total_refs                          337836                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5318                       # Sample count of references to valid blocks.
system.l22.avg_refs                         63.526890                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          168.589525                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    29.237998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   599.509096                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3298.156626                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.041160                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007138                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.146365                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.805214                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3803                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3804                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2228                       # number of Writeback hits
system.l22.Writeback_hits::total                 2228                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3818                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3819                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3818                       # number of overall hits
system.l22.overall_hits::total                   3819                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1188                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1222                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1188                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1222                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1188                       # number of overall misses
system.l22.overall_misses::total                 1222                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30120227                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    595703376                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      625823603                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30120227                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    595703376                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       625823603                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30120227                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    595703376                       # number of overall miss cycles
system.l22.overall_miss_latency::total      625823603                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4991                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5026                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2228                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2228                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5006                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5041                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5006                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5041                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.238028                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243136                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.237315                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.242412                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.237315                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.242412                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 501433.818182                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512130.608020                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 501433.818182                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512130.608020                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 885889.029412                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 501433.818182                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512130.608020                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 780                       # number of writebacks
system.l22.writebacks::total                      780                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1188                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1222                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1188                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1222                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1188                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1222                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    510404976                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    538084003                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    510404976                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    538084003                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27679027                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    510404976                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    538084003                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.238028                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243136                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.237315                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.242412                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.237315                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.242412                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440330.608020                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440330.608020                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 814089.029412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 429633.818182                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440330.608020                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           850                       # number of replacements
system.l23.tagsinuse                      4095.343687                       # Cycle average of tags in use
system.l23.total_refs                          257614                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.085321                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           79.570234                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    33.834762                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   400.436282                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3581.502409                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008260                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.097763                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.874390                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3038                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3040                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l23.Writeback_hits::total                  953                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3053                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3053                       # number of overall hits
system.l23.overall_hits::total                   3055                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          809                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  849                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          809                       # number of demand (read+write) misses
system.l23.demand_misses::total                   849                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          809                       # number of overall misses
system.l23.overall_misses::total                  849                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35413658                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    372970682                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      408384340                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35413658                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    372970682                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       408384340                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35413658                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    372970682                       # number of overall miss cycles
system.l23.overall_miss_latency::total      408384340                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3847                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3862                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3862                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.210294                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.218308                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.209477                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.217469                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.209477                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.217469                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 885341.450000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 461026.800989                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 481018.068316                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 885341.450000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 461026.800989                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 481018.068316                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 885341.450000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 461026.800989                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 481018.068316                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 430                       # number of writebacks
system.l23.writebacks::total                      430                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          809                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          809                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          809                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32540392                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    314840667                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    347381059                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32540392                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    314840667                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    347381059                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32540392                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    314840667                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    347381059                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.210294                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.209477                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 813509.800000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 389172.641533                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 409164.969376                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 813509.800000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 389172.641533                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 409164.969376                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 813509.800000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 389172.641533                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 409164.969376                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2213                       # number of replacements
system.l24.tagsinuse                      4095.590281                       # Cycle average of tags in use
system.l24.total_refs                          349152                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6307                       # Sample count of references to valid blocks.
system.l24.avg_refs                         55.359442                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.473278                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.452814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   853.053753                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3179.610435                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009149                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006214                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.208265                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.776272                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4276                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4277                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1539                       # number of Writeback hits
system.l24.Writeback_hits::total                 1539                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4290                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4291                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4290                       # number of overall hits
system.l24.overall_hits::total                   4291                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2178                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2212                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2179                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2213                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2179                       # number of overall misses
system.l24.overall_misses::total                 2213                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28026171                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1109674357                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1137700528                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       522060                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       522060                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28026171                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1110196417                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1138222588                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28026171                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1110196417                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1138222588                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6454                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6489                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1539                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1539                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6469                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6504                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6469                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6504                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.337465                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.340885                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.066667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.336837                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.340252                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.336837                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.340252                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 824299.147059                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 509492.358586                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 514331.160940                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       522060                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       522060                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 824299.147059                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 509498.126205                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 514334.653412                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 824299.147059                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 509498.126205                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 514334.653412                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 524                       # number of writebacks
system.l24.writebacks::total                      524                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2178                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2212                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2179                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2213                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2179                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2213                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25584326                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    953239003                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    978823329                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       450260                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       450260                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25584326                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    953689263                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    979273589                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25584326                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    953689263                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    979273589                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.337465                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.340885                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.336837                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.340252                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.336837                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.340252                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 752480.176471                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 437667.127181                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 442506.025769                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       450260                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       450260                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 752480.176471                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 437672.906379                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 442509.529598                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 752480.176471                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 437672.906379                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 442509.529598                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           850                       # number of replacements
system.l25.tagsinuse                      4095.343002                       # Cycle average of tags in use
system.l25.total_refs                          257613                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4946                       # Sample count of references to valid blocks.
system.l25.avg_refs                         52.085119                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           79.570287                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    34.486092                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   400.734498                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3580.552126                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019426                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.008419                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.097836                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.874158                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999840                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3037                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3039                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             953                       # number of Writeback hits
system.l25.Writeback_hits::total                  953                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3052                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3054                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3052                       # number of overall hits
system.l25.overall_hits::total                   3054                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          811                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  850                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          811                       # number of demand (read+write) misses
system.l25.demand_misses::total                   850                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          811                       # number of overall misses
system.l25.overall_misses::total                  850                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48608013                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    371362058                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      419970071                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48608013                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    371362058                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       419970071                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48608013                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    371362058                       # number of overall miss cycles
system.l25.overall_miss_latency::total      419970071                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         3848                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               3889                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          953                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              953                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         3863                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         3863                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.210759                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.218565                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.209940                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.217725                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.951220                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.209940                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.217725                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 457906.360049                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 494082.436471                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 457906.360049                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 494082.436471                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1246359.307692                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 457906.360049                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 494082.436471                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 429                       # number of writebacks
system.l25.writebacks::total                      429                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          810                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             849                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          810                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              849                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          810                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             849                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    312792979                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    358600792                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    312792979                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    358600792                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     45807813                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    312792979                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    358600792                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.210499                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.218308                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.209682                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.217469                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.951220                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.209682                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.217469                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 386164.171605                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 422380.202591                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 386164.171605                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 422380.202591                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1174559.307692                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 386164.171605                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 422380.202591                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2213                       # number of replacements
system.l26.tagsinuse                      4095.590562                       # Cycle average of tags in use
system.l26.total_refs                          349139                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6306                       # Sample count of references to valid blocks.
system.l26.avg_refs                         55.366159                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.483112                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.286347                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   854.957090                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3176.864012                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006418                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.208730                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.775602                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4270                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4271                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1531                       # number of Writeback hits
system.l26.Writeback_hits::total                 1531                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4284                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4285                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4284                       # number of overall hits
system.l26.overall_hits::total                   4285                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2177                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2212                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2178                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2213                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2178                       # number of overall misses
system.l26.overall_misses::total                 2213                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30434016                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1152073044                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1182507060                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       253652                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       253652                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30434016                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1152326696                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1182760712                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30434016                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1152326696                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1182760712                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         6447                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               6483                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1531                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1531                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         6462                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                6498                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         6462                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               6498                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.337676                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.341200                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.066667                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.337047                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.340566                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.337047                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.340566                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 869543.314286                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529202.133211                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 534587.278481                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       253652                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       253652                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 869543.314286                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529075.617998                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 534460.330773                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 869543.314286                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529075.617998                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 534460.330773                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 529                       # number of writebacks
system.l26.writebacks::total                      529                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2177                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2212                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2178                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2213                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2178                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2213                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27918988                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    995659813                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1023578801                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       181852                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       181852                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27918988                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    995841665                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1023760653                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27918988                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    995841665                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1023760653                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.337676                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.341200                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.337047                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.340566                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.337047                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.340566                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 797685.371429                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457354.071199                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 462739.060127                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       181852                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       181852                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 797685.371429                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457227.578053                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 462612.134207                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 797685.371429                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457227.578053                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 462612.134207                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1276                       # number of replacements
system.l27.tagsinuse                      4095.422613                       # Cycle average of tags in use
system.l27.total_refs                          337865                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5372                       # Sample count of references to valid blocks.
system.l27.avg_refs                         62.893708                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          169.057159                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.059903                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   617.837581                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3279.467970                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.041274                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007095                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.150839                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.800651                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3824                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3825                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2237                       # number of Writeback hits
system.l27.Writeback_hits::total                 2237                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3839                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3840                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3839                       # number of overall hits
system.l27.overall_hits::total                   3840                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1240                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1275                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1241                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1276                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1241                       # number of overall misses
system.l27.overall_misses::total                 1276                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     27143375                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    624152974                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      651296349                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       590005                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       590005                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     27143375                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    624742979                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       651886354                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     27143375                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    624742979                       # number of overall miss cycles
system.l27.overall_miss_latency::total      651886354                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5064                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5100                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2237                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2237                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5080                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5116                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5080                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5116                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.244866                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.062500                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.244291                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249414                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.244291                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249414                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       775525                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 503349.172581                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 510820.665882                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       590005                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       590005                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       775525                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data       503419                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 510882.722571                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       775525                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data       503419                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 510882.722571                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 813                       # number of writebacks
system.l27.writebacks::total                      813                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1240                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1275                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1241                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1276                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1241                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1276                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     24626017                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    535057758                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    559683775                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       518205                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       518205                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     24626017                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    535575963                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    560201980                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     24626017                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    535575963                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    560201980                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.244866                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.244291                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249414                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.244291                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249414                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 703600.485714                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 431498.191935                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 438967.666667                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       518205                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       518205                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 703600.485714                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 431568.060435                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 439029.764890                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 703600.485714                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 431568.060435                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 439029.764890                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934270                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079304                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.799655                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637150                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071414                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071414                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071414                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071414                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071414                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46494964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46494964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46494964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46494964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071462                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071462                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071462                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071462                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968645.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968645.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968645.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35999576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35999576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35999576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 999988.222222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 999988.222222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102962                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908632                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797615                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202385                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799460                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799460                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332236                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332236                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332236                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332236                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26310                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846808683                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846808683                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848380347                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848380347                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848380347                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848380347                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260433.955230                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260433.955230                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260295.718244                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260295.718244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260295.718244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260295.718244                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19022                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19036                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768678239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768678239                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769062839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769062839                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769062839                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769062839                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243351.436296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243351.436296                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243203.579736                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243203.579736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243203.579736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243203.579736                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.030296                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972782589                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1877958.666023                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.030296                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820561                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1103248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1103248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1103248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1103248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1103248                       # number of overall hits
system.cpu1.icache.overall_hits::total        1103248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     35042886                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     35042886                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     35042886                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     35042886                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1103299                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1103299                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1103299                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 687115.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 687115.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 687115.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28387931                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28387931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28387931                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 788553.638889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 788553.638889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5085                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153833338                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5341                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28802.347500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.670928                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.329072                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885433                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114567                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       779655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         779655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       654714                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        654714                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1434369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1434369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1434369                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1434369                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          576                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          576                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18257                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18257                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18257                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18257                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4074052596                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4074052596                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    218549224                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4292601820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4292601820                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4292601820                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4292601820                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       797336                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       655290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1452626                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1452626                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022175                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000879                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012568                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012568                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 230419.806346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 230419.806346                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 379425.736111                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 235120.875281                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 235120.875281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 235120.875281                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 235120.875281                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1005832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 143690.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2239                       # number of writebacks
system.cpu1.dcache.writebacks::total             2239                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12612                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          560                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13172                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13172                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13172                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5069                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5085                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    877839087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    877839087                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1554010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    879393097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    879393097                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    879393097                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    879393097                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173177.961531                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173177.961531                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97125.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172938.662144                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.203299                       # Cycle average of tags in use
system.cpu2.icache.total_refs               972782774                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1881591.439072                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.203299                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048403                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.820839                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1103433                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1103433                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1103433                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1103433                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1103433                       # number of overall hits
system.cpu2.icache.overall_hits::total        1103433                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37385594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37385594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37385594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37385594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1103481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1103481                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1103481                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1103481                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1103481                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1103481                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 778866.541667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 778866.541667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 778866.541667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30486223                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30486223                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30486223                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 871034.942857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 871034.942857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5006                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153830292                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5262                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29234.187001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.483285                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.516715                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.884700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.115300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       776004                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         776004                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       655322                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        655322                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1565                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1565                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1507                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1431326                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1431326                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1431326                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1431326                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17333                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          545                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          545                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17878                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17878                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4003684363                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4003684363                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    240567568                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    240567568                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4244251931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4244251931                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4244251931                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4244251931                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       793337                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       793337                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       655867                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       655867                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1507                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1449204                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1449204                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1449204                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1449204                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021848                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021848                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000831                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000831                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012336                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012336                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230986.232216                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230986.232216                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 441408.381651                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 441408.381651                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237400.823974                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237400.823974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237400.823974                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237400.823974                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1274858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 254971.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2228                       # number of writebacks
system.cpu2.dcache.writebacks::total             2228                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12342                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12342                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          530                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          530                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12872                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12872                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4991                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4991                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5006                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5006                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5006                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    855188884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    855188884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       970654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       970654                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    856159538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    856159538                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    856159538                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    856159538                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003454                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003454                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 171346.199960                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 171346.199960                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64710.266667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64710.266667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 171026.675589                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.411986                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971587069                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1879278.663443                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.411986                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056750                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817968                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1136707                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1136707                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1136707                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1136707                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1136707                       # number of overall hits
system.cpu3.icache.overall_hits::total        1136707                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41674483                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41674483                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41674483                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41674483                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41674483                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41674483                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1136755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1136755                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1136755                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 868218.395833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 868218.395833                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 868218.395833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 868218.395833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 868218.395833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 868218.395833                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     35900690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35900690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     35900690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35900690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     35900690                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35900690                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 854778.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 854778.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 854778.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 854778.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 854778.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 854778.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3862                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148050814                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4118                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35952.116076                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.967342                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.032658                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.870966                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.129034                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       780264                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         780264                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       656017                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        656017                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1637                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1579                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1436281                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1436281                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1436281                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1436281                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12308                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12308                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12308                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12308                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2274567628                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2274567628                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6972571                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2281540199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2281540199                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2281540199                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2281540199                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       792486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       656103                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1448589                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1448589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015422                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008497                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008497                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 186104.371461                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 186104.371461                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81076.406977                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185370.506906                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185370.506906                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185370.506906                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185370.506906                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu3.dcache.writebacks::total              953                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8375                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8446                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8446                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8446                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3847                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3862                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3862                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3862                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    577542045                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    577542045                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    578503545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    578503545                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    578503545                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    578503545                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004854                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002666                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002666                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 150127.903561                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 150127.903561                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 149793.771362                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 149793.771362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 149793.771362                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 149793.771362                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.748841                       # Cycle average of tags in use
system.cpu4.icache.total_refs               977201748                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1861336.662857                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.748841                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046072                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831328                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1098233                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1098233                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1098233                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1098233                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1098233                       # number of overall hits
system.cpu4.icache.overall_hits::total        1098233                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46578392                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46578392                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46578392                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46578392                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46578392                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46578392                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1098286                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1098286                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1098286                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1098286                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1098286                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1098286                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 878837.584906                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 878837.584906                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 878837.584906                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 878837.584906                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 878837.584906                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 878837.584906                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28405457                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28405457                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28405457                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28405457                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28405457                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28405457                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 811584.485714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 811584.485714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 811584.485714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 811584.485714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 811584.485714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 811584.485714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6469                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               162704478                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6725                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24193.974424                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   228.002440                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    27.997560                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.890635                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.109365                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       760181                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         760181                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       629461                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        629461                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1470                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1470                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1389642                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1389642                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1389642                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1389642                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        16584                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16584                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           90                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16674                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16674                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16674                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16674                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3824531618                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3824531618                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     11259031                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     11259031                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3835790649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3835790649                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3835790649                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3835790649                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       776765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       776765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       629551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       629551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1406316                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1406316                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1406316                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1406316                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021350                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021350                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011857                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011857                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011857                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011857                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230615.751206                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230615.751206                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 125100.344444                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 125100.344444                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 230046.218604                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 230046.218604                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 230046.218604                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 230046.218604                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1539                       # number of writebacks
system.cpu4.dcache.writebacks::total             1539                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10130                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10130                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10205                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10205                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10205                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10205                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6454                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6454                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6469                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6469                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6469                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6469                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1408835753                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1408835753                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1443140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1443140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1410278893                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1410278893                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1410278893                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1410278893                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004600                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004600                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 218288.774868                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 218288.774868                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 96209.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 96209.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 218005.703045                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 218005.703045                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 218005.703045                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 218005.703045                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               511.266407                       # Cycle average of tags in use
system.cpu5.icache.total_refs               971587425                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1882921.366279                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.266407                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.058119                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.819337                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1137063                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1137063                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1137063                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1137063                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1137063                       # number of overall hits
system.cpu5.icache.overall_hits::total        1137063                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     53724241                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     53724241                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     53724241                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     53724241                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     53724241                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     53724241                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1137114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1137114                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1137114                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1137114                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1137114                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1137114                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000045                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1053416.490196                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1053416.490196                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1053416.490196                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1053416.490196                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       201031                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       201031                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     49081431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     49081431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     49081431                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     49081431                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1197108.073171                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1197108.073171                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3863                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148050951                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4119                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35943.420976                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   222.936164                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    33.063836                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.870844                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.129156                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       780296                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         780296                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       656082                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        656082                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1677                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1579                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1579                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1436378                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1436378                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1436378                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1436378                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        12170                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12170                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        12256                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         12256                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        12256                       # number of overall misses
system.cpu5.dcache.overall_misses::total        12256                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2299648290                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2299648290                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6969053                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6969053                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2306617343                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2306617343                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2306617343                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2306617343                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       792466                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       792466                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       656168                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       656168                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1579                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1448634                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1448634                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1448634                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1448634                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015357                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015357                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008460                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008460                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 188960.418242                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 188960.418242                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81035.500000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81035.500000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 188203.112190                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 188203.112190                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 188203.112190                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 188203.112190                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          953                       # number of writebacks
system.cpu5.dcache.writebacks::total              953                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8322                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8322                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8393                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8393                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8393                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8393                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3848                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3848                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3863                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3863                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3863                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3863                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    575864399                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    575864399                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       971274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       971274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    576835673                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    576835673                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    576835673                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    576835673                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004856                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002667                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002667                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002667                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002667                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 149652.910343                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 149652.910343                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64751.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64751.600000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 149323.239192                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 149323.239192                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 149323.239192                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 149323.239192                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.621457                       # Cycle average of tags in use
system.cpu6.icache.total_refs               977199144                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1857793.049430                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.621457                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047470                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832727                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1095629                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1095629                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1095629                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1095629                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1095629                       # number of overall hits
system.cpu6.icache.overall_hits::total        1095629                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38089431                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38089431                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38089431                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38089431                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38089431                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38089431                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1095681                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1095681                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1095681                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1095681                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1095681                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1095681                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 732489.057692                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 732489.057692                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 732489.057692                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 732489.057692                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 732489.057692                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 732489.057692                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30813146                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30813146                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30813146                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30813146                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30813146                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30813146                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 855920.722222                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 855920.722222                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 855920.722222                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 855920.722222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 855920.722222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 855920.722222                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6462                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               162699914                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6718                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              24218.504614                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   228.110682                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    27.889318                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.891057                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.108943                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       758496                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         758496                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       626663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        626663                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1668                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1668                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1462                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1462                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1385159                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1385159                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1385159                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1385159                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        16651                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        16651                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           89                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        16740                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         16740                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        16740                       # number of overall misses
system.cpu6.dcache.overall_misses::total        16740                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3934529898                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3934529898                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      9000559                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      9000559                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3943530457                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3943530457                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3943530457                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3943530457                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       775147                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       775147                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       626752                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       626752                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1462                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1401899                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1401899                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1401899                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1401899                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021481                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021481                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011941                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011941                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011941                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011941                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236293.910156                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236293.910156                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 101129.876404                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 101129.876404                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 235575.296117                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 235575.296117                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 235575.296117                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 235575.296117                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1531                       # number of writebacks
system.cpu6.dcache.writebacks::total             1531                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        10204                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        10204                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        10278                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        10278                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        10278                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        10278                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6447                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6447                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6462                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6462                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6462                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6462                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1451009660                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1451009660                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1186741                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1186741                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1452196401                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1452196401                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1452196401                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1452196401                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008317                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004609                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004609                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004609                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004609                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 225067.420506                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 225067.420506                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 79116.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 79116.066667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 224728.629062                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 224728.629062                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 224728.629062                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 224728.629062                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               512.025105                       # Cycle average of tags in use
system.cpu7.icache.total_refs               972781624                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1877956.803089                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.025105                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048117                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.820553                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1102283                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1102283                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1102283                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1102283                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1102283                       # number of overall hits
system.cpu7.icache.overall_hits::total        1102283                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34348698                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34348698                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34348698                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34348698                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34348698                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34348698                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1102334                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1102334                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1102334                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1102334                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1102334                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1102334                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000046                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 673503.882353                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 673503.882353                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 673503.882353                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 673503.882353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 673503.882353                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 673503.882353                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     27509905                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     27509905                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     27509905                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     27509905                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     27509905                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     27509905                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 764164.027778                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 764164.027778                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 764164.027778                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 764164.027778                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 764164.027778                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 764164.027778                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5080                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               153831967                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5336                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              28829.079273                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.650520                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.349480                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.885354                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.114646                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       778905                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         778905                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       654093                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        654093                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1570                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1570                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1505                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1505                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1432998                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1432998                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1432998                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1432998                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17664                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17664                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          560                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          560                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18224                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18224                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18224                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18224                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4107047837                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4107047837                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    252225667                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    252225667                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4359273504                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4359273504                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4359273504                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4359273504                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       796569                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       796569                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       654653                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       654653                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1505                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1451222                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1451222                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1451222                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1451222                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022175                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022175                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000855                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000855                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012558                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012558                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012558                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012558                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232509.501642                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232509.501642                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 450402.976786                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 450402.976786                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 239205.086918                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 239205.086918                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 239205.086918                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 239205.086918                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1472985                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 245497.500000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2237                       # number of writebacks
system.cpu7.dcache.writebacks::total             2237                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12600                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12600                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          544                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          544                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        13144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        13144                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        13144                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        13144                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5064                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5064                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5080                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5080                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5080                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    885505215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    885505215                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1579679                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1579679                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    887084894                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    887084894                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    887084894                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    887084894                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006357                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003500                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003500                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 174862.799171                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 174862.799171                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 98729.937500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 98729.937500                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 174623.010630                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 174623.010630                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 174623.010630                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 174623.010630                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
