(pcb "E:\x68000\X1BASICROM-improved\X1_ROMBASIC.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  187000 -173000  155000 -173000  155000 -183000  97000 -183000
            97000 -173000  50000 -173000  50000 -43000  187000 -43000  187000 -173000)
    )
    (via "Via[0-1]_900:600_um" "Via[0-1]_2000:1000_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C7 103886 -124587 front 270 (PN 100nF))
      (place C1 57721.5 -148971 front 270 (PN 100nF))
      (place C8 113856 -72326.5 front 270 (PN 100nF))
      (place C6 103759 -108458 front 270 (PN 100nF))
      (place C5 182245 -112903 front 90 (PN 100nF))
      (place C4 55626 -97155 front 270 (PN 100nF))
      (place C3 56324.5 -77724 front 270 (PN 100nF))
      (place C2 56769 -120714 front 270 (PN 100nF))
    )
    (component "msx cartridge:X1_IO"
      (place BUS_0 122301 -177356 front 0 (PN BUS_X1))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 110109 -134810 front 180 (PN 1K))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place IC7 110236 -131508 front 90 (PN 74LS273))
      (place IC6 110046 -114490 front 90 (PN 74LS273))
      (place IC5 176530 -106998 front 270 (PN 74LS541))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (place C10 171514 -150940 front 180 (PN 100u/10V))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place IC8 120396 -82740.5 front 90 (PN 27C512))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place IC4 63944.5 -103568 front 90 (PN 74LS139))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place IC3 66103.5 -83693 front 90 (PN 74ALS32))
      (place IC2 66230.5 -128206 front 90 (PN 74LS10))
      (place IC1 66929 -155512 front 90 (PN 74LS27))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  0 1250  0 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "msx cartridge:X1_IO"
      (pin Rect[T]Pad_1500x11000_um A4 22860 127)
      (pin Rect[T]Pad_1500x11000_um A3 25400 127)
      (pin Rect[T]Pad_1500x11000_um A2 27940 127)
      (pin Rect[T]Pad_1500x11000_um A1 30480 127)
      (pin Rect[T]Pad_1500x11000_um A5 20320 127)
      (pin Rect[T]Pad_1500x11000_um A6 17780 127)
      (pin Rect[T]Pad_1500x11000_um A7 15240 127)
      (pin Rect[T]Pad_1500x11000_um A8 12700 127)
      (pin Rect[T]Pad_1500x11000_um A9 10160 127)
      (pin Rect[T]Pad_1500x11000_um A10 7620 127)
      (pin Rect[T]Pad_1500x11000_um A11 5080 127)
      (pin Rect[T]Pad_1500x11000_um A12 2540 127)
      (pin Rect[T]Pad_1500x11000_um A13 0 127)
      (pin Rect[T]Pad_1500x11000_um A14 -2540 127)
      (pin Rect[T]Pad_1500x11000_um A15 -5080 127)
      (pin Rect[T]Pad_1500x11000_um A16 -7620 127)
      (pin Rect[T]Pad_1500x11000_um A17 -10160 127)
      (pin Rect[T]Pad_1500x11000_um A18 -12700 127)
      (pin Rect[T]Pad_1500x11000_um A19 -15240 127)
      (pin Rect[T]Pad_1500x11000_um A20 -17780 127)
      (pin Rect[T]Pad_1500x11000_um A21 -20320 127)
      (pin Rect[T]Pad_1500x11000_um A22 -22860 127)
      (pin Rect[B]Pad_1500x11000_um B22 -22860 127)
      (pin Rect[B]Pad_1500x11000_um B21 -20320 127)
      (pin Rect[B]Pad_1500x11000_um B20 -17780 127)
      (pin Rect[B]Pad_1500x11000_um B19 -15240 127)
      (pin Rect[B]Pad_1500x11000_um B18 -12700 127)
      (pin Rect[B]Pad_1500x11000_um B17 -10160 127)
      (pin Rect[B]Pad_1500x11000_um B16 -7620 127)
      (pin Rect[B]Pad_1500x11000_um B15 -5080 127)
      (pin Rect[B]Pad_1500x11000_um B14 -2540 127)
      (pin Rect[B]Pad_1500x11000_um B13 0 127)
      (pin Rect[B]Pad_1500x11000_um B12 2540 127)
      (pin Rect[B]Pad_1500x11000_um B11 5080 127)
      (pin Rect[B]Pad_1500x11000_um B10 7620 127)
      (pin Rect[B]Pad_1500x11000_um B9 10160 127)
      (pin Rect[B]Pad_1500x11000_um B8 12700 127)
      (pin Rect[B]Pad_1500x11000_um B7 15240 127)
      (pin Rect[B]Pad_1500x11000_um B6 17780 127)
      (pin Rect[B]Pad_1500x11000_um B5 20320 127)
      (pin Rect[B]Pad_1500x11000_um B4 22860 127)
      (pin Rect[B]Pad_1500x11000_um B3 25400 127)
      (pin Rect[B]Pad_1500x11000_um B2 27940 127)
      (pin Rect[B]Pad_1500x11000_um B1 30480 127)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P5.00mm
      (outline (path signal 120  -1509.7 2715  -1509.7 1915))
      (outline (path signal 120  -1909.7 2315  -1109.7 2315))
      (outline (path signal 120  6581 533  6581 -533))
      (outline (path signal 120  6541 768  6541 -768))
      (outline (path signal 120  6501 948  6501 -948))
      (outline (path signal 120  6461 1098  6461 -1098))
      (outline (path signal 120  6421 1229  6421 -1229))
      (outline (path signal 120  6381 1346  6381 -1346))
      (outline (path signal 120  6341 1453  6341 -1453))
      (outline (path signal 120  6301 1552  6301 -1552))
      (outline (path signal 120  6261 1645  6261 -1645))
      (outline (path signal 120  6221 1731  6221 -1731))
      (outline (path signal 120  6181 1813  6181 -1813))
      (outline (path signal 120  6141 1890  6141 -1890))
      (outline (path signal 120  6101 1964  6101 -1964))
      (outline (path signal 120  6061 2034  6061 -2034))
      (outline (path signal 120  6021 -1040  6021 -2102))
      (outline (path signal 120  6021 2102  6021 1040))
      (outline (path signal 120  5981 -1040  5981 -2166))
      (outline (path signal 120  5981 2166  5981 1040))
      (outline (path signal 120  5941 -1040  5941 -2228))
      (outline (path signal 120  5941 2228  5941 1040))
      (outline (path signal 120  5901 -1040  5901 -2287))
      (outline (path signal 120  5901 2287  5901 1040))
      (outline (path signal 120  5861 -1040  5861 -2345))
      (outline (path signal 120  5861 2345  5861 1040))
      (outline (path signal 120  5821 -1040  5821 -2400))
      (outline (path signal 120  5821 2400  5821 1040))
      (outline (path signal 120  5781 -1040  5781 -2454))
      (outline (path signal 120  5781 2454  5781 1040))
      (outline (path signal 120  5741 -1040  5741 -2505))
      (outline (path signal 120  5741 2505  5741 1040))
      (outline (path signal 120  5701 -1040  5701 -2556))
      (outline (path signal 120  5701 2556  5701 1040))
      (outline (path signal 120  5661 -1040  5661 -2604))
      (outline (path signal 120  5661 2604  5661 1040))
      (outline (path signal 120  5621 -1040  5621 -2651))
      (outline (path signal 120  5621 2651  5621 1040))
      (outline (path signal 120  5581 -1040  5581 -2697))
      (outline (path signal 120  5581 2697  5581 1040))
      (outline (path signal 120  5541 -1040  5541 -2741))
      (outline (path signal 120  5541 2741  5541 1040))
      (outline (path signal 120  5501 -1040  5501 -2784))
      (outline (path signal 120  5501 2784  5501 1040))
      (outline (path signal 120  5461 -1040  5461 -2826))
      (outline (path signal 120  5461 2826  5461 1040))
      (outline (path signal 120  5421 -1040  5421 -2867))
      (outline (path signal 120  5421 2867  5421 1040))
      (outline (path signal 120  5381 -1040  5381 -2907))
      (outline (path signal 120  5381 2907  5381 1040))
      (outline (path signal 120  5341 -1040  5341 -2945))
      (outline (path signal 120  5341 2945  5341 1040))
      (outline (path signal 120  5301 -1040  5301 -2983))
      (outline (path signal 120  5301 2983  5301 1040))
      (outline (path signal 120  5261 -1040  5261 -3019))
      (outline (path signal 120  5261 3019  5261 1040))
      (outline (path signal 120  5221 -1040  5221 -3055))
      (outline (path signal 120  5221 3055  5221 1040))
      (outline (path signal 120  5181 -1040  5181 -3090))
      (outline (path signal 120  5181 3090  5181 1040))
      (outline (path signal 120  5141 -1040  5141 -3124))
      (outline (path signal 120  5141 3124  5141 1040))
      (outline (path signal 120  5101 -1040  5101 -3156))
      (outline (path signal 120  5101 3156  5101 1040))
      (outline (path signal 120  5061 -1040  5061 -3189))
      (outline (path signal 120  5061 3189  5061 1040))
      (outline (path signal 120  5021 -1040  5021 -3220))
      (outline (path signal 120  5021 3220  5021 1040))
      (outline (path signal 120  4981 -1040  4981 -3250))
      (outline (path signal 120  4981 3250  4981 1040))
      (outline (path signal 120  4941 -1040  4941 -3280))
      (outline (path signal 120  4941 3280  4941 1040))
      (outline (path signal 120  4901 -1040  4901 -3309))
      (outline (path signal 120  4901 3309  4901 1040))
      (outline (path signal 120  4861 -1040  4861 -3338))
      (outline (path signal 120  4861 3338  4861 1040))
      (outline (path signal 120  4821 -1040  4821 -3365))
      (outline (path signal 120  4821 3365  4821 1040))
      (outline (path signal 120  4781 -1040  4781 -3392))
      (outline (path signal 120  4781 3392  4781 1040))
      (outline (path signal 120  4741 -1040  4741 -3418))
      (outline (path signal 120  4741 3418  4741 1040))
      (outline (path signal 120  4701 -1040  4701 -3444))
      (outline (path signal 120  4701 3444  4701 1040))
      (outline (path signal 120  4661 -1040  4661 -3469))
      (outline (path signal 120  4661 3469  4661 1040))
      (outline (path signal 120  4621 -1040  4621 -3493))
      (outline (path signal 120  4621 3493  4621 1040))
      (outline (path signal 120  4581 -1040  4581 -3517))
      (outline (path signal 120  4581 3517  4581 1040))
      (outline (path signal 120  4541 -1040  4541 -3540))
      (outline (path signal 120  4541 3540  4541 1040))
      (outline (path signal 120  4501 -1040  4501 -3562))
      (outline (path signal 120  4501 3562  4501 1040))
      (outline (path signal 120  4461 -1040  4461 -3584))
      (outline (path signal 120  4461 3584  4461 1040))
      (outline (path signal 120  4421 -1040  4421 -3606))
      (outline (path signal 120  4421 3606  4421 1040))
      (outline (path signal 120  4381 -1040  4381 -3627))
      (outline (path signal 120  4381 3627  4381 1040))
      (outline (path signal 120  4341 -1040  4341 -3647))
      (outline (path signal 120  4341 3647  4341 1040))
      (outline (path signal 120  4301 -1040  4301 -3666))
      (outline (path signal 120  4301 3666  4301 1040))
      (outline (path signal 120  4261 -1040  4261 -3686))
      (outline (path signal 120  4261 3686  4261 1040))
      (outline (path signal 120  4221 -1040  4221 -3704))
      (outline (path signal 120  4221 3704  4221 1040))
      (outline (path signal 120  4181 -1040  4181 -3722))
      (outline (path signal 120  4181 3722  4181 1040))
      (outline (path signal 120  4141 -1040  4141 -3740))
      (outline (path signal 120  4141 3740  4141 1040))
      (outline (path signal 120  4101 -1040  4101 -3757))
      (outline (path signal 120  4101 3757  4101 1040))
      (outline (path signal 120  4061 -1040  4061 -3774))
      (outline (path signal 120  4061 3774  4061 1040))
      (outline (path signal 120  4021 -1040  4021 -3790))
      (outline (path signal 120  4021 3790  4021 1040))
      (outline (path signal 120  3981 -1040  3981 -3805))
      (outline (path signal 120  3981 3805  3981 1040))
      (outline (path signal 120  3941 3821  3941 -3821))
      (outline (path signal 120  3901 3835  3901 -3835))
      (outline (path signal 120  3861 3850  3861 -3850))
      (outline (path signal 120  3821 3863  3821 -3863))
      (outline (path signal 120  3781 3877  3781 -3877))
      (outline (path signal 120  3741 3889  3741 -3889))
      (outline (path signal 120  3701 3902  3701 -3902))
      (outline (path signal 120  3661 3914  3661 -3914))
      (outline (path signal 120  3621 3925  3621 -3925))
      (outline (path signal 120  3581 3936  3581 -3936))
      (outline (path signal 120  3541 3947  3541 -3947))
      (outline (path signal 120  3501 3957  3501 -3957))
      (outline (path signal 120  3461 3967  3461 -3967))
      (outline (path signal 120  3421 3976  3421 -3976))
      (outline (path signal 120  3381 3985  3381 -3985))
      (outline (path signal 120  3341 3994  3341 -3994))
      (outline (path signal 120  3301 4002  3301 -4002))
      (outline (path signal 120  3261 4010  3261 -4010))
      (outline (path signal 120  3221 4017  3221 -4017))
      (outline (path signal 120  3180 4024  3180 -4024))
      (outline (path signal 120  3140 4030  3140 -4030))
      (outline (path signal 120  3100 4037  3100 -4037))
      (outline (path signal 120  3060 4042  3060 -4042))
      (outline (path signal 120  3020 4048  3020 -4048))
      (outline (path signal 120  2980 4052  2980 -4052))
      (outline (path signal 120  2940 4057  2940 -4057))
      (outline (path signal 120  2900 4061  2900 -4061))
      (outline (path signal 120  2860 4065  2860 -4065))
      (outline (path signal 120  2820 4068  2820 -4068))
      (outline (path signal 120  2780 4071  2780 -4071))
      (outline (path signal 120  2740 4074  2740 -4074))
      (outline (path signal 120  2700 4076  2700 -4076))
      (outline (path signal 120  2660 4077  2660 -4077))
      (outline (path signal 120  2620 4079  2620 -4079))
      (outline (path signal 120  2580 4080  2580 -4080))
      (outline (path signal 120  2540 4080  2540 -4080))
      (outline (path signal 120  2500 4080  2500 -4080))
      (outline (path signal 100  -526.759 2147.5  -526.759 1347.5))
      (outline (path signal 100  -926.759 1747.5  -126.759 1747.5))
      (outline (path signal 50  6750 0  6668.34 -829.134  6426.49 -1626.4  6033.75 -2361.17
            5505.2 -3005.2  4861.17 -3533.75  4126.4 -3926.49  3329.13 -4168.34
            2500 -4250  1670.87 -4168.34  873.595 -3926.49  138.827 -3533.75
            -505.204 -3005.2  -1033.75 -2361.17  -1426.49 -1626.4  -1668.34 -829.134
            -1750 0  -1668.34 829.134  -1426.49 1626.4  -1033.75 2361.17
            -505.204 3005.2  138.827 3533.75  873.595 3926.49  1670.87 4168.34
            2500 4250  3329.13 4168.34  4126.4 3926.49  4861.17 3533.75
            5505.2 3005.2  6033.75 2361.17  6426.49 1626.4  6668.34 829.134
            6750 0))
      (outline (path signal 120  6620 0  6540.84 -803.772  6306.38 -1576.66  5925.65 -2288.95
            5413.28 -2913.28  4788.95 -3425.66  4076.66 -3806.38  3303.77 -4040.84
            2500 -4120  1696.23 -4040.84  923.344 -3806.38  211.051 -3425.66
            -413.28 -2913.28  -925.655 -2288.95  -1306.38 -1576.66  -1540.84 -803.772
            -1620 0  -1540.84 803.772  -1306.38 1576.66  -925.655 2288.95
            -413.28 2913.28  211.051 3425.66  923.344 3806.38  1696.23 4040.84
            2500 4120  3303.77 4040.84  4076.66 3806.38  4788.95 3425.66
            5413.28 2913.28  5925.65 2288.95  6306.38 1576.66  6540.84 803.772
            6620 0))
      (outline (path signal 100  6500 0  6418.12 -805.194  6175.83 -1577.42  5783.05 -2285.07
            5255.87 -2899.17  4615.86 -3394.58  3889.22 -3751.01  3105.71 -3953.87
            2297.4 -3994.87  1497.39 -3872.31  738.423 -3591.22  51.576 -3163.1
            -535.032 -2605.49  -997.386 -1941.21  -1316.56 -1197.45  -1479.48 -404.673
            -1479.48 404.673  -1316.56 1197.45  -997.386 1941.21  -535.032 2605.49
            51.576 3163.1  738.423 3591.22  1497.39 3872.31  2297.4 3994.87
            3105.71 3953.87  3889.22 3751.01  4615.86 3394.58  5255.87 2899.17
            5783.05 2285.07  6175.83 1577.42  6418.12 805.194  6500 0))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1500x11000_um
      (shape (rect B.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x11000_um
      (shape (rect F.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_900:600_um"
      (shape (circle F.Cu 900))
      (shape (circle B.Cu 900))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C7-1 BUS_0-A1 BUS_0-B1 R1-2 IC7-20 IC6-20 IC5-20 C1-1 C8-1 C6-1 C5-1 C4-1
        C3-1 C2-1 C10-1 IC8-28 IC4-16 IC3-14 IC2-14 IC1-14)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC2-10 IC1-6)
    )
    (net "Net-(IC1-Pad12)"
      (pins IC2-11 IC1-12)
    )
    (net "Net-(IC1-Pad11)"
      (pins IC2-6 IC1-11)
    )
    (net "Net-(IC1-Pad8)"
      (pins IC2-9 IC1-8)
    )
    (net "Net-(IC2-Pad8)"
      (pins IC3-2 IC2-8)
    )
    (net IORQ
      (pins BUS_0-B11 IC3-13 IC3-4 IC3-10)
    )
    (net "Net-(IC3-Pad6)"
      (pins IC7-11 IC3-6)
    )
    (net "Net-(IC3-Pad12)"
      (pins IC4-6 IC3-12)
    )
    (net "Net-(IC3-Pad5)"
      (pins IC4-5 IC3-5)
    )
    (net "Net-(IC3-Pad11)"
      (pins IC6-11 IC3-11)
    )
    (net "Net-(IC3-Pad3)"
      (pins IC4-1 IC3-3)
    )
    (net "Net-(IC3-Pad9)"
      (pins IC4-7 IC3-9)
    )
    (net ROM_D2
      (pins IC5-4 IC8-13)
    )
    (net ROM_D1
      (pins IC5-3 IC8-12)
    )
    (net ROM_A8
      (pins IC7-2 IC8-25)
    )
    (net ROM_D0
      (pins IC5-2 IC8-11)
    )
    (net ROM_A9
      (pins IC7-5 IC8-24)
    )
    (net ROM_A0
      (pins IC6-2 IC8-10)
    )
    (net ROM_A11
      (pins IC7-9 IC8-23)
    )
    (net ROM_A1
      (pins IC6-5 IC8-9)
    )
    (net ROM_A2
      (pins IC6-6 IC8-8)
    )
    (net ROM_A10
      (pins IC7-6 IC8-21)
    )
    (net ROM_A3
      (pins IC6-9 IC8-7)
    )
    (net ROM_A4
      (pins IC6-12 IC8-6)
    )
    (net ROM_D7
      (pins IC5-9 IC8-19)
    )
    (net ROM_A5
      (pins IC6-15 IC8-5)
    )
    (net ROM_D6
      (pins IC5-8 IC8-18)
    )
    (net ROM_A6
      (pins IC6-16 IC8-4)
    )
    (net ROM_D5
      (pins IC5-7 IC8-17)
    )
    (net ROM_A7
      (pins IC6-19 IC8-3)
    )
    (net ROM_D4
      (pins IC5-6 IC8-16)
    )
    (net ROM_D3
      (pins IC5-5 IC8-15)
    )
    (net BUS_DB0
      (pins BUS_0-A4 IC7-3 IC6-3 IC5-18)
    )
    (net BUS_DB1
      (pins BUS_0-A3 IC7-4 IC6-4 IC5-17)
    )
    (net BUS_DB2
      (pins BUS_0-A2 IC7-7 IC6-7 IC5-16)
    )
    (net BUS_DB3
      (pins BUS_0-B2 IC7-8 IC6-8 IC5-15)
    )
    (net BUS_DB4
      (pins BUS_0-B3 IC7-13 IC6-13 IC5-14)
    )
    (net BUS_DB5
      (pins BUS_0-B4 IC7-14 IC6-14 IC5-13)
    )
    (net BUS_DB6
      (pins BUS_0-B5 IC7-17 IC6-17 IC5-12)
    )
    (net BUS_DB7
      (pins BUS_0-B6 IC7-18 IC6-18 IC5-11)
    )
    (net BUS_A3
      (pins BUS_0-A18 IC1-13)
    )
    (net BUS_A7
      (pins BUS_0-A14 IC1-5)
    )
    (net BUS_A6
      (pins BUS_0-A15 IC1-4)
    )
    (net BUS_A5
      (pins BUS_0-A16 IC1-3)
    )
    (net BUS_A8
      (pins BUS_0-A13 IC1-9)
    )
    (net BUS_A4
      (pins BUS_0-A17 IC1-2)
    )
    (net BUS_A2
      (pins BUS_0-A19 IC1-1)
    )
    (net BUS_A11
      (pins BUS_0-A10 IC2-5)
    )
    (net BUS_A9
      (pins BUS_0-A12 IC2-4)
    )
    (net BUS_A10
      (pins BUS_0-A11 IC2-3)
    )
    (net BUS_EXIO
      (pins BUS_0-B18 IC3-1)
    )
    (net BUS_A1
      (pins BUS_0-A20 IC4-3)
    )
    (net BUS_A0
      (pins BUS_0-A21 IC4-2)
    )
    (net RD
      (pins BUS_0-B10 IC5-1)
    )
    (net GND
      (pins C7-2 BUS_0-A5 BUS_0-A22 BUS_0-B22 BUS_0-B13 IC7-10 IC6-10 IC5-10 C1-2
        C8-2 C6-2 C5-2 C4-2 C3-2 C2-2 C10-2 IC8-14 IC8-22 IC4-8 IC3-7 IC2-7 IC1-7
        IC1-10)
    )
    (net "Net-(IC3-Pad8)"
      (pins IC5-19 IC8-20 IC3-8)
    )
    (net "Net-(IC6-Pad1)"
      (pins R1-1 IC7-1 IC6-1)
    )
    (net ROM_A15
      (pins IC7-19 IC8-1)
    )
    (net ROM_A14
      (pins IC7-16 IC8-27)
    )
    (net ROM_A13
      (pins IC7-15 IC8-26)
    )
    (net ROM_A12
      (pins IC7-12 IC8-2)
    )
    (class kicad_default "" BUS_A0 BUS_A1 BUS_A10 BUS_A11 BUS_A2 BUS_A3 BUS_A4
      BUS_A5 BUS_A6 BUS_A7 BUS_A8 BUS_A9 BUS_DB0 BUS_DB1 BUS_DB2 BUS_DB3 BUS_DB4
      BUS_DB5 BUS_DB6 BUS_DB7 BUS_EXIO IORQ "Net-(BUS_0-PadA6)" "Net-(BUS_0-PadA7)"
      "Net-(BUS_0-PadA8)" "Net-(BUS_0-PadA9)" "Net-(BUS_0-PadB12)" "Net-(BUS_0-PadB14)"
      "Net-(BUS_0-PadB15)" "Net-(BUS_0-PadB16)" "Net-(BUS_0-PadB17)" "Net-(BUS_0-PadB19)"
      "Net-(BUS_0-PadB20)" "Net-(BUS_0-PadB21)" "Net-(BUS_0-PadB7)" "Net-(BUS_0-PadB8)"
      "Net-(BUS_0-PadB9)" "Net-(IC1-Pad11)" "Net-(IC1-Pad12)" "Net-(IC1-Pad6)"
      "Net-(IC1-Pad8)" "Net-(IC2-Pad8)" "Net-(IC3-Pad11)" "Net-(IC3-Pad12)"
      "Net-(IC3-Pad3)" "Net-(IC3-Pad5)" "Net-(IC3-Pad6)" "Net-(IC3-Pad8)"
      "Net-(IC3-Pad9)" "Net-(IC4-Pad4)" "Net-(IC6-Pad1)" RD ROM_A0 ROM_A1
      ROM_A10 ROM_A11 ROM_A12 ROM_A13 ROM_A14 ROM_A15 ROM_A2 ROM_A3 ROM_A4
      ROM_A5 ROM_A6 ROM_A7 ROM_A8 ROM_A9 ROM_D0 ROM_D1 ROM_D2 ROM_D3 ROM_D4
      ROM_D5 ROM_D6 ROM_D7
      (circuit
        (use_via Via[0-1]_900:600_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 1500)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
