vendor_name = ModelSim
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/test_tb.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/test.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/counter_10.v
source_file = 1, D:/ProjectCode/FPGA/SHUDIAN_PLUS/component/counter_10/db/test.cbx.xml
design_name = test
instance = comp, \q[0]~output , q[0]~output, test, 1
instance = comp, \q[1]~output , q[1]~output, test, 1
instance = comp, \q[2]~output , q[2]~output, test, 1
instance = comp, \q[3]~output , q[3]~output, test, 1
instance = comp, \btn1~input , btn1~input, test, 1
instance = comp, \t|q~35 , t|q~35, test, 1
instance = comp, \btn2~input , btn2~input, test, 1
instance = comp, \btn2~inputclkctrl , btn2~inputclkctrl, test, 1
instance = comp, \btn1~inputclkctrl , btn1~inputclkctrl, test, 1
instance = comp, \t|q[1]~5 , t|q[1]~5, test, 1
instance = comp, \t|q[1]~7 , t|q[1]~7, test, 1
instance = comp, \t|q[1]~_emulated , t|q[1]~_emulated, test, 1
instance = comp, \t|q[1]~6 , t|q[1]~6, test, 1
instance = comp, \t|Add0~0 , t|Add0~0, test, 1
instance = comp, \t|q[2]~9 , t|q[2]~9, test, 1
instance = comp, \t|q[2]~11 , t|q[2]~11, test, 1
instance = comp, \t|q[2]~_emulated , t|q[2]~_emulated, test, 1
instance = comp, \t|q[2]~10 , t|q[2]~10, test, 1
instance = comp, \t|q~36 , t|q~36, test, 1
instance = comp, \t|q[3]~13 , t|q[3]~13, test, 1
instance = comp, \t|Add1~0 , t|Add1~0, test, 1
instance = comp, \t|q[3]~15 , t|q[3]~15, test, 1
instance = comp, \t|q[3]~_emulated , t|q[3]~_emulated, test, 1
instance = comp, \t|q[3]~14 , t|q[3]~14, test, 1
instance = comp, \t|q~34 , t|q~34, test, 1
instance = comp, \t|q[0]~1 , t|q[0]~1, test, 1
instance = comp, \t|q[0]~3 , t|q[0]~3, test, 1
instance = comp, \t|q[0]~_emulated , t|q[0]~_emulated, test, 1
instance = comp, \t|q[0]~2 , t|q[0]~2, test, 1
