// Seed: 505963332
module module_0;
  logic id_1;
  logic [7:0] id_2;
  assign id_2[1'b0] = -1;
  assign id_1 = 1;
  logic id_3;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd94
) (
    input  tri0  id_0,
    input  tri0  _id_1,
    input  tri0  _id_2,
    output logic id_3
);
  always @(posedge id_2) id_3 <= -1;
  module_0 modCall_1 ();
  wire id_5[1 : 1  ==  id_2][{  1 'b0 ,  -1  ===  id_2  } : id_1];
endmodule
