/* 
    selects 96-MHz FDPLL96M output as source and divides it by 2 to generate the GLK_MAIN clock
*/

GLK_MAIN clock(){
Â 	REG_GCLK_GENDIV = GCLK_GENDIV_DIV (0x2) + GCLK_GENDIV_ID (0); 	while(REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
	REG_GCLK_GENCTRL = GCLK_GENCTRL_RUNSTDBY + GCLK_GENCTRL_DIVSEL + 
		GCLK_GENCTRL_IDC + GCLK_GENCTRL_GENEN + GCLK_GENCTRL_SRC_FDPLL + 
		GCLK_GENCTRL_ID(0x0);
	while(REG_GCLK_STATUS & GCLK_STATUS_SYNCBUSY);
  }
