// Seed: 876828790
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  assign id_4[1] = 1 & 1'b0;
  logic id_5;
  initial id_0 = 1;
  logic id_6;
endmodule
