# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Feb 08 00:22:22 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: uranus, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Batch File Name: pasde.do
# Did File Name: f:/tdp4/trunk/circuit/allegro/specctra.did
# Current time = Tue Feb 08 00:22:22 2011
# PCB f:/tdp4/trunk/circuit/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2090.0000 ylo=-1380.0000 xhi=2090.0000 yhi=1265.0000
# Total 12 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 25, Images Processed 38, Padstacks Processed 17
# Nets Processed 37, Net Terminals 138
# PCB Area=8740000.000  EIC=21  Area/EIC=416190.476  SMDs=18
# Total Pin Count: 305
# Signal Connections Created 101
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 101
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 57568.8400 Horizontal 29537.8110 Vertical 28031.0290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 57568.8400 Horizontal 27682.9000 Vertical 29885.9400
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaab02764.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via 100
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Feb 08 00:23:34 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 101
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 57568.8400 Horizontal 29537.8110 Vertical 28031.0290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 57568.8400 Horizontal 27682.9000 Vertical 29885.9400
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 101
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 57568.8400 Horizontal 29537.8110 Vertical 28031.0290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 57568.8400 Horizontal 27682.9000 Vertical 29885.9400
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Feb 08 00:23:35 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 101
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 57568.8400 Horizontal 29537.8110 Vertical 28031.0290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 57568.8400 Horizontal 27682.9000 Vertical 29885.9400
# Start Route Pass 1 of 25
# Routing 101 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 152 (Cross: 82, Clear: 70, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 101 Successes 101 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 131 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 119 (Cross: 52, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 126 Successes 122 Failures 4 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.2171
# End Pass 2 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 21 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 151 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 99 (Cross: 38, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 133 Successes 130 Failures 3 Vias 6
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1681
# End Pass 3 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 19 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 147 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 4 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 83 (Cross: 24, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 133 Successes 128 Failures 5 Vias 9
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1616
# End Pass 4 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 18 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 141 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 89 (Cross: 22, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 135 Successes 131 Failures 4 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction -0.0723
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# <<WARNING:>> Smart Route: Average reduction ratio only 13 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 61 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 76 (Cross: 19, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 59 Successes 55 Failures 4 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 75 (Cross: 17, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 44 Successes 42 Failures 2 Vias 8
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 54 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 74 (Cross: 15, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 51 Successes 48 Failures 3 Vias 8
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 44 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 69 (Cross: 11, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 42 Successes 40 Failures 2 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 39 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 65 (Cross: 9, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 38 Successes 34 Failures 4 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 65 (Cross: 9, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 35 Successes 33 Failures 2 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 41 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 63 (Cross: 6, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 39 Successes 37 Failures 2 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 64 (Cross: 5, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 30 Failures 3 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 70 (Cross: 9, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 31 Failures 5 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 62 (Cross: 9, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 36 Successes 32 Failures 4 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 66 (Cross: 8, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 34 Failures 3 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 34 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 89 (Cross: 22, Clear: 67, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 29 Failures 4 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 66 (Cross: 9, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 48 Successes 45 Failures 3 Vias 12
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 68 (Cross: 11, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 34 Successes 30 Failures 4 Vias 12
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 48 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 68 (Cross: 11, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 47 Successes 43 Failures 4 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 39 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 73 (Cross: 11, Clear: 62, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 38 Successes 35 Failures 3 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 38 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 68 (Cross: 7, Clear: 61, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 38 Successes 35 Failures 3 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 31 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 57 (Cross: 3, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 31 Successes 27 Failures 4 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 34 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 59 (Cross: 5, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 34 Successes 30 Failures 4 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 34 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 3, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 34 Successes 29 Failures 5 Vias 11
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 32, at vias 10 Total Vias 11
# Percent Connected   70.30
# Manhattan Length 65093.3500 Horizontal 34179.9930 Vertical 30913.3570
# Routed Length 74564.9435 Horizontal 35944.8700 Vertical 42602.4500
# Ratio Actual / Manhattan   1.1455
# Unconnected Length 2631.3600 Horizontal 1124.3500 Vertical 1507.0100
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 08 00:23:46 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 32, at vias 10 Total Vias 11
# Percent Connected   70.30
# Manhattan Length 65093.3500 Horizontal 34179.9930 Vertical 30913.3570
# Routed Length 74564.9435 Horizontal 35944.8700 Vertical 42602.4500
# Ratio Actual / Manhattan   1.1455
# Unconnected Length 2631.3600 Horizontal 1124.3500 Vertical 1507.0100
# Start Clean Pass 1 of 2
# Routing 134 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 53 (Cross: 3, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 130 Successes 98 Failures 32 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 148 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 3, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 135 Successes 105 Failures 30 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 14
# Percent Connected   70.30
# Manhattan Length 63452.3250 Horizontal 33123.5800 Vertical 30328.7450
# Routed Length 73537.6530 Horizontal 35573.5450 Vertical 41413.5700
# Ratio Actual / Manhattan   1.1589
# Unconnected Length 2631.3600 Horizontal 1124.3500 Vertical 1507.0100
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 08 00:23:47 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 14
# Percent Connected   70.30
# Manhattan Length 63452.3250 Horizontal 33123.5800 Vertical 30328.7450
# Routed Length 73537.6530 Horizontal 35573.5450 Vertical 41413.5700
# Ratio Actual / Manhattan   1.1589
# Unconnected Length 2631.3600 Horizontal 1124.3500 Vertical 1507.0100
# Start Route Pass 1 of 50
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 56 (Cross: 2, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 33 Successes 31 Failures 2 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Smart Route: Smart_route progressing normally after 26 passes.
# Start Route Pass 2 of 50
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 63 (Cross: 3, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 34 Failures 2 Vias 15
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 50
# Smart Route: Smart_route progressing normally after 27 passes.
# Start Route Pass 3 of 50
# Routing 31 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 60 (Cross: 2, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 30 Successes 28 Failures 2 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 50
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 34, at vias 14 Total Vias 14
# Percent Connected   72.28
# Manhattan Length 63254.3450 Horizontal 33007.4620 Vertical 30246.8830
# Routed Length 75719.9308 Horizontal 37467.4850 Vertical 42453.0700
# Ratio Actual / Manhattan   1.1971
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Tue Feb 08 00:23:49 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 34, at vias 14 Total Vias 14
# Percent Connected   72.28
# Manhattan Length 63254.3450 Horizontal 33007.4620 Vertical 30246.8830
# Routed Length 75719.9308 Horizontal 37467.4850 Vertical 42453.0700
# Ratio Actual / Manhattan   1.1971
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 59 (Cross: 2, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 31 Failures 2 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 62 (Cross: 3, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 33 Failures 3 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 30 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 60 (Cross: 2, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 30 Successes 28 Failures 2 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 65 (Cross: 7, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 35 Successes 34 Failures 1 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 38 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 60 (Cross: 2, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 36 Failures 1 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 14
# Percent Connected   72.28
# Manhattan Length 63238.5950 Horizontal 32993.9130 Vertical 30244.6820
# Routed Length 75203.2110 Horizontal 36902.8650 Vertical 42252.9400
# Ratio Actual / Manhattan   1.1892
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Feb 08 00:23:51 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 35, at vias 14 Total Vias 14
# Percent Connected   72.28
# Manhattan Length 63238.5950 Horizontal 32993.9130 Vertical 30244.6820
# Routed Length 75203.2110 Horizontal 36902.8650 Vertical 42252.9400
# Ratio Actual / Manhattan   1.1892
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 60 (Cross: 2, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 31 Successes 30 Failures 1 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 62 (Cross: 2, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 34 Failures 2 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 55 (Cross: 1, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 24 Failures 3 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 29 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 66 (Cross: 6, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 28 Successes 27 Failures 1 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 4, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 31 Successes 29 Failures 2 Vias 15
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 14 Total Vias 15
# Percent Connected   71.29
# Manhattan Length 63568.0650 Horizontal 33213.5260 Vertical 30354.5390
# Routed Length 78325.7411 Horizontal 38358.9150 Vertical 44140.4900
# Ratio Actual / Manhattan   1.2322
# Unconnected Length 697.9800 Horizontal 395.5600 Vertical 302.4200
# Current time = Tue Feb 08 00:23:54 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 14 Total Vias 15
# Percent Connected   71.29
# Manhattan Length 63568.0650 Horizontal 33213.5260 Vertical 30354.5390
# Routed Length 78325.7411 Horizontal 38358.9150 Vertical 44140.4900
# Ratio Actual / Manhattan   1.2322
# Unconnected Length 697.9800 Horizontal 395.5600 Vertical 302.4200
# Start Route Pass 1 of 5
# Routing 34 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 4, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 33 Successes 32 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 56 (Cross: 3, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 35 Successes 34 Failures 1 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 2, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 32 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 38 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 61 (Cross: 5, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 37 Successes 36 Failures 1 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 38 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 59 (Cross: 2, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 35 Successes 35 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 39, at vias 15 Total Vias 15
# Percent Connected   72.28
# Manhattan Length 64617.9750 Horizontal 33872.7270 Vertical 30745.2480
# Routed Length 75831.0787 Horizontal 37646.5950 Vertical 42574.8300
# Ratio Actual / Manhattan   1.1735
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Feb 08 00:23:56 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 39, at vias 15 Total Vias 15
# Percent Connected   72.28
# Manhattan Length 64617.9750 Horizontal 33872.7270 Vertical 30745.2480
# Routed Length 75831.0787 Horizontal 37646.5950 Vertical 42574.8300
# Ratio Actual / Manhattan   1.1735
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 59 (Cross: 2, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 32 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 60 (Cross: 3, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 36 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 60 (Cross: 3, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 31 Successes 31 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 58 (Cross: 1, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 34 Successes 34 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 1, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 28 Successes 28 Failures 0 Vias 16
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64862.8150 Horizontal 34020.6790 Vertical 30842.1360
# Routed Length 78735.5130 Horizontal 39154.7450 Vertical 44150.5800
# Ratio Actual / Manhattan   1.2139
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Feb 08 00:23:58 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64862.8150 Horizontal 34020.6790 Vertical 30842.1360
# Routed Length 78735.5130 Horizontal 39154.7450 Vertical 44150.5800
# Ratio Actual / Manhattan   1.2139
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 29 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 1, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 28 Successes 28 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 29 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 28 Successes 27 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 60 (Cross: 3, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 27 Successes 27 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 35 Successes 34 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 27 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 60 (Cross: 3, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 27 Successes 27 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 51|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 52|     0|    54|   1|    1|   16|    0|   0|  6|  0:00:00|  0:00:05|
# Route    | 53|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 54|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 55|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   73.27
# Manhattan Length 64862.8150 Horizontal 34020.6790 Vertical 30842.1360
# Routed Length 79625.4427 Horizontal 39254.5450 Vertical 44937.4000
# Ratio Actual / Manhattan   1.2276
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Tue Feb 08 00:24:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   73.27
# Manhattan Length 64862.8150 Horizontal 34020.6790 Vertical 30842.1360
# Routed Length 79625.4427 Horizontal 39254.5450 Vertical 44937.4000
# Ratio Actual / Manhattan   1.2276
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 31 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 30 Successes 29 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 27 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 28 Successes 27 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 27 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 51|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 52|     0|    54|   1|    1|   16|    0|   0|  6|  0:00:00|  0:00:05|
# Route    | 53|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 54|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 55|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 56|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 57|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 58|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 59|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 60|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64842.2850 Horizontal 34020.1610 Vertical 30822.1240
# Routed Length 78250.2722 Horizontal 38730.4450 Vertical 44074.1100
# Ratio Actual / Manhattan   1.2068
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Current time = Tue Feb 08 00:24:03 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64842.2850 Horizontal 34020.1610 Vertical 30822.1240
# Routed Length 78250.2722 Horizontal 38730.4450 Vertical 44074.1100
# Ratio Actual / Manhattan   1.2068
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Start Route Pass 1 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 28 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 27 Successes 26 Failures 1 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 51|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 52|     0|    54|   1|    1|   16|    0|   0|  6|  0:00:00|  0:00:05|
# Route    | 53|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 54|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 55|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 56|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 57|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 58|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 59|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 60|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 62|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 63|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 64|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 65|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64844.5650 Horizontal 34022.1220 Vertical 30822.4430
# Routed Length 78265.8216 Horizontal 38759.1850 Vertical 44076.3900
# Ratio Actual / Manhattan   1.2070
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 08 00:24:06 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 16 Total Vias 16
# Percent Connected   74.26
# Manhattan Length 64844.5650 Horizontal 34022.1220 Vertical 30822.4430
# Routed Length 78265.8216 Horizontal 38759.1850 Vertical 44076.3900
# Ratio Actual / Manhattan   1.2070
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Start Clean Pass 1 of 2
# Routing 138 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 138 Successes 111 Failures 27 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 145 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 137 Successes 109 Failures 28 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 51|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 52|     0|    54|   1|    1|   16|    0|   0|  6|  0:00:00|  0:00:05|
# Route    | 53|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 54|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 55|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 56|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 57|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 58|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 59|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 60|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 62|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 63|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 64|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 65|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 66|     0|    54|  27|    1|   18|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 67|     0|    54|  28|    1|   17|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 17 Total Vias 17
# Percent Connected   74.26
# Manhattan Length 63043.9650 Horizontal 32857.0480 Vertical 30186.9170
# Routed Length 76571.3576 Horizontal 37885.0550 Vertical 43279.3000
# Ratio Actual / Manhattan   1.2146
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 08 00:24:07 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 17 Total Vias 17
# Percent Connected   74.26
# Manhattan Length 63043.9650 Horizontal 32857.0480 Vertical 30186.9170
# Routed Length 76571.3576 Horizontal 37885.0550 Vertical 43279.3000
# Ratio Actual / Manhattan   1.2146
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Start Clean Pass 1 of 2
# Routing 138 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 137 Successes 110 Failures 27 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 139 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 54 (Cross: 0, Clear: 54, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 138 Successes 112 Failures 26 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File f:/tdp4/trunk/circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  101|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    82|    70|   0|    0|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    52|    67|   4|    0|    6|    0|   0| 21|  0:00:00|  0:00:00|
# Route    |  3|    38|    61|   3|    0|    6|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  4|    24|    59|   5|    0|    9|    0|   0| 16|  0:00:00|  0:00:00|
# Route    |  5|    22|    67|   4|    0|    8|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|    19|    57|   4|    0|   10|    0|   0| 14|  0:00:00|  0:00:00|
# Route    |  7|    17|    58|   2|    0|    8|    0|   0|  1|  0:00:00|  0:00:00|
# Route    |  8|    15|    59|   3|    0|    8|    0|   0|  1|  0:00:01|  0:00:01|
# Route    |  9|    11|    58|   2|    0|   11|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 10|     9|    56|   4|    0|   11|    0|   0|  5|  0:00:00|  0:00:01|
# Route    | 11|     9|    56|   2|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     6|    57|   2|    0|   12|    0|   0|  3|  0:00:00|  0:00:01|
# Route    | 13|     5|    59|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 14|     9|    61|   5|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     9|    53|   4|    1|   12|    0|   0| 11|  0:00:00|  0:00:01|
# Route    | 16|     8|    58|   3|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|    22|    67|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 18|     9|    57|   3|    0|   12|    0|   0| 25|  0:00:01|  0:00:02|
# Route    | 19|    11|    57|   4|    0|   12|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|    11|    57|   4|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|    11|    62|   3|    0|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 22|     7|    61|   3|    0|   11|    0|   0|  6|  0:00:00|  0:00:02|
# Route    | 23|     3|    54|   4|    1|   11|    0|   0| 16|  0:00:00|  0:00:02|
# Route    | 24|     5|    54|   4|    1|   11|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|     3|    50|   5|    2|   11|    0|   0| 10|  0:00:00|  0:00:02|
# Clean    | 26|     3|    50|  32|    2|   13|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|     3|    50|  30|    2|   14|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|     2|    54|   2|    1|   14|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 29|     3|    60|   2|    0|   15|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 30|     2|    58|   2|    0|   14|    0|   0|  4|  0:00:00|  0:00:03|
# Route    | 31|     2|    57|   2|    0|   14|    0|   0|  1|  0:00:00|  0:00:03|
# Route    | 32|     3|    59|   3|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 33|     2|    58|   2|    0|   14|    0|   0|  3|  0:00:00|  0:00:03|
# Route    | 34|     7|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 35|     2|    58|   1|    0|   14|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 36|     2|    58|   1|    0|   14|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 37|     2|    60|   2|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 38|     1|    54|   3|    1|   15|    0|   0| 11|  0:00:00|  0:00:03|
# Route    | 39|     6|    60|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 40|     4|    54|   2|    1|   15|    0|   0| 12|  0:00:01|  0:00:04|
# Route    | 41|     4|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 42|     3|    53|   1|    1|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 43|     2|    56|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 44|     5|    56|   1|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 45|     2|    57|   0|    0|   15|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 46|     2|    57|   0|    0|   15|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 47|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 48|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 49|     1|    57|   0|    0|   16|    0|   0|  3|  0:00:00|  0:00:04|
# Route    | 50|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 51|     1|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 52|     0|    54|   1|    1|   16|    0|   0|  6|  0:00:00|  0:00:05|
# Route    | 53|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 54|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 55|     3|    57|   0|    0|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 56|     0|    54|   1|    1|   16|    0|   0| 10|  0:00:00|  0:00:05|
# Route    | 57|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 58|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 59|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 60|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 62|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 63|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:01|  0:00:06|
# Route    | 64|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Route    | 65|     0|    54|   1|    1|   16|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 66|     0|    54|  27|    1|   18|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 67|     0|    54|  28|    1|   17|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 68|     0|    54|  27|    1|   17|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 69|     0|    54|  26|    1|   17|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- f:/tdp4/trunk/circuit/allegro\gumstix_expansion_v1_4.dsn
# Nets 37 Connections 101 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 37, at vias 17 Total Vias 17
# Percent Connected   74.26
# Manhattan Length 63098.0550 Horizontal 32887.5090 Vertical 30210.5460
# Routed Length 75598.1413 Horizontal 37361.8850 Vertical 42778.7900
# Ratio Actual / Manhattan   1.1981
# Unconnected Length 465.7000 Horizontal 395.5600 Vertical  70.1400
# Smart Route: Smart_route finished, completion rate: 74.26.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaac02764.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaac02764.tmp
quit
