{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 23:52:46 2019 " "Info: Processing started: Sun Oct 20 23:52:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q\[0\]\$latch " "Warning: Node \"q\[0\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[1\]\$latch " "Warning: Node \"q\[1\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[2\]\$latch " "Warning: Node \"q\[2\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[3\]\$latch " "Warning: Node \"q\[3\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[4\]\$latch " "Warning: Node \"q\[4\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[5\]\$latch " "Warning: Node \"q\[5\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[6\]\$latch " "Warning: Node \"q\[6\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "q\[7\]\$latch " "Warning: Node \"q\[7\]\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "cl\$latch " "Warning: Node \"cl\$latch\" is a latch" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[13\] " "Info: Assuming node \"k\[13\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[14\] " "Info: Assuming node \"k\[14\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[12\] " "Info: Assuming node \"k\[12\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[2\] " "Info: Assuming node \"k\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[1\] " "Info: Assuming node \"k\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "k\[15\] " "Info: Assuming node \"k\[15\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cl~810 " "Info: Detected gated clock \"cl~810\" as buffer" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 11 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "cl~810" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "cl~809 " "Info: Detected gated clock \"cl~809\" as buffer" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 11 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "cl~809" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "q\[7\]~12397 " "Info: Detected gated clock \"q\[7\]~12397\" as buffer" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "q\[7\]~12397" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "q\[7\]~12396 " "Info: Detected gated clock \"q\[7\]~12396\" as buffer" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "q\[7\]~12396" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\[6\]\$latch x\[2\] k\[13\] 28.000 ns register " "Info: tsu for register \"q\[6\]\$latch\" (data pin = \"x\[2\]\", clock pin = \"k\[13\]\") is 28.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.700 ns + Longest pin register " "Info: + Longest pin to register delay is 33.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns x\[2\] 1 PIN PIN_27 11 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_27; Fanout = 11; PIN Node = 'x\[2\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.900 ns) 11.800 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] 2 COMB LC7_A10 3 " "Info: 2: + IC(6.800 ns) + CELL(1.900 ns) = 11.800 ns; Loc. = LC7_A10; Fanout = 3; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { x[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(0.900 ns) 15.100 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 3 COMB LC7_A5 2 " "Info: 3: + IC(2.400 ns) + CELL(0.900 ns) = 15.100 ns; Loc. = LC7_A5; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 15.300 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\] 4 COMB LC8_A5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.200 ns) = 15.300 ns; Loc. = LC8_A5; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[3\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.200 ns) 16.000 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\] 5 COMB LC1_A7 2 " "Info: 5: + IC(0.500 ns) + CELL(0.200 ns) = 16.000 ns; Loc. = LC1_A7; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[4\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 16.200 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\] 6 COMB LC2_A7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.200 ns) = 16.200 ns; Loc. = LC2_A7; Fanout = 2; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cout\[5\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 17.300 ns lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 7 COMB LC3_A7 1 " "Info: 7: + IC(0.000 ns) + CELL(1.100 ns) = 17.300 ns; Loc. = LC3_A7; Fanout = 1; COMB Node = 'lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/institute workspace/altera8.1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 19.800 ns Mux12~29 8 COMB LC6_A7 1 " "Info: 8: + IC(0.600 ns) + CELL(1.900 ns) = 19.800 ns; Loc. = LC6_A7; Fanout = 1; COMB Node = 'Mux12~29'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Mux12~29 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 22.300 ns Mux12~30 9 COMB LC7_A7 1 " "Info: 9: + IC(0.600 ns) + CELL(1.900 ns) = 22.300 ns; Loc. = LC7_A7; Fanout = 1; COMB Node = 'Mux12~30'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Mux12~29 Mux12~30 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 26.000 ns q\[6\]~12433 10 COMB LC2_A2 1 " "Info: 10: + IC(1.800 ns) + CELL(1.900 ns) = 26.000 ns; Loc. = LC2_A2; Fanout = 1; COMB Node = 'q\[6\]~12433'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Mux12~30 q[6]~12433 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.900 ns) 31.200 ns q\[6\]~12435 11 COMB LC8_C14 1 " "Info: 11: + IC(3.300 ns) + CELL(1.900 ns) = 31.200 ns; Loc. = LC8_C14; Fanout = 1; COMB Node = 'q\[6\]~12435'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { q[6]~12433 q[6]~12435 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 33.700 ns q\[6\]\$latch 12 REG LC2_C14 2 " "Info: 12: + IC(0.600 ns) + CELL(1.900 ns) = 33.700 ns; Loc. = LC2_C14; Fanout = 2; REG Node = 'q\[6\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { q[6]~12435 q[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.100 ns ( 50.74 % ) " "Info: Total cell delay = 17.100 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.600 ns ( 49.26 % ) " "Info: Total interconnect delay = 16.600 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { x[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Mux12~29 Mux12~30 q[6]~12433 q[6]~12435 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { x[2] {} x[2]~out {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Mux12~29 {} Mux12~30 {} q[6]~12433 {} q[6]~12435 {} q[6]$latch {} } { 0.000ns 0.000ns 6.800ns 2.400ns 0.000ns 0.500ns 0.000ns 0.000ns 0.600ns 0.600ns 1.800ns 3.300ns 0.600ns } { 0.000ns 3.100ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 1.100ns 1.900ns 1.900ns 1.900ns 1.900ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.900 ns + " "Info: + Micro setup delay of destination is 3.900 ns" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[13\] destination 9.600 ns - Shortest register " "Info: - Shortest clock path from clock \"k\[13\]\" to destination register is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns k\[13\] 1 CLK PIN_42 21 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_42; Fanout = 21; CLK Node = 'k\[13\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[13] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 5.200 ns q\[7\]~12397 2 COMB LC1_A14 8 " "Info: 2: + IC(1.900 ns) + CELL(1.400 ns) = 5.200 ns; Loc. = LC1_A14; Fanout = 8; COMB Node = 'q\[7\]~12397'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { k[13] q[7]~12397 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 9.600 ns q\[6\]\$latch 3 REG LC2_C14 2 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 9.600 ns; Loc. = LC2_C14; Fanout = 2; REG Node = 'q\[6\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { q[7]~12397 q[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 48.96 % ) " "Info: Total cell delay = 4.700 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 51.04 % ) " "Info: Total interconnect delay = 4.900 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { k[13] q[7]~12397 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { k[13] {} k[13]~out {} q[7]~12397 {} q[6]$latch {} } { 0.000ns 0.000ns 1.900ns 3.000ns } { 0.000ns 1.900ns 1.400ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "33.700 ns" { x[2] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Mux12~29 Mux12~30 q[6]~12433 q[6]~12435 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "33.700 ns" { x[2] {} x[2]~out {} lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[2] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[3] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[4] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cout[5] {} lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Mux12~29 {} Mux12~30 {} q[6]~12433 {} q[6]~12435 {} q[6]$latch {} } { 0.000ns 0.000ns 6.800ns 2.400ns 0.000ns 0.500ns 0.000ns 0.000ns 0.600ns 0.600ns 1.800ns 3.300ns 0.600ns } { 0.000ns 3.100ns 1.900ns 0.900ns 0.200ns 0.200ns 0.200ns 1.100ns 1.900ns 1.900ns 1.900ns 1.900ns 1.900ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { k[13] q[7]~12397 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { k[13] {} k[13]~out {} q[7]~12397 {} q[6]$latch {} } { 0.000ns 0.000ns 1.900ns 3.000ns } { 0.000ns 1.900ns 1.400ns 1.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "k\[2\] zl q\[6\]\$latch 23.300 ns register " "Info: tco from clock \"k\[2\]\" to destination pin \"zl\" through register \"q\[6\]\$latch\" is 23.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[2\] source 12.600 ns + Longest register " "Info: + Longest clock path from clock \"k\[2\]\" to source register is 12.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns k\[2\] 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 19; CLK Node = 'k\[2\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 5.700 ns q\[7\]~12396 2 COMB LC4_A14 1 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 5.700 ns; Loc. = LC4_A14; Fanout = 1; COMB Node = 'q\[7\]~12396'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { k[2] q[7]~12396 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 8.200 ns q\[7\]~12397 3 COMB LC1_A14 8 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 8.200 ns; Loc. = LC1_A14; Fanout = 8; COMB Node = 'q\[7\]~12397'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { q[7]~12396 q[7]~12397 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.600 ns q\[6\]\$latch 4 REG LC2_C14 2 " "Info: 4: + IC(3.000 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_C14; Fanout = 2; REG Node = 'q\[6\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { q[7]~12397 q[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 56.35 % ) " "Info: Total cell delay = 7.100 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 43.65 % ) " "Info: Total interconnect delay = 5.500 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { k[2] q[7]~12396 q[7]~12397 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { k[2] {} k[2]~out {} q[7]~12396 {} q[7]~12397 {} q[6]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns 3.000ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns + Longest register pin " "Info: + Longest register to pin delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[6\]\$latch 1 REG LC2_C14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_C14; Fanout = 2; REG Node = 'q\[6\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 4.600 ns Equal5~92 2 COMB LC5_A19 1 " "Info: 2: + IC(3.200 ns) + CELL(1.400 ns) = 4.600 ns; Loc. = LC5_A19; Fanout = 1; COMB Node = 'Equal5~92'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { q[6]$latch Equal5~92 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 5.900 ns Equal5~89 3 COMB LC6_A19 1 " "Info: 3: + IC(0.000 ns) + CELL(1.300 ns) = 5.900 ns; Loc. = LC6_A19; Fanout = 1; COMB Node = 'Equal5~89'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Equal5~92 Equal5~89 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.900 ns) 10.700 ns zl 4 PIN PIN_52 0 " "Info: 4: + IC(0.900 ns) + CELL(3.900 ns) = 10.700 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'zl'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Equal5~89 zl } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 61.68 % ) " "Info: Total cell delay = 6.600 ns ( 61.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 38.32 % ) " "Info: Total interconnect delay = 4.100 ns ( 38.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { q[6]$latch Equal5~92 Equal5~89 zl } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { q[6]$latch {} Equal5~92 {} Equal5~89 {} zl {} } { 0.000ns 3.200ns 0.000ns 0.900ns } { 0.000ns 1.400ns 1.300ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.600 ns" { k[2] q[7]~12396 q[7]~12397 q[6]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.600 ns" { k[2] {} k[2]~out {} q[7]~12396 {} q[7]~12397 {} q[6]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns 3.000ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { q[6]$latch Equal5~92 Equal5~89 zl } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { q[6]$latch {} Equal5~92 {} Equal5~89 {} zl {} } { 0.000ns 3.200ns 0.000ns 0.900ns } { 0.000ns 1.400ns 1.300ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "q\[2\]\$latch k\[0\] k\[2\] 3.100 ns register " "Info: th for register \"q\[2\]\$latch\" (data pin = \"k\[0\]\", clock pin = \"k\[2\]\") is 3.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "k\[2\] destination 12.900 ns + Longest register " "Info: + Longest clock path from clock \"k\[2\]\" to destination register is 12.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns k\[2\] 1 CLK PIN_43 19 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 19; CLK Node = 'k\[2\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[2] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.900 ns) 5.700 ns q\[7\]~12396 2 COMB LC4_A14 1 " "Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 5.700 ns; Loc. = LC4_A14; Fanout = 1; COMB Node = 'q\[7\]~12396'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { k[2] q[7]~12396 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 8.200 ns q\[7\]~12397 3 COMB LC1_A14 8 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 8.200 ns; Loc. = LC1_A14; Fanout = 8; COMB Node = 'q\[7\]~12397'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { q[7]~12396 q[7]~12397 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.400 ns) 12.900 ns q\[2\]\$latch 4 REG LC8_C24 2 " "Info: 4: + IC(3.300 ns) + CELL(1.400 ns) = 12.900 ns; Loc. = LC8_C24; Fanout = 2; REG Node = 'q\[2\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { q[7]~12397 q[2]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 55.04 % ) " "Info: Total cell delay = 7.100 ns ( 55.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.800 ns ( 44.96 % ) " "Info: Total interconnect delay = 5.800 ns ( 44.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { k[2] q[7]~12396 q[7]~12397 q[2]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { k[2] {} k[2]~out {} q[7]~12396 {} q[7]~12397 {} q[2]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns 3.300ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns k\[0\] 1 PIN PIN_84 31 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_84; Fanout = 31; PIN Node = 'k\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[0] } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.400 ns) 5.300 ns q\[2\]~12410 2 COMB LC6_C24 1 " "Info: 2: + IC(2.000 ns) + CELL(1.400 ns) = 5.300 ns; Loc. = LC6_C24; Fanout = 1; COMB Node = 'q\[2\]~12410'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { k[0] q[2]~12410 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 7.300 ns q\[2\]~12411 3 COMB LC7_C24 1 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 7.300 ns; Loc. = LC7_C24; Fanout = 1; COMB Node = 'q\[2\]~12411'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { q[2]~12410 q[2]~12411 } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.800 ns q\[2\]\$latch 4 REG LC8_C24 2 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 9.800 ns; Loc. = LC8_C24; Fanout = 2; REG Node = 'q\[2\]\$latch'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { q[2]~12411 q[2]$latch } "NODE_NAME" } } { "alu.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/ALU_Block/alu.v" 27 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.600 ns ( 67.35 % ) " "Info: Total cell delay = 6.600 ns ( 67.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 32.65 % ) " "Info: Total interconnect delay = 3.200 ns ( 32.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { k[0] q[2]~12410 q[2]~12411 q[2]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { k[0] {} k[0]~out {} q[2]~12410 {} q[2]~12411 {} q[2]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.900 ns" { k[2] q[7]~12396 q[7]~12397 q[2]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.900 ns" { k[2] {} k[2]~out {} q[7]~12396 {} q[7]~12397 {} q[2]$latch {} } { 0.000ns 0.000ns 1.900ns 0.600ns 3.300ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { k[0] q[2]~12410 q[2]~12411 q[2]$latch } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "9.800 ns" { k[0] {} k[0]~out {} q[2]~12410 {} q[2]~12411 {} q[2]$latch {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.400ns 1.400ns 1.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 23:52:46 2019 " "Info: Processing ended: Sun Oct 20 23:52:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
