
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source design_1_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at /opt/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/hirangren/Documents/Vivado/fft/fft.cache/wt [current_project]
# set_property parent.project_path /home/hirangren/Documents/Vivado/fft/fft.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
# add_files /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/design_1_xfft_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib /home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 925.457 ; gain = 187.262 ; free physical = 934 ; free virtual = 6291
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:170]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:440]
INFO: [Synth 8-638] synthesizing module 'axi_dma__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (3#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (4#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (5#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (6#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (7#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (8#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (9#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:268]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:269]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (10#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_sm.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (11#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (12#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (13#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:295]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:298]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:301]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:261]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:300]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:304]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:322]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12298]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12299]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12301]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12302]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12304]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12305]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (14#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (15#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (17#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (18#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare' (19#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (20#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10958]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11282]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11367]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (21#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10857]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (22#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (23#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (24#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (25#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (26#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (27#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (28#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (29#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (30#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (31#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (32#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cntrl_strm.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (33#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_queue.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (34#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_q_mngr.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (35#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_sm.vhd:167]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (36#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_cmdsts_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (37#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_mngr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:329]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:330]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:331]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:332]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:345]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:349]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (38#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (39#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (40#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (41#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (42#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_queue.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (43#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_updt_q_mngr.vhd:208]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (44#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_intrpt.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:186]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (45#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:149]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (46#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (46#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (47#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_cmd_status.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (48#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rd_status_cntl.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (49#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:342]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:348]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (50#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (51#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_rddata_cntl.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_mm2s_basic_wrap.vhd:301]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (52#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (53#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wr_status_cntl.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (54#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_scc_wr.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (54#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_addr_cntl.vhd:265]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (55#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_wrdata_cntl.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (56#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_s2mm_basic_wrap.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (57#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_datamover.vhd:516]
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (58#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg.vhd:401]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (59#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sm.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (59#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (59#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (59#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (60#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:214]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (61#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (62#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (63#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (64#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (65#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sm.vhd:155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (66#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:235]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (67#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (68#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (68#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (68#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (68#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (69#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sts_strm.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (70#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (71#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (72#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (72#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (73#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (74#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (75#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (75#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (76#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (77#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (78#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12292]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (79#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (80#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (81#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (82#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (83#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (84#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (85#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (86#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (87#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (87#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (88#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (89#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (90#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (90#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15254]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (91#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (92#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (93#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (94#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (95#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (96#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (97#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (97#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (97#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (97#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (97#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (98#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (99#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (100#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (100#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (100#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (100#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (100#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (101#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (102#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8095]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_compare__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_compare__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7479]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8704]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8297]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15775]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10192]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19537]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7678]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13698]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16098]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6579]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16919]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16980]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20430]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:31933]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33162]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/255f4893/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/ca55fafe/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (103#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (104#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (104#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (105#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (106#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (107#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (108#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (109#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover.vhd:527]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
INFO: [Synth 8-256] done synthesizing module 'axi_dma__parameterized0' (110#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (111#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 106 connections, but only 55 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:213]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (112#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (112#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (112#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (112#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (113#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (114#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (115#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (115#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (116#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (117#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (118#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/synth/design_1_axi_gpio_1_2.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/synth/design_1_axi_gpio_1_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (118#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_2' (119#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/synth/design_1_axi_gpio_1_2.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (120#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (121#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (122#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (123#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'timer_control' (124#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (125#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (126#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (127#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:311]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (128#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (128#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (129#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (130#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (131#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (132#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (133#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:334]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (134#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (135#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (136#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (137#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:340]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (138#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 79 connections, but only 64 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:342]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:545]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OBU1DD' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1359]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OBU1DD' (139#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1359]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1FBREZ4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1491]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1FBREZ4' (140#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1491]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_MVV5YQ' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1623]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_MVV5YQ' (141#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1623]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1GHG26R' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1755]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1GHG26R' (142#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1755]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1880]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (143#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (144#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (144#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (144#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (144#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (145#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (146#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (147#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (148#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (149#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (150#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (151#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (152#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (152#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (153#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (154#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (155#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (155#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (155#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (156#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (157#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (158#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (159#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (160#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1880]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (161#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (162#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (163#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (163#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (163#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (163#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (164#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (165#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (165#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (166#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (166#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (166#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (166#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (166#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (167#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (168#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (169#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (170#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:57]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'design_1_xbar_1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1336]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 40 connections, but only 38 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:1318]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (171#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:545]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:82]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100874' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (172#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (173#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (174#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (174#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (174#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (174#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93932]
INFO: [Synth 8-226] default block is never used [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93993]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized4' (174#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (175#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_utils_v2_0/17fb2e9a/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (176#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91709]
WARNING: [Synth 8-3848] Net m_axis_status_tdata in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91983]
WARNING: [Synth 8-3848] Net m_axis_status_tvalid in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:91984]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92249]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92251]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92252]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92253]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92254]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92255]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92256]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92257]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92258]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92259]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92260]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92261]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92263]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92264]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92265]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92266]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92267]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92268]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92269]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92270]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92271]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92272]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92273]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (177#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_b' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:94754]
INFO: [Synth 8-638] synthesizing module 'r4_control' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:59002]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 100000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:58976]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 100000 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:59106]
INFO: [Synth 8-638] synthesizing module 'flow_control_b' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44023]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44058]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44059]
INFO: [Synth 8-638] synthesizing module 'reg_rs_rtl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30140]
INFO: [Synth 8-256] done synthesizing module 'reg_rs_rtl' (178#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30140]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44646]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (179#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (180#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (181#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (182#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (183#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized0' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized1' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized1' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized2' (184#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23269]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (185#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (186#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (187#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-3936] Found unconnected internal register 'dig_rev_asy_reg' and it is trimmed from '16' to '10' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44968]
INFO: [Synth 8-256] done synthesizing module 'flow_control_b' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:44023]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (188#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1956]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_shift_ram_v12_0/80e70618/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'rw_addr_gen_b' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:55632]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (189#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xor_bit_gate' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30619]
INFO: [Synth 8-256] done synthesizing module 'xor_bit_gate' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30619]
INFO: [Synth 8-638] synthesizing module 'xor_bit_gate__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30619]
INFO: [Synth 8-256] done synthesizing module 'xor_bit_gate__parameterized0' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30619]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'subtracter' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (190#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (191#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (192#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'mux_bus8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8' (193#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (194#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (194#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (194#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'rw_addr_gen_b' (195#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:55632]
INFO: [Synth 8-638] synthesizing module 'out_addr_gen_b' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:47819]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' (195#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'out_addr_gen_b' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:47819]
INFO: [Synth 8-638] synthesizing module 'tw_addr_gen' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:58793]
INFO: [Synth 8-638] synthesizing module 'tw_gen_p4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:57819]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized0' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized1' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (196#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'tw_gen_p4' (197#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:57819]
INFO: [Synth 8-256] done synthesizing module 'tw_addr_gen' (198#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:58793]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (198#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (198#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_half_sincos' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53066]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53084]
INFO: [Synth 8-256] done synthesizing module 'twgen_half_sincos' (199#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53015]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (200#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r4_control' (201#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:59002]
INFO: [Synth 8-638] synthesizing module 'r4_datapath' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:60628]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (201#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' (201#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'dpm' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm' (202#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-638] synthesizing module 'in_switch4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:47667]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (202#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'in_switch4' (203#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:47667]
INFO: [Synth 8-638] synthesizing module 'pe4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48704]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (203#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'cmpy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 1 0" [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9762]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  1 1 0" [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9763]
INFO: [Synth 8-638] synthesizing module 'input_negation' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (204#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1917]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (205#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (205#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (205#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (206#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (207#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4375]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (207#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (207#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'dsp' (208#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:4150]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10719]
INFO: [Synth 8-3919] null assignment ignored [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:10802]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/mult_gen_v12_0/b78716ad/hdl/mult_gen_v12_0_vh_rfs.vhd:9905]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4593]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (209#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (210#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:4938]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (211#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'dfly_byp' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36295]
INFO: [Synth 8-638] synthesizing module 'bfly_byp' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35476]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (212#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (213#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (214#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'bfly_byp' (215#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35476]
INFO: [Synth 8-638] synthesizing module 'bfly_byp_j' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35645]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (215#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp_j' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30370]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized7' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized7' (215#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp_j' (216#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30370]
INFO: [Synth 8-256] done synthesizing module 'bfly_byp_j' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35645]
INFO: [Synth 8-638] synthesizing module 'butterfly' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35812]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (217#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'subtracter__parameterized0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized9' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized9' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'subtracter__parameterized0' (218#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30503]
INFO: [Synth 8-256] done synthesizing module 'butterfly' (219#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35812]
INFO: [Synth 8-256] done synthesizing module 'dfly_byp' (220#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:36295]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (220#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (221#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-256] done synthesizing module 'pe4' (222#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48704]
INFO: [Synth 8-638] synthesizing module 'out_switch4' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48082]
INFO: [Synth 8-256] done synthesizing module 'out_switch4' (223#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48082]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized2' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized2' (223#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25641]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (223#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'r4_datapath' (224#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:60628]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_b' (225#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:94754]
WARNING: [Synth 8-3848] Net RFS in module/entity xfft_v9_0_core does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99937]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (226#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:99999]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:101226]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (227#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (228#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'design_1_xfft_0_0' (229#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:82]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'design_1_xfft_0_0' requires 18 connections, but only 11 given [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:525]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (230#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (231#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (232#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (233#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (234#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (235#1) [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:23 ; elapsed = 00:08:19 . Memory (MB): peak = 1295.039 ; gain = 556.844 ; free physical = 549 ; free virtual = 5918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:26 ; elapsed = 00:08:22 . Memory (MB): peak = 1295.039 ; gain = 556.844 ; free physical = 549 ; free virtual = 5918
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 614 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_2/design_1_axi_gpio_1_2.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 211 instances were transformed.
  FDE => FDRE: 42 instances
  FDR => FDRE: 138 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  RAMB18SDP => RAMB18E1: 4 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1429.035 ; gain = 0.996 ; free physical = 447 ; free virtual = 5861
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:43 ; elapsed = 00:08:41 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 445 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:43 ; elapsed = 00:08:41 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 445 ; free virtual = 5860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/xbar. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for design_1_i/xfft_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1/U0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  /home/hirangren/Documents/Vivado/fft/fft.runs/synth_1/dont_touch.xdc, line 80).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:45 ; elapsed = 00:08:44 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 445 ; free virtual = 5860
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "wrce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "rdce" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
ROM "dest0" won't be mapped to RAM because it is too sparse.
ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
ROM "mm2s_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
ROM "s2mm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_s2mm_sg_if.vhd:783]
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_ftch_pntr.vhd:368]
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_last_strb" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93485]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93487]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93488]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93489]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93490]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93491]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93492]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93493]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93494]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93495]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93496]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93497]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93498]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93499]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93500]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93501]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93502]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93503]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93504]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93505]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93506]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93507]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93508]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93509]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93510]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:93511]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'cnt_reg2_reg' and it is trimmed from '8' to '7' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:55751]
INFO: [Synth 8-4471] merging register 'need_delay.byp_ai_reg' into 'need_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35495]
INFO: [Synth 8-4471] merging register 'need_delay.byp_sr_reg' into 'need_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35496]
INFO: [Synth 8-4471] merging register 'need_delay.byp_si_reg' into 'need_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35497]
INFO: [Synth 8-4471] merging register 'need_bypass_delay.byp_ai_reg' into 'need_bypass_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35664]
INFO: [Synth 8-4471] merging register 'need_bypass_delay.byp_sr_reg' into 'need_bypass_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35665]
INFO: [Synth 8-4471] merging register 'need_bypass_delay.byp_si_reg' into 'need_bypass_delay.byp_ar_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:35666]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_re_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48838]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_im_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48847]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_re_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48888]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_im_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48897]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_re_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48938]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_im_reg' and it is trimmed from '22' to '20' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/xfft_v9_0/d06a4858/hdl/xfft_v9_0_vh_rfs.vhd:48947]
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma__parameterized0 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma.vhd:913]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:58 ; elapsed = 00:08:58 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 436 ; free virtual = 5852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:06:58 ; elapsed = 00:08:59 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 436 ; free virtual = 5852
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/cmpy_v6_0/18d3f999/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_reset.vhd:271]
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse.
ROM "GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'GEN_UPDT_FOR_QUEUE.mm2s_pending_ptr_updt_reg' into 'updt_data_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/2a047f91/hdl/src/vhdl/axi_dma_mm2s_sg_if.vhd:728]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_pcc.vhd:950]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:691]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse.
ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:1155]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:2135]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1403]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:191]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:983]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1648]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:1701]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_ibttcc.vhd:832]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:221]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:234]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:229]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13:0]' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13:0]' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:944]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:420]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:199]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_skid_buf.vhd:194]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:1347]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/3acd8cae/hdl/src/vhdl/axi_datamover_fifo.vhd:222]
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse.
ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' into 'I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_reset.vhd:183]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:218]
INFO: [Synth 8-4471] merging register 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_sg_v4_1/0535f152/hdl/src/vhdl/axi_sg_fifo.vhd:217]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse.
ROM "I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_dly_fast_incr" won't be mapped to RAM because it is too sparse.
ROM "GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_ioc_irq_set_i" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/hirangren/Documents/Vivado/fft/fft.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "axi_wrapper/reading_last_symbol" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:07:02 ; elapsed = 00:09:04 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 436 ; free virtual = 5852
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:07:02 ; elapsed = 00:09:04 . Memory (MB): peak = 1429.039 ; gain = 690.844 ; free physical = 436 ; free virtual = 5852

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.eof_latch_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.first_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/sg_rresp_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[6] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[5] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[4] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/sig_init_done_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_full_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CACHE_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[3] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[2] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[1] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg[0] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] ) is unused and will be removed from module axi_sg.
INFO: [Synth 8-3332] Sequential element (\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] ) is unused and will be removed from module axi_sg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:15 ; elapsed = 00:09:18 . Memory (MB): peak = 1429.043 ; gain = 690.848 ; free physical = 401 ; free virtual = 5821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:07:15 ; elapsed = 00:09:18 . Memory (MB): peak = 1429.043 ; gain = 690.848 ; free physical = 401 ; free virtual = 5821
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:07:15 ; elapsed = 00:09:18 . Memory (MB): peak = 1429.043 ; gain = 690.848 ; free physical = 401 ; free virtual = 5821

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:15 ; elapsed = 00:09:18 . Memory (MB): peak = 1429.043 ; gain = 690.848 ; free physical = 401 ; free virtual = 5821
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:31 ; elapsed = 00:09:35 . Memory (MB): peak = 1580.035 ; gain = 841.840 ; free physical = 222 ; free virtual = 5650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:33 ; elapsed = 00:09:38 . Memory (MB): peak = 1602.043 ; gain = 863.848 ; free physical = 201 ; free virtual = 5629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:45 ; elapsed = 00:09:51 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 32 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 33 to 17 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_513_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:48 ; elapsed = 00:09:55 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:48 ; elapsed = 00:09:55 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:50 ; elapsed = 00:09:58 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |    95|
|4     |DSP48E1    |     6|
|5     |DSP48E1_1  |     3|
|6     |GND        |     1|
|7     |LUT1       |   274|
|8     |LUT2       |   837|
|9     |LUT3       |  1550|
|10    |LUT4       |   655|
|11    |LUT5       |   605|
|12    |LUT6       |  1574|
|13    |MUXCY      |   439|
|14    |MUXCY_L    |    67|
|15    |MUXF7      |    25|
|16    |PS7        |     1|
|17    |RAM32M     |     2|
|18    |RAM64M     |    22|
|19    |RAMB18E1_1 |     3|
|20    |RAMB18SDP  |     4|
|21    |RAMB36E1   |     2|
|22    |SRL16      |     1|
|23    |SRL16E     |   377|
|24    |SRLC32E    |    51|
|25    |VCC        |     4|
|26    |XORCY      |   439|
|27    |FDE        |    42|
|28    |FDR        |    92|
|29    |FDRE       |  7099|
|30    |FDSE       |   195|
|31    |IBUF       |     8|
|32    |OBUF       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:51 ; elapsed = 00:09:58 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 116 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:34 ; elapsed = 00:09:38 . Memory (MB): peak = 1638.730 ; gain = 634.270 ; free physical = 162 ; free virtual = 5590
Synthesis Optimization Complete : Time (s): cpu = 00:07:51 ; elapsed = 00:09:59 . Memory (MB): peak = 1638.730 ; gain = 900.535 ; free physical = 162 ; free virtual = 5590
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw0.twgen0/half_sincos_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw0.twgen0/half_sincos_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw0.twgen0/half_sincos_table_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 786 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 326 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 163 instances
  FDE => FDRE: 42 instances
  FDR => FDRE: 92 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 22 instances
  RAMB18SDP => RAMB18E1: 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1626 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:55 ; elapsed = 00:10:02 . Memory (MB): peak = 1638.734 ; gain = 768.277 ; free physical = 160 ; free virtual = 5590
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1638.734 ; gain = 0.000 ; free physical = 158 ; free virtual = 5590
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 14:32:15 2015...
