// Seed: 2863144434
`define pp_5 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input uwire id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4
);
  logic id_5;
  always @(id_0[1]) begin
    id_4 <= id_1[1];
    if (1) begin
      id_5 = 1;
    end
  end
endmodule
