EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,23.1std.0 Build 991 11/28/2023 SC Lite Edition
PROJECT,"AHBLITE_SYS"
REVISION,"AHBLITE_SYS"
PROJECT_FILE,"C:/Users/ziads/Downloads/New folder (4)/test/Quartus/AHBLITE_SYSTEM_restored/Quartus/AHBLITE_SYS.qpf"
TIME,"Sun May 26 15:16:14 2024"
TIME_SECONDS,"1716725774"
FAMILY,"Cyclone IV E"
DEVICE,"EP4CE6"
PACKAGE,"TQFP"
PART,"EP4CE6E22C8"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"NO HEAT SINK WITH STILL AIR"
POWER_BOARD_THERMAL_MODEL,""
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"10.50"
POWER_OCS_VALUE,"0.00"
POWER_OSA_VALUE,"16.60"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1,2.50,2,2.50,3,2.50,4,2.50,5,2.50,6,2.50,7,2.50,8,2.50,
RAIL_VOLTAGES,,VCCINT,1.200,VCCA,2.500,VCCD,1.200,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"50",pll_nominal_vco_freq,"599.88"
BLOCK,M9K,count,16,ram_mode,"Single Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"2",ram_porta_addr_width,"12",ram_porta_depth,"4096",ram_porta_ena_static_prob,"1.000000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"1.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"0",ram_portb_addr_width,"0",ram_portb_ena_static_prob,"0.000000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.000000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,Embedded multiplier output,count,3,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",mac_mode,"Simple Multiplier",num_multipliers,"1",mac_width,"18",input_reg_used,"0",pipe_reg_used,"0",second_adder_reg_used,"0",output_reg_used,"0"
BLOCK,Combinational cell,count,5494,avg_toggle_rate,"0.999469",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2.765198",fmax,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"107.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"107",num_lc_comb_fanout,"0",num_lc_ff_fanout,"107",sum_lc_ff_clkena_static_prob,"82.5",avg_lc_ff_clk_ena_static_prob,"0.771028",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"0",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1276.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1276",num_lc_comb_fanout,"0",num_lc_ff_fanout,"1260",sum_lc_ff_clkena_static_prob,"794.5",avg_lc_ff_clk_ena_static_prob,"0.630556",num_pin_fanout,"0",num_m512_fanout,"0",num_m9k_fanout,"16",num_m144k_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Register cell,count,1367,avg_toggle_rate,"0.994148",avg_toggle_rate_ratio,"0.000000",avg_fanout,"5.421361",fmax,"0"
BLOCK,I/O pad,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"BIDIR_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"0.5",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,9,avg_toggle_rate,"0.888889",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",vod,"-1",slew_rate,"2"
BLOCK,I/O pad,count,4,avg_toggle_rate,"0.250000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",vod,"-1",slew_rate,"-1"
