/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jul 27 23:04:53 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"
#include "module_decode.h"
#include "module_exec.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_RegFile<tUInt8,tUInt8> INST_btb_prdStatesRf;
  MOD_RegFile<tUInt8,tUInt32> INST_btb_tagsRf;
  MOD_RegFile<tUInt8,tUInt32> INST_btb_targetsRf;
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2e_empty_wires_2;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2e_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2e_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2e_full_wires_0;
  MOD_Wire<tUInt8> INST_d2e_full_wires_1;
  MOD_Wire<tUInt8> INST_d2e_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_empty_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_0;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_1;
  MOD_Wire<tUInt8> INST_e2m_empty_wires_2;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_wires_1;
  MOD_Reg<tUInt8> INST_e2m_full_ehrReg;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_e2m_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_e2m_full_wires_0;
  MOD_Wire<tUInt8> INST_e2m_full_wires_1;
  MOD_Wire<tUInt8> INST_e2m_full_wires_2;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_0;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_1;
  MOD_Wire<tUInt8> INST_m2w_empty_wires_2;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m2w_full_ehrReg;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m2w_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m2w_full_wires_0;
  MOD_Wire<tUInt8> INST_m2w_full_wires_1;
  MOD_Wire<tUInt8> INST_m2w_full_wires_2;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_f_data_0;
  MOD_Reg<tUInt8> INST_sb_f_data_1;
  MOD_Reg<tUInt8> INST_sb_f_data_2;
  MOD_Reg<tUInt8> INST_sb_f_data_3;
  MOD_Reg<tUInt8> INST_sb_f_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_sb_f_deqP_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_deqP_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_empty_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_sb_f_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_empty_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_sb_f_enqP_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_enqP_wires_1;
  MOD_Reg<tUInt8> INST_sb_f_full_ehrReg;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_sb_f_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_0;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_1;
  MOD_Wire<tUInt8> INST_sb_f_full_wires_2;
  MOD_module_decode INST_instance_decode_1;
  MOD_module_exec INST_instance_exec_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_x__h30818;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__37_38_AND_NO_ETC___d350;
  tUInt8 DEF_IF_sb_f_deqP_virtual_reg_1_read__47_THEN_0_ELS_ETC___d392;
  tUInt8 DEF_decode_64_BITS_83_TO_79_53_EQ_sb_f_data_0_20_B_ETC___d497;
  tUInt8 DEF_sb_f_data_0_20_BIT_5___d421;
  tUInt8 DEF_decode_64_BIT_84___d452;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__37_38_AND_NO_ETC___d379;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__37_38_AND_NO_ETC___d396;
  tUInt8 DEF_decode_64_BITS_89_TO_85_66_EQ_sb_f_data_0_20_B_ETC___d442;
  tUInt8 DEF_decode_64_BIT_90___d365;
  tUInt8 DEF_n__read__h29618;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d418;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read__37_OR_sb_f_full__ETC___d409;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read____d337;
  tUInt8 DEF_NOT_sb_f_data_3_51_BIT_5_52___d353;
  tUInt8 DEF_IF_sb_f_full_wires_0_whas__6_THEN_sb_f_full_wi_ETC___d59;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d349;
  tUInt8 DEF_NOT_IF_sb_f_deqP_virtual_reg_1_read__47_THEN_0_ETC___d415;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d378;
  tUInt8 DEF_sb_f_full_virtual_reg_1_read____d339;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb__ETC___d395;
  tUInt8 DEF_NOT_sb_f_full_virtual_reg_2_read__37_38_AND_NO_ETC___d342;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__42_OR_e_ETC___d148;
  tUInt8 DEF_execRedirect_empty_virtual_reg_1_read____d143;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read____d142;
  tUWide DEF_decode___d364;
  tUInt32 DEF_inst__h28924;
  tUWide DEF_exec___d684;
  tUWide DEF_d2e_data_0_48_BITS_268_TO_258_53_CONCAT_d2e_da_ETC___d678;
  tUInt32 DEF_rVal1__h35042;
  tUInt32 DEF_rVal2__h35043;
  tUInt32 DEF_ipc__h35039;
  tUInt32 DEF_ppc__h35040;
  tUInt32 DEF_csrVal__h35044;
  tUWide DEF_d2e_data_0___d648;
  tUWide DEF_f2d_data_0___d362;
  tUWide DEF_m2w_data_0___d829;
  tUWide DEF_e2m_data_0___d769;
  tUInt8 DEF_sb_f_data_3___d351;
  tUInt8 DEF_sb_f_data_2___d380;
  tUInt8 DEF_sb_f_data_1___d397;
  tUInt8 DEF_sb_f_data_0___d420;
  tUInt8 DEF_x__h45222;
  tUInt8 DEF_def__h31772;
  tUInt8 DEF_m2w_full_wires_0_whas____d136;
  tUInt8 DEF_m2w_full_wires_0_wget____d137;
  tUInt8 DEF_m2w_full_ehrReg__h23087;
  tUInt8 DEF_m2w_empty_ehrReg__h21964;
  tUInt8 DEF_e2m_full_wires_0_whas____d116;
  tUInt8 DEF_e2m_full_wires_0_wget____d117;
  tUInt8 DEF_e2m_full_ehrReg__h19524;
  tUInt8 DEF_e2m_empty_ehrReg__h18401;
  tUInt8 DEF_d2e_full_wires_0_whas____d96;
  tUInt8 DEF_d2e_full_wires_0_wget____d97;
  tUInt8 DEF_d2e_full_ehrReg__h15961;
  tUInt8 DEF_d2e_empty_ehrReg__h14838;
  tUInt8 DEF_f2d_full_wires_0_whas____d76;
  tUInt8 DEF_f2d_full_wires_0_wget____d77;
  tUInt8 DEF_f2d_full_ehrReg__h12397;
  tUInt8 DEF_f2d_empty_ehrReg__h11274;
  tUInt8 DEF_sb_f_full_wires_0_whas____d56;
  tUInt8 DEF_sb_f_full_wires_0_wget____d57;
  tUInt8 DEF_sb_f_full_ehrReg__h8824;
  tUInt8 DEF_sb_f_empty_ehrReg__h7701;
  tUInt8 DEF_sb_f_deqP_virtual_reg_1_read____d347;
  tUInt8 DEF_sb_f_enqP_virtual_reg_1_read____d343;
  tUInt8 DEF_execRedirect_full_ehrReg__h4645;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_execRedirect_empty_ehrReg__h3522;
  tUInt8 DEF_eEpoch__h35254;
  tUInt8 DEF_csrf_started____d157;
  tUInt8 DEF_x__h30192;
  tUInt8 DEF_x__h30589;
  tUInt8 DEF_x__h30438;
  tUInt8 DEF_x__h30357;
  tUInt8 DEF_x__h30276;
  tUInt8 DEF_x__h30195;
  tUInt8 DEF_m2w_data_0_29_BIT_89___d830;
  tUInt8 DEF_e2m_data_0_69_BIT_89___d770;
  tUInt8 DEF_exec_84_BIT_1___d685;
  tUInt8 DEF_sb_f_data_1_97_BIT_5___d398;
  tUInt8 DEF_sb_f_data_2_80_BIT_5___d381;
  tUInt8 DEF_sb_f_data_3_51_BIT_5___d352;
  tUInt8 DEF_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_69__ETC___d774;
  tUInt8 DEF_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_69__ETC___d773;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d371;
  tUInt8 DEF_IF_sb_f_deqP_wires_0_whas__7_THEN_sb_f_deqP_wi_ETC___d40;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d481;
  tUInt8 DEF_decode_64_BITS_83_TO_79_53_EQ_sb_f_data_1_97_B_ETC___d460;
  tUInt8 DEF_decode_64_BITS_83_TO_79_53_EQ_sb_f_data_3_51_B_ETC___d454;
  tUInt8 DEF_decode_64_BITS_83_TO_79_53_EQ_sb_f_data_2_80_B_ETC___d457;
  tUInt8 DEF_decode_64_BITS_89_TO_85_66_EQ_sb_f_data_1_97_B_ETC___d402;
  tUInt8 DEF_decode_64_BITS_89_TO_85_66_EQ_sb_f_data_3_51_B_ETC___d368;
  tUInt8 DEF_decode_64_BITS_89_TO_85_66_EQ_sb_f_data_2_80_B_ETC___d385;
  tUInt8 DEF_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_69__ETC___d778;
  tUInt8 DEF_IF_sb_f_deqP_virtual_reg_1_read__47_THEN_0_ELS_ETC___d414;
  tUInt8 DEF_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb_f_en_ETC___d411;
  tUInt8 DEF_d2e_data_0_48_BIT_96_49_EQ_eEpoch_50___d651;
  tUInt8 DEF_NOT_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_ETC___d775;
  tUInt8 DEF_sb_f_full_virtual_reg_2_read__37_OR_sb_f_full__ETC___d419;
  tUInt8 DEF_NOT_sb_f_data_0_20_BIT_5_21___d422;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb__ETC___d410;
  tUInt8 DEF_NOT_sb_f_data_1_97_BIT_5_98___d399;
  tUInt8 DEF_NOT_IF_sb_f_enqP_virtual_reg_1_read__43_OR_sb__ETC___d389;
  tUInt8 DEF_NOT_sb_f_data_2_80_BIT_5_81___d382;
  tUInt8 DEF_NOT_IF_sb_f_deqP_virtual_reg_1_read__47_THEN_0_ETC___d375;
  tUWide DEF_d2e_data_0_48_BIT_251_58_CONCAT_IF_d2e_data_0__ETC___d677;
  tUWide DEF_d2e_data_0_48_BIT_239_65_CONCAT_IF_d2e_data_0__ETC___d676;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__2_THEN_exe_ETC___d15;
  tUInt32 DEF_x__h36136;
  tUWide DEF_exec_84_BITS_65_TO_0___d707;
  tUWide DEF_f2d_data_0_62_BITS_64_TO_0___d625;
  tUWide DEF_IF_e2m_data_0_69_BIT_89_70_THEN_IF_e2m_data_0__ETC___d803;
  tUWide DEF_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_69__ETC___d802;
  tUWide DEF_IF_d2e_data_0_48_BIT_96_49_EQ_eEpoch_50_51_THE_ETC___d710;
  tUWide DEF_exec_84_BITS_88_TO_85_99_CONCAT_exec_84_BIT_84_ETC___d709;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas_THEN_execR_ETC___d6;
  tUInt8 DEF_IF_sb_f_enqP_wires_0_whas__0_THEN_sb_f_enqP_wi_ETC___d33;
  tUInt8 DEF_IF_m2w_full_wires_0_whas__36_THEN_m2w_full_wir_ETC___d139;
  tUInt8 DEF_IF_m2w_empty_wires_0_whas__26_THEN_m2w_empty_w_ETC___d129;
  tUInt8 DEF_IF_e2m_full_wires_0_whas__16_THEN_e2m_full_wir_ETC___d119;
  tUInt8 DEF_IF_e2m_empty_wires_0_whas__06_THEN_e2m_empty_w_ETC___d109;
  tUInt8 DEF_IF_d2e_full_wires_0_whas__6_THEN_d2e_full_wire_ETC___d99;
  tUInt8 DEF_IF_d2e_empty_wires_0_whas__6_THEN_d2e_empty_wi_ETC___d89;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__6_THEN_f2d_full_wire_ETC___d79;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__6_THEN_f2d_empty_wi_ETC___d69;
  tUInt8 DEF_IF_sb_f_empty_wires_0_whas__6_THEN_sb_f_empty__ETC___d49;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__2_THEN_exec_ETC___d25;
  tUWide DEF_decode_64_BITS_107_TO_97_08_CONCAT_decode_64_B_ETC___d633;
  tUWide DEF_decode_64_BIT_96_94_CONCAT_IF_decode_64_BIT_96_ETC___d624;
  tUWide DEF_IF_decode_64_BIT_90_65_THEN_rf_rd1_IF_decode_6_ETC___d632;
  tUWide DEF_iMem_req_pc_59_60_CONCAT_pc_59_CONCAT_IF_btb_p_ETC___d336;
  tUWide DEF_decode_64_BIT_84_52_CONCAT_IF_decode_64_BIT_84_ETC___d623;
  tUWide DEF_e2m_data_0_69_BIT_89_70_CONCAT_IF_e2m_data_0_6_ETC___d804;
  tUWide DEF_d2e_data_0_48_BIT_96_49_EQ_eEpoch_50_51_CONCAT_ETC___d711;
  tUWide DEF__0_OR_e2m_data_0_69_BIT_78_92_93_CONCAT_IF_e2m__ETC___d801;
  tUWide DEF_exec_84_BIT_78_04_CONCAT_IF_exec_84_BIT_78_04__ETC___d708;
  tUWide DEF_decode_64_BIT_65_16_CONCAT_IF_decode_64_BIT_65_ETC___d622;
  tUWide DEF_dMemInit_request_put_BIT_64_70_CONCAT_IF_dMemI_ETC___d873;
  tUWide DEF_iMemInit_request_put_BIT_64_66_CONCAT_IF_iMemI_ETC___d869;
  tUWide DEF_NOT_IF_e2m_data_0_69_BIT_89_70_THEN_e2m_data_0_ETC___d812;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_sb_f_enqP_canonicalize();
  void RL_sb_f_deqP_canonicalize();
  void RL_sb_f_empty_canonicalize();
  void RL_sb_f_full_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2e_empty_canonicalize();
  void RL_d2e_full_canonicalize();
  void RL_e2m_empty_canonicalize();
  void RL_e2m_full_canonicalize();
  void RL_m2w_empty_canonicalize();
  void RL_m2w_full_canonicalize();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
