Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to Z:/Lab8/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to Z:/Lab8/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: PING_PONG_GAME.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PING_PONG_GAME.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PING_PONG_GAME"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : PING_PONG_GAME
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : PING_PONG_GAME.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "font_rom.v" in library work
Compiling verilog file "vga_sync.v" in library work
Module <font_rom> compiled
Compiling verilog file "controll_text.v" in library work
Module <vga_sync> compiled
Compiling verilog file "controll_ball.v" in library work
Module <controll_text> compiled
Compiling verilog file "PING_PONG_GAME.v" in library work
Module <controll_ball> compiled
Module <PING_PONG_GAME> compiled
No errors in compilation
Analysis of file <"PING_PONG_GAME.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PING_PONG_GAME> in library <work>.

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000000010000"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000110000"
	HR = "00000000000000000000000001100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"

Analyzing hierarchy for module <controll_text> in library <work>.

Analyzing hierarchy for module <controll_ball> in library <work>.

Analyzing hierarchy for module <font_rom> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PING_PONG_GAME>.
Module <PING_PONG_GAME> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000000010000
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000110000
	HR = 32'sb00000000000000000000000001100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
Module <vga_sync> is correct for synthesis.
 
Analyzing module <controll_text> in library <work>.
Module <controll_text> is correct for synthesis.
 
Analyzing module <font_rom> in library <work>.
Module <font_rom> is correct for synthesis.
 
Analyzing module <controll_ball> in library <work>.
Module <controll_ball> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Radius> in unit <controll_ball> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pad_x> in unit <controll_ball> has a constant value of 1001100111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <pad_width> in unit <controll_ball> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <thickness> in unit <controll_ball> has a constant value of 0101 during circuit operation. The register is replaced by logic.

Synthesizing Unit <vga_sync>.
    Related source file is "vga_sync.v".
    Found 10-bit adder for signal <h_count_next$addsub0000> created at line 87.
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 105.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 105.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <v_count_next$addsub0000> created at line 98.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 108.
    Found 1-bit register for signal <v_sync_reg>.
    Found 11-bit comparator less for signal <visible$cmp_lt0000> created at line 112.
    Found 10-bit comparator less for signal <visible$cmp_lt0001> created at line 112.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <controll_ball>.
    Related source file is "controll_ball.v".
WARNING:Xst:1780 - Signal <limit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "controll_ball.v" line 156: The result of a 22x22-bit multiplication is partially used. Only the 22 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "controll_ball.v" line 157: The result of a 22x22-bit multiplication is partially used. Only the 22 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 3-bit register for signal <graph_rgb>.
    Found 12-bit subtractor for signal <$sub0000> created at line 88.
    Found 12-bit subtractor for signal <$sub0001> created at line 95.
    Found 12-bit subtractor for signal <$sub0002> created at line 124.
    Found 10-bit register for signal <ball_x>.
    Found 10-bit subtractor for signal <ball_x$addsub0000>.
    Found 10-bit subtractor for signal <ball_x$addsub0001> created at line 142.
    Found 10-bit register for signal <ball_y>.
    Found 10-bit subtractor for signal <ball_y$addsub0000>.
    Found 10-bit subtractor for signal <ball_y$addsub0001> created at line 143.
    Found 28-bit up counter for signal <counter1>.
    Found 28-bit up counter for signal <counter2>.
    Found 1-bit register for signal <dead>.
    Found 10-bit adder carry out for signal <dead$addsub0001> created at line 113.
    Found 22-bit adder for signal <graph_rgb$addsub0000> created at line 160.
    Found 10-bit comparator greater for signal <graph_rgb$cmp_gt0000> created at line 159.
    Found 10-bit comparator greater for signal <graph_rgb$cmp_gt0001> created at line 161.
    Found 10-bit comparator greater for signal <graph_rgb$cmp_gt0002> created at line 161.
    Found 10-bit comparator less for signal <graph_rgb$cmp_lt0000> created at line 159.
    Found 22-bit comparator less for signal <graph_rgb$cmp_lt0001> created at line 160.
    Found 10-bit comparator less for signal <graph_rgb$cmp_lt0002> created at line 161.
    Found 10-bit comparator less for signal <graph_rgb$cmp_lt0003> created at line 161.
    Found 1-bit register for signal <move_down>.
    Found 1-bit register for signal <move_left>.
    Found 10-bit adder for signal <move_left$add0000> created at line 100.
    Found 10-bit adder for signal <move_left$add0001> created at line 102.
    Found 10-bit adder for signal <move_left$addsub0000> created at line 102.
    Found 10-bit subtractor for signal <move_left$addsub0001> created at line 102.
    Found 10-bit comparator greatequal for signal <move_left$cmp_ge0000> created at line 102.
    Found 10-bit comparator lessequal for signal <move_left$cmp_le0000> created at line 102.
    Found 10-bit subtractor for signal <move_left$sub0000> created at line 102.
    Found 1-bit register for signal <move_right>.
    Found 1-bit register for signal <move_up>.
    Found 10-bit adder carry out for signal <move_up$addsub0001> created at line 129.
    Found 12-bit comparator greater for signal <move_up$cmp_gt0000> created at line 124.
    Found 12-bit comparator lessequal for signal <move_up$cmp_le0000> created at line 124.
    Found 11-bit comparator less for signal <move_up$cmp_lt0000> created at line 129.
    Found 10-bit updown counter for signal <pad_y>.
    Found 10-bit adder carry out for signal <pad_y$addsub0001> created at line 89.
    Found 11-bit comparator greatequal for signal <pad_y$cmp_ge0000> created at line 89.
    Found 12-bit comparator greater for signal <pad_y$cmp_gt0000> created at line 88.
    Found 12-bit comparator lessequal for signal <pad_y$cmp_le0000> created at line 88.
    Found 22-bit register for signal <r>.
    Found 22-bit register for signal <x1>.
    Found 10-bit comparator greatequal for signal <x1$cmp_ge0000> created at line 149.
    Found 12-bit subtractor for signal <x1$sub0000> created at line 149.
    Found 12-bit subtractor for signal <x1$sub0001> created at line 150.
    Found 22-bit register for signal <x2>.
    Found 22x22-bit multiplier for signal <x2$mult0001> created at line 156.
    Found 22-bit register for signal <y1>.
    Found 10-bit comparator greatequal for signal <y1$cmp_ge0000> created at line 152.
    Found 12-bit subtractor for signal <y1$sub0000> created at line 152.
    Found 12-bit subtractor for signal <y1$sub0001> created at line 153.
    Found 22-bit register for signal <y2>.
    Found 22x22-bit multiplier for signal <y2$mult0001> created at line 157.
    Summary:
	inferred   3 Counter(s).
	inferred 138 D-type flip-flop(s).
	inferred  20 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  17 Comparator(s).
Unit <controll_ball> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "font_rom.v".
    Found 2048x8-bit ROM for signal <data>.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <controll_text>.
    Related source file is "controll_text.v".
WARNING:Xst:647 - Input <pix_x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pix_y<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <char_addr_s>.
    Found 6-bit comparator less for signal <score_on$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <controll_text> synthesized.


Synthesizing Unit <PING_PONG_GAME>.
    Related source file is "PING_PONG_GAME.v".
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <PING_PONG_GAME> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
# Multipliers                                          : 2
 22x22-bit multiplier                                  : 2
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 5
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 6
 12-bit subtractor                                     : 7
 22-bit adder                                          : 1
# Counters                                             : 3
 10-bit updown counter                                 : 1
 28-bit up counter                                     : 2
# Registers                                            : 20
 1-bit register                                        : 8
 10-bit register                                       : 4
 11-bit register                                       : 1
 22-bit register                                       : 5
 3-bit register                                        : 2
# Comparators                                          : 24
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 22-bit comparator less                                : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2404 -  FFs/Latches <r<21:7>> (without init value) have a constant value of 0 in block <controll_ball>.

Synthesizing (advanced) Unit <controll_ball>.
	Found pipelined multiplier on signal <x2_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <x1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <x1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <y2_mult0001>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <y1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <y1>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_x2_mult0001 by adding 2 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_y2_mult0001 by adding 2 register level(s).
Unit <controll_ball> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst - The ROM <Mrom_data> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst - The RAM <Mrom_data> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <r_0> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_1> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_2> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_3> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_4> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_5> (without init value) has a constant value of 0 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_6> (without init value) has a constant value of 1 in block <controll_ball>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Multipliers                                          : 2
 22x22-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 5
 10-bit adder carry out                                : 3
 10-bit subtractor                                     : 6
 12-bit subtractor                                     : 7
 22-bit adder                                          : 1
# Counters                                             : 3
 10-bit updown counter                                 : 1
 28-bit up counter                                     : 2
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 24
 10-bit comparator greatequal                          : 5
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 22-bit comparator less                                : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_x2_mult0001_submult_11> of sequential type is unconnected in block <controll_ball>.
WARNING:Xst:2677 - Node <Mmult_y2_mult0001_submult_11> of sequential type is unconnected in block <controll_ball>.

Optimizing unit <PING_PONG_GAME> ...

Optimizing unit <vga_sync> ...

Optimizing unit <controll_ball> ...

Optimizing unit <controll_text> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PING_PONG_GAME, actual ratio is 5.
FlipFlop ball_unit/pad_y_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PING_PONG_GAME.ngr
Top Level Output File Name         : PING_PONG_GAME
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 917
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 73
#      LUT2                        : 165
#      LUT2_D                      : 2
#      LUT2_L                      : 4
#      LUT3                        : 72
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 105
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MULT_AND                    : 9
#      MUXCY                       : 265
#      MUXF5                       : 5
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 190
# FlipFlops/Latches                : 165
#      FDE                         : 50
#      FDR                         : 23
#      FDRE                        : 80
#      FDSE                        : 12
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5
# MULTs                            : 6
#      MULT18X18SIO                : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      238  out of   4656     5%  
 Number of Slice Flip Flops:            165  out of   9312     1%  
 Number of 4 input LUTs:                445  out of   9312     4%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of MULT18X18SIOs:                 6  out of     20    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
iCLK_50                            | BUFGP                  | 171   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.823ns (Maximum Frequency: 92.396MHz)
   Minimum input arrival time before clock: 6.478ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK_50'
  Clock period: 10.823ns (frequency: 92.396MHz)
  Total number of paths / destination ports: 20672 / 495
-------------------------------------------------------------------------
Delay:               10.823ns (Levels of Logic = 17)
  Source:            ball_unit/pad_y_4 (FF)
  Destination:       ball_unit/pad_y_9 (FF)
  Source Clock:      iCLK_50 rising
  Destination Clock: iCLK_50 rising

  Data Path: ball_unit/pad_y_4 to ball_unit/pad_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            28   0.591   1.296  ball_unit/pad_y_4 (ball_unit/pad_y_4)
     LUT3_D:I2->O          4   0.704   0.622  ball_unit/_sub0000<6>11 (ball_unit/N43)
     LUT3:I2->O            1   0.704   0.424  ball_unit/_sub0000<7>1 (ball_unit/_sub0000<7>)
     LUT4:I3->O            1   0.704   0.000  ball_unit/Mcompar_pad_y_cmp_le0000_lut<1> (ball_unit/Mcompar_pad_y_cmp_le0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  ball_unit/Mcompar_pad_y_cmp_le0000_cy<1> (ball_unit/Mcompar_pad_y_cmp_le0000_cy<1>)
     MUXCY:CI->O           2   0.459   0.482  ball_unit/Mcompar_pad_y_cmp_le0000_cy<2> (ball_unit/pad_y_cmp_le0000)
     LUT3_D:I2->O         10   0.704   0.917  ball_unit/pad_y_not00031 (ball_unit/pad_y_not0003)
     LUT3:I2->O            1   0.704   0.000  ball_unit/Mcount_pad_y_lut<0> (ball_unit/Mcount_pad_y_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ball_unit/Mcount_pad_y_cy<0> (ball_unit/Mcount_pad_y_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<1> (ball_unit/Mcount_pad_y_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<2> (ball_unit/Mcount_pad_y_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<3> (ball_unit/Mcount_pad_y_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<4> (ball_unit/Mcount_pad_y_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<5> (ball_unit/Mcount_pad_y_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<6> (ball_unit/Mcount_pad_y_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ball_unit/Mcount_pad_y_cy<7> (ball_unit/Mcount_pad_y_cy<7>)
     MUXCY:CI->O           0   0.059   0.000  ball_unit/Mcount_pad_y_cy<8> (ball_unit/Mcount_pad_y_cy<8>)
     XORCY:CI->O           1   0.804   0.000  ball_unit/Mcount_pad_y_xor<9> (ball_unit/Mcount_pad_y10)
     FDRE:D                    0.308          ball_unit/pad_y_9
    ----------------------------------------
    Total                     10.823ns (7.082ns logic, 3.741ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK_50'
  Total number of paths / destination ports: 356 / 194
-------------------------------------------------------------------------
Offset:              6.478ns (Levels of Logic = 4)
  Source:            iBTN<0> (PAD)
  Destination:       ball_unit/pad_y_9 (FF)
  Destination Clock: iCLK_50 rising

  Data Path: iBTN<0> to ball_unit/pad_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  iBTN_0_IBUF (iBTN_0_IBUF)
     LUT3:I0->O            1   0.704   0.499  ball_unit/pad_y_not000236 (ball_unit/pad_y_not000236)
     LUT4:I1->O            1   0.704   0.455  ball_unit/pad_y_not000238 (ball_unit/pad_y_not000238)
     LUT4:I2->O           11   0.704   0.933  ball_unit/pad_y_not000288 (ball_unit/pad_y_not0002)
     FDRE:CE                   0.555          ball_unit/pad_y_0
    ----------------------------------------
    Total                      6.478ns (3.885ns logic, 2.593ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iCLK_50'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            vsync_unit/h_sync_reg (FF)
  Destination:       oHS (PAD)
  Source Clock:      iCLK_50 rising

  Data Path: vsync_unit/h_sync_reg to oHS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  vsync_unit/h_sync_reg (vsync_unit/h_sync_reg)
     OBUF:I->O                 3.272          oHS_OBUF (oHS)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.75 secs
 
--> 

Total memory usage is 153660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    8 (   0 filtered)

