{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:15:04 2019 " "Info: Processing started: Fri Nov 22 16:15:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "LOAD_MDR " "Info: Assuming node \"LOAD_MDR\" is an undefined clock" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "LOAD_MDR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "LOAD_MDR " "Info: No valid register-to-register data paths exist for clock \"LOAD_MDR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "P\[7\]~reg0 D1\[7\] LOAD_MDR 3.185 ns register " "Info: tsu for register \"P\[7\]~reg0\" (data pin = \"D1\[7\]\", clock pin = \"LOAD_MDR\") is 3.185 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.965 ns + Longest pin register " "Info: + Longest pin to register delay is 5.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns D1\[7\] 1 PIN PIN_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'D1\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { D1[7] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.559 ns) + CELL(0.319 ns) 5.965 ns P\[7\]~reg0 2 REG LC_X46_Y30_N7 1 " "Info: 2: + IC(4.559 ns) + CELL(0.319 ns) = 5.965 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P\[7\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "4.878 ns" { D1[7] P[7]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.406 ns ( 23.57 % ) " "Info: Total cell delay = 1.406 ns ( 23.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.559 ns ( 76.43 % ) " "Info: Total interconnect delay = 4.559 ns ( 76.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "5.965 ns" { D1[7] P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.965 ns" { D1[7] D1[7]~out0 P[7]~reg0 } { 0.000ns 0.000ns 4.559ns } { 0.000ns 1.087ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LOAD_MDR destination 2.790 ns - Shortest register " "Info: - Shortest clock path from clock \"LOAD_MDR\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns LOAD_MDR 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { LOAD_MDR } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns P\[7\]~reg0 2 REG LC_X46_Y30_N7 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P\[7\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.065 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.41 % ) " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns ( 54.59 % ) " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[7]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "5.965 ns" { D1[7] P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.965 ns" { D1[7] D1[7]~out0 P[7]~reg0 } { 0.000ns 0.000ns 4.559ns } { 0.000ns 1.087ns 0.319ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[7]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "LOAD_MDR P\[4\] P\[4\]~reg0 7.228 ns register " "Info: tco from clock \"LOAD_MDR\" to destination pin \"P\[4\]\" through register \"P\[4\]~reg0\" is 7.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LOAD_MDR source 2.790 ns + Longest register " "Info: + Longest clock path from clock \"LOAD_MDR\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns LOAD_MDR 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { LOAD_MDR } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns P\[4\]~reg0 2 REG LC_X46_Y30_N4 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N4; Fanout = 1; REG Node = 'P\[4\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.065 ns" { LOAD_MDR P[4]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.41 % ) " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns ( 54.59 % ) " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[4]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[4]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.282 ns + Longest register pin " "Info: + Longest register to pin delay is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns P\[4\]~reg0 1 REG LC_X46_Y30_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y30_N4; Fanout = 1; REG Node = 'P\[4\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { P[4]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.878 ns) + CELL(2.404 ns) 4.282 ns P\[4\] 2 PIN PIN_D9 0 " "Info: 2: + IC(1.878 ns) + CELL(2.404 ns) = 4.282 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'P\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "4.282 ns" { P[4]~reg0 P[4] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns ( 56.14 % ) " "Info: Total cell delay = 2.404 ns ( 56.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.878 ns ( 43.86 % ) " "Info: Total interconnect delay = 1.878 ns ( 43.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "4.282 ns" { P[4]~reg0 P[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.282 ns" { P[4]~reg0 P[4] } { 0.000ns 1.878ns } { 0.000ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[4]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[4]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "4.282 ns" { P[4]~reg0 P[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.282 ns" { P[4]~reg0 P[4] } { 0.000ns 1.878ns } { 0.000ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "P\[7\]~reg0 D2\[7\] LOAD_MDR -2.113 ns register " "Info: th for register \"P\[7\]~reg0\" (data pin = \"D2\[7\]\", clock pin = \"LOAD_MDR\") is -2.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LOAD_MDR destination 2.790 ns + Longest register " "Info: + Longest clock path from clock \"LOAD_MDR\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns LOAD_MDR 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'LOAD_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { LOAD_MDR } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.542 ns) 2.790 ns P\[7\]~reg0 2 REG LC_X46_Y30_N7 1 " "Info: 2: + IC(1.523 ns) + CELL(0.542 ns) = 2.790 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P\[7\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.065 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.41 % ) " "Info: Total cell delay = 1.267 ns ( 45.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns ( 54.59 % ) " "Info: Total interconnect delay = 1.523 ns ( 54.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[7]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.003 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns D2\[7\] 1 PIN PIN_B7 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B7; Fanout = 1; PIN Node = 'D2\[7\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "" { D2[7] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.693 ns) + CELL(0.223 ns) 5.003 ns P\[7\]~reg0 2 REG LC_X46_Y30_N7 1 " "Info: 2: + IC(3.693 ns) + CELL(0.223 ns) = 5.003 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; REG Node = 'P\[7\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "3.916 ns" { D2[7] P[7]~reg0 } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/MDR.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 26.18 % ) " "Info: Total cell delay = 1.310 ns ( 26.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.693 ns ( 73.82 % ) " "Info: Total interconnect delay = 3.693 ns ( 73.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "5.003 ns" { D2[7] P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.003 ns" { D2[7] D2[7]~out0 P[7]~reg0 } { 0.000ns 0.000ns 3.693ns } { 0.000ns 1.087ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "2.790 ns" { LOAD_MDR P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.790 ns" { LOAD_MDR LOAD_MDR~out0 P[7]~reg0 } { 0.000ns 0.000ns 1.523ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ALU" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/ALU/db/ALU.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/ALU/" "" "5.003 ns" { D2[7] P[7]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.003 ns" { D2[7] D2[7]~out0 P[7]~reg0 } { 0.000ns 0.000ns 3.693ns } { 0.000ns 1.087ns 0.223ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:15:04 2019 " "Info: Processing ended: Fri Nov 22 16:15:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
