# ğŸ“Œ Lab_no_7: Sequential Circuit Design â€“ Clock Manipulation  

This lab focuses on the **design, simulation, and FPGA implementation** of a sequential circuit that drives all eight seven-segment displays on the Nexys A7 board. The design uses **clock manipulation** to display different characters simultaneously by time-multiplexing the displays.  

## ğŸ“ Objective  
- Store and display eight different hexadecimal characters (`0â€“F`) on the seven-segment displays.  
- Use a **write operation** (`write = 1`) to load values into memory locations corresponding to each display.  
- Use a **read operation** (`write = 0`) to output the stored values across all displays.  
- Implement a **clock divider** to reduce the 100 MHz onboard clock to approximately **100 Hz**, ensuring proper multiplexing and persistence of vision.  
- Ensure sequential design uses **flip-flops** only (no latches).  

## ğŸ›  Tools  
- SystemVerilog  
- Vivado (for synthesis, implementation, and FPGA constraints)  
- QuestaSim (for simulation)  
- Draw.io (for partition diagrams)  

## ğŸ“‚ Folder Structure  
- `docs/` â†’ Truth tables, K-maps, design partitions, diagrams, and reports  
- `rtl/` â†’ RTL design files (`Lab7_clock_display.sv`)  
- `testbench/` â†’ Testbench for simulation (`Lab7_clock_display_tb.sv`)  
- `constraints/` â†’ FPGA pin mapping file (`Lab7_constraints.xdc`)  
- `simulation/` â†’ Simulation waveforms and timing results  

## ğŸ“¥ Inputs  
- `clk` â†’ 100 MHz onboard clock  
- `reset` â†’ Active-high reset (clears stored values)  
- `write` â†’ Write enable signal (1 = store value, 0 = read values)  
- `num[3:0]` â†’ 4-bit input representing hexadecimal digit (0â€“F)  
- `sel[2:0]` â†’ 3-bit input selecting which display to write to (0â€“7)  

## ğŸ“¤ Outputs  
- `seg[6:0]` â†’ Seven-segment segment control signals  
- `an[7:0]` â†’ Anode enable signals for the displays  

## ğŸš€ Workflow  
1. **Design Partitioning**  
   - Divide the system into submodules: multiplexers, decoders, flip-flops, and clock divider.  
   - Avoid gate-level design; prefer higher-level modules.  

2. **Logic Derivation**  
   - Use **K-maps** to minimize logic for required components not covered in behavioral modeling.  

3. **Clock Manipulation**  
   - Implement a **clock divider** to scale down 100 MHz â†’ ~100 Hz using toggle flip-flops.  

4. **RTL Coding**  
   - Write modular SystemVerilog code for the design.  

5. **Simulation**  
   - Test circuit functionality in **QuestaSim**.  

6. **Synthesis & Implementation**  
   - Generate synthesis and timing reports in **Vivado**.  
   - Identify maximum combinational delay (synthesis vs. implementation).  
   - Record FPGA **resource utilization** (LUTs, IOs, FFs, etc.).  

7. **FPGA Testing**  
   - Apply inputs using switches, display outputs on seven-segment LEDs.  

## ğŸ“Š Deliverables  
- Hand-sketched **design partition diagram** with labeled signals and bus widths  
- Truth tables & K-maps for minimized logic  
- RTL SystemVerilog code (`rtl/`) and testbench (`testbench/`)  
- Simulation waveforms (`simulation/`)  
- Vivado schematic (elaborated design view)  
- Synthesis & implementation timing analysis (maximum delays)  
- Resource utilization report  
- FPGA bitstream tested on Nexys A7 board  

