// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_3.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_3::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_3::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state1 = "1";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state2 = "10";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state3 = "100";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state4 = "1000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state5 = "10000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state6 = "100000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state7 = "1000000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state8 = "10000000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state9 = "100000000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state10 = "1000000000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_ST_fsm_state11 = "10000000000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1 = "1";
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_0 = "0";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_2 = "10";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_3 = "11";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_4 = "100";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_5 = "101";
const sc_lv<1> pointwise_conv2d_fix_3::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_6 = "110";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_7 = "111";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_8 = "1000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_9 = "1001";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_0 = "00000";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_0 = "000000000000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_0 = "0000";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_A = "1010";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_0 = "00000000000";
const sc_lv<12> pointwise_conv2d_fix_3::ap_const_lv12_C4 = "11000100";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_10 = "10000";
const sc_lv<5> pointwise_conv2d_fix_3::ap_const_lv5_1 = "1";
const sc_lv<3> pointwise_conv2d_fix_3::ap_const_lv3_0 = "000";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_3::ap_const_lv4_8 = "1000";
const sc_lv<11> pointwise_conv2d_fix_3::ap_const_lv11_C4 = "11000100";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_15 = "10101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_0 = "0000000000000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5A5 = "1111010110100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_819 = "100000011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_484 = "10010000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D15 = "110100010101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_25C = "1001011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E024 = "1110000000100100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC5C = "1110110001011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18F3 = "1100011110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_D8D6 = "1101100011010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1720 = "1011100100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_52A = "10100101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E28C = "1110001010001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F99 = "111110011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_229F = "10001010011111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2752 = "10011101010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1961 = "1100101100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E931 = "1110100100110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_102D = "1000000101101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA8B = "1110101010001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1CB3 = "1110010110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FA30 = "1111101000110000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F79C = "1111011110011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E0A9 = "1110000010101001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18D9 = "1100011011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_8D2 = "100011010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FC39 = "1111110000111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FC4E = "1111110001001110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E339 = "1110001100111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1B23 = "1101100100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E37B = "1110001101111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_62E = "11000101110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E902 = "1110100100000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB2 = "111010110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EB8A = "1110101110001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1199 = "1000110011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E481 = "1110010010000001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F92E = "1111100100101110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_3B9 = "1110111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1767 = "1011101100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E36A = "1110001101101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EFA0 = "1110111110100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1F0A = "1111100001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E56F = "1110010101101111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E4EA = "1110010011101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_186B = "1100001101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E363 = "1110001101100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF3B = "1110111100111011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E1CC = "1110000111001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1B4F = "1101101001111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5E5 = "1111010111100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_5DD = "10111011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF05 = "1110111100000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E556 = "1110010101010110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_217 = "1000010111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1D3D = "1110100111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FF9D = "1111111110011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEC9 = "1110111011001001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_18DA = "1100011011010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ED92 = "1110110110010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ED82 = "1110110110000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_AD2 = "101011010010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FAE0 = "1111101011100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_A6D = "101001101101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4D5 = "1111010011010101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEA7 = "1110111010100111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA94 = "1110101010010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1A14 = "1101000010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EF40 = "1110111101000000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E3A4 = "1110001110100100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_29D = "1010011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E68B = "1110011010001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F5F4 = "1111010111110100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E732 = "1110011100110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_858 = "100001011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_12B9 = "1001010111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1C1E = "1110000011110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E5A8 = "1110010110101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_213C = "10000100111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E932 = "1110100100110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1A04 = "1101000000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_224B = "10001001001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1ECB = "1111011001011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB71 = "1111101101110001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FB25 = "1111101100100101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA0 = "111010100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_885 = "100010000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_11E9 = "1000111101001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F77D = "1111011101111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2E2 = "1011100010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E10A = "1110000100001010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1282 = "1001010000010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_9BE = "100110111110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_B73 = "101101110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E2E3 = "1110001011100011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1CC4 = "1110011000100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FD01 = "1111110100000001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EDE0 = "1110110111100000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E814 = "1110100000010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EEEA = "1110111011101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F96C = "1111100101101100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_2421 = "10010000100001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_25FF = "10010111111111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FFBD = "1111111110111101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_518 = "10100011000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E4B9 = "1110010010111001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_314 = "1100010100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_13CC = "1001111001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F55E = "1111010101011110";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC4C = "1110110001001100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E005 = "1110000000000101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FBF3 = "1111101111110011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1EA8 = "1111010101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F7EF = "1111011111101111";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E383 = "1110001110000011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_BAB = "101110101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EC32 = "1110110000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FEFC = "1111111011111100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_E232 = "1110001000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_FF1C = "1111111100011100";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4E8 = "1111010011101000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F4D9 = "1111010011011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_DFEA = "1101111111101010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_F56B = "1111010101101011";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_EA32 = "1110101000110010";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_ECDD = "1110110011011101";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1088 = "1000010001000";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_1419 = "1010000011001";
const sc_lv<16> pointwise_conv2d_fix_3::ap_const_lv16_6CC = "11011001100";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_E = "1110";
const sc_lv<32> pointwise_conv2d_fix_3::ap_const_lv32_1F = "11111";
const bool pointwise_conv2d_fix_3::ap_const_boolean_1 = true;

pointwise_conv2d_fix_3::pointwise_conv2d_fix_3(sc_module_name name) : sc_module(name), mVcdFile(0) {
    SeparableConv2D_3_b_s_U = new pointwise_conv2d_fix_3_SeparableConv2D_3_b_s("SeparableConv2D_3_b_s_U");
    SeparableConv2D_3_b_s_U->clk(ap_clk);
    SeparableConv2D_3_b_s_U->reset(ap_rst);
    SeparableConv2D_3_b_s_U->address0(SeparableConv2D_3_b_s_address0);
    SeparableConv2D_3_b_s_U->ce0(SeparableConv2D_3_b_s_ce0);
    SeparableConv2D_3_b_s_U->q0(SeparableConv2D_3_b_s_q0);
    network_mux_1287_16_2_1_x_U102 = new network_mux_1287_16_2_1_x<1,2,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,7,16>("network_mux_1287_16_2_1_x_U102");
    network_mux_1287_16_2_1_x_U102->clk(ap_clk);
    network_mux_1287_16_2_1_x_U102->reset(ap_rst);
    network_mux_1287_16_2_1_x_U102->din0(ap_var_for_const0);
    network_mux_1287_16_2_1_x_U102->din1(ap_var_for_const1);
    network_mux_1287_16_2_1_x_U102->din2(ap_var_for_const2);
    network_mux_1287_16_2_1_x_U102->din3(ap_var_for_const3);
    network_mux_1287_16_2_1_x_U102->din4(ap_var_for_const4);
    network_mux_1287_16_2_1_x_U102->din5(ap_var_for_const5);
    network_mux_1287_16_2_1_x_U102->din6(ap_var_for_const6);
    network_mux_1287_16_2_1_x_U102->din7(ap_var_for_const7);
    network_mux_1287_16_2_1_x_U102->din8(ap_var_for_const8);
    network_mux_1287_16_2_1_x_U102->din9(ap_var_for_const9);
    network_mux_1287_16_2_1_x_U102->din10(ap_var_for_const10);
    network_mux_1287_16_2_1_x_U102->din11(ap_var_for_const11);
    network_mux_1287_16_2_1_x_U102->din12(ap_var_for_const12);
    network_mux_1287_16_2_1_x_U102->din13(ap_var_for_const13);
    network_mux_1287_16_2_1_x_U102->din14(ap_var_for_const14);
    network_mux_1287_16_2_1_x_U102->din15(ap_var_for_const15);
    network_mux_1287_16_2_1_x_U102->din16(ap_var_for_const16);
    network_mux_1287_16_2_1_x_U102->din17(ap_var_for_const17);
    network_mux_1287_16_2_1_x_U102->din18(ap_var_for_const18);
    network_mux_1287_16_2_1_x_U102->din19(ap_var_for_const19);
    network_mux_1287_16_2_1_x_U102->din20(ap_var_for_const20);
    network_mux_1287_16_2_1_x_U102->din21(ap_var_for_const21);
    network_mux_1287_16_2_1_x_U102->din22(ap_var_for_const22);
    network_mux_1287_16_2_1_x_U102->din23(ap_var_for_const23);
    network_mux_1287_16_2_1_x_U102->din24(ap_var_for_const24);
    network_mux_1287_16_2_1_x_U102->din25(ap_var_for_const25);
    network_mux_1287_16_2_1_x_U102->din26(ap_var_for_const26);
    network_mux_1287_16_2_1_x_U102->din27(ap_var_for_const27);
    network_mux_1287_16_2_1_x_U102->din28(ap_var_for_const28);
    network_mux_1287_16_2_1_x_U102->din29(ap_var_for_const29);
    network_mux_1287_16_2_1_x_U102->din30(ap_var_for_const30);
    network_mux_1287_16_2_1_x_U102->din31(ap_var_for_const31);
    network_mux_1287_16_2_1_x_U102->din32(ap_var_for_const32);
    network_mux_1287_16_2_1_x_U102->din33(ap_var_for_const33);
    network_mux_1287_16_2_1_x_U102->din34(ap_var_for_const34);
    network_mux_1287_16_2_1_x_U102->din35(ap_var_for_const35);
    network_mux_1287_16_2_1_x_U102->din36(ap_var_for_const36);
    network_mux_1287_16_2_1_x_U102->din37(ap_var_for_const37);
    network_mux_1287_16_2_1_x_U102->din38(ap_var_for_const38);
    network_mux_1287_16_2_1_x_U102->din39(ap_var_for_const39);
    network_mux_1287_16_2_1_x_U102->din40(ap_var_for_const40);
    network_mux_1287_16_2_1_x_U102->din41(ap_var_for_const41);
    network_mux_1287_16_2_1_x_U102->din42(ap_var_for_const42);
    network_mux_1287_16_2_1_x_U102->din43(ap_var_for_const43);
    network_mux_1287_16_2_1_x_U102->din44(ap_var_for_const44);
    network_mux_1287_16_2_1_x_U102->din45(ap_var_for_const45);
    network_mux_1287_16_2_1_x_U102->din46(ap_var_for_const46);
    network_mux_1287_16_2_1_x_U102->din47(ap_var_for_const47);
    network_mux_1287_16_2_1_x_U102->din48(ap_var_for_const48);
    network_mux_1287_16_2_1_x_U102->din49(ap_var_for_const49);
    network_mux_1287_16_2_1_x_U102->din50(ap_var_for_const50);
    network_mux_1287_16_2_1_x_U102->din51(ap_var_for_const51);
    network_mux_1287_16_2_1_x_U102->din52(ap_var_for_const52);
    network_mux_1287_16_2_1_x_U102->din53(ap_var_for_const53);
    network_mux_1287_16_2_1_x_U102->din54(ap_var_for_const54);
    network_mux_1287_16_2_1_x_U102->din55(ap_var_for_const55);
    network_mux_1287_16_2_1_x_U102->din56(ap_var_for_const56);
    network_mux_1287_16_2_1_x_U102->din57(ap_var_for_const57);
    network_mux_1287_16_2_1_x_U102->din58(ap_var_for_const58);
    network_mux_1287_16_2_1_x_U102->din59(ap_var_for_const59);
    network_mux_1287_16_2_1_x_U102->din60(ap_var_for_const60);
    network_mux_1287_16_2_1_x_U102->din61(ap_var_for_const61);
    network_mux_1287_16_2_1_x_U102->din62(ap_var_for_const62);
    network_mux_1287_16_2_1_x_U102->din63(ap_var_for_const63);
    network_mux_1287_16_2_1_x_U102->din64(ap_var_for_const64);
    network_mux_1287_16_2_1_x_U102->din65(ap_var_for_const65);
    network_mux_1287_16_2_1_x_U102->din66(ap_var_for_const66);
    network_mux_1287_16_2_1_x_U102->din67(ap_var_for_const67);
    network_mux_1287_16_2_1_x_U102->din68(ap_var_for_const68);
    network_mux_1287_16_2_1_x_U102->din69(ap_var_for_const69);
    network_mux_1287_16_2_1_x_U102->din70(ap_var_for_const70);
    network_mux_1287_16_2_1_x_U102->din71(ap_var_for_const71);
    network_mux_1287_16_2_1_x_U102->din72(ap_var_for_const72);
    network_mux_1287_16_2_1_x_U102->din73(ap_var_for_const73);
    network_mux_1287_16_2_1_x_U102->din74(ap_var_for_const74);
    network_mux_1287_16_2_1_x_U102->din75(ap_var_for_const75);
    network_mux_1287_16_2_1_x_U102->din76(ap_var_for_const76);
    network_mux_1287_16_2_1_x_U102->din77(ap_var_for_const77);
    network_mux_1287_16_2_1_x_U102->din78(ap_var_for_const78);
    network_mux_1287_16_2_1_x_U102->din79(ap_var_for_const79);
    network_mux_1287_16_2_1_x_U102->din80(ap_var_for_const80);
    network_mux_1287_16_2_1_x_U102->din81(ap_var_for_const81);
    network_mux_1287_16_2_1_x_U102->din82(ap_var_for_const82);
    network_mux_1287_16_2_1_x_U102->din83(ap_var_for_const83);
    network_mux_1287_16_2_1_x_U102->din84(ap_var_for_const84);
    network_mux_1287_16_2_1_x_U102->din85(ap_var_for_const85);
    network_mux_1287_16_2_1_x_U102->din86(ap_var_for_const86);
    network_mux_1287_16_2_1_x_U102->din87(ap_var_for_const87);
    network_mux_1287_16_2_1_x_U102->din88(ap_var_for_const88);
    network_mux_1287_16_2_1_x_U102->din89(ap_var_for_const89);
    network_mux_1287_16_2_1_x_U102->din90(ap_var_for_const90);
    network_mux_1287_16_2_1_x_U102->din91(ap_var_for_const91);
    network_mux_1287_16_2_1_x_U102->din92(ap_var_for_const92);
    network_mux_1287_16_2_1_x_U102->din93(ap_var_for_const93);
    network_mux_1287_16_2_1_x_U102->din94(ap_var_for_const94);
    network_mux_1287_16_2_1_x_U102->din95(ap_var_for_const95);
    network_mux_1287_16_2_1_x_U102->din96(ap_var_for_const96);
    network_mux_1287_16_2_1_x_U102->din97(ap_var_for_const97);
    network_mux_1287_16_2_1_x_U102->din98(ap_var_for_const98);
    network_mux_1287_16_2_1_x_U102->din99(ap_var_for_const99);
    network_mux_1287_16_2_1_x_U102->din100(ap_var_for_const100);
    network_mux_1287_16_2_1_x_U102->din101(ap_var_for_const101);
    network_mux_1287_16_2_1_x_U102->din102(ap_var_for_const102);
    network_mux_1287_16_2_1_x_U102->din103(ap_var_for_const103);
    network_mux_1287_16_2_1_x_U102->din104(ap_var_for_const104);
    network_mux_1287_16_2_1_x_U102->din105(ap_var_for_const105);
    network_mux_1287_16_2_1_x_U102->din106(ap_var_for_const106);
    network_mux_1287_16_2_1_x_U102->din107(ap_var_for_const107);
    network_mux_1287_16_2_1_x_U102->din108(ap_var_for_const108);
    network_mux_1287_16_2_1_x_U102->din109(ap_var_for_const109);
    network_mux_1287_16_2_1_x_U102->din110(ap_var_for_const110);
    network_mux_1287_16_2_1_x_U102->din111(ap_var_for_const111);
    network_mux_1287_16_2_1_x_U102->din112(ap_var_for_const112);
    network_mux_1287_16_2_1_x_U102->din113(ap_var_for_const113);
    network_mux_1287_16_2_1_x_U102->din114(ap_var_for_const114);
    network_mux_1287_16_2_1_x_U102->din115(ap_var_for_const115);
    network_mux_1287_16_2_1_x_U102->din116(ap_var_for_const116);
    network_mux_1287_16_2_1_x_U102->din117(ap_var_for_const117);
    network_mux_1287_16_2_1_x_U102->din118(ap_var_for_const118);
    network_mux_1287_16_2_1_x_U102->din119(ap_var_for_const119);
    network_mux_1287_16_2_1_x_U102->din120(ap_var_for_const120);
    network_mux_1287_16_2_1_x_U102->din121(ap_var_for_const121);
    network_mux_1287_16_2_1_x_U102->din122(ap_var_for_const122);
    network_mux_1287_16_2_1_x_U102->din123(ap_var_for_const123);
    network_mux_1287_16_2_1_x_U102->din124(ap_var_for_const124);
    network_mux_1287_16_2_1_x_U102->din125(ap_var_for_const125);
    network_mux_1287_16_2_1_x_U102->din126(ap_var_for_const126);
    network_mux_1287_16_2_1_x_U102->din127(ap_var_for_const127);
    network_mux_1287_16_2_1_x_U102->din128(add_ln27_3_reg_1017);
    network_mux_1287_16_2_1_x_U102->ce(ap_var_for_const128);
    network_mux_1287_16_2_1_x_U102->dout(grp_fu_630_p130);
    network_mul_mul_16s_16s_32_1_1_U103 = new network_mul_mul_16s_16s_32_1_1<1,1,16,16,32>("network_mul_mul_16s_16s_32_1_1_U103");
    network_mul_mul_16s_16s_32_1_1_U103->din0(tmp_reg_1042);
    network_mul_mul_16s_16s_32_1_1_U103->din1(input_load_reg_1037);
    network_mul_mul_16s_16s_32_1_1_U103->dout(mul_ln27_fu_924_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_SeparableConv2D_3_b_s_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln21_fu_459_p1 );

    SC_METHOD(thread_SeparableConv2D_3_b_s_ce0);
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_add_ln18_fu_441_p2);
    sensitive << ( phi_mul1_reg_372 );

    SC_METHOD(thread_add_ln27_1_fu_568_p2);
    sensitive << ( sext_ln27_5_reg_994 );
    sensitive << ( zext_ln22_2_fu_546_p1 );

    SC_METHOD(thread_add_ln27_3_fu_577_p2);
    sensitive << ( shl_ln_reg_963 );
    sensitive << ( zext_ln27_5_fu_573_p1 );

    SC_METHOD(thread_add_ln27_4_fu_562_p2);
    sensitive << ( phi_mul_reg_426 );

    SC_METHOD(thread_add_ln27_fu_537_p2);
    sensitive << ( sub_ln27_reg_976 );
    sensitive << ( zext_ln22_fu_533_p1 );

    SC_METHOD(thread_add_ln32_fu_617_p2);
    sensitive << ( zext_ln18_reg_930 );
    sensitive << ( sext_ln32_fu_614_p1 );

    SC_METHOD(thread_and_ln32_fu_608_p2);
    sensitive << ( select_ln31_fu_600_p3 );
    sensitive << ( trunc_ln31_fu_590_p1 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln18_fu_447_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln18_fu_447_p2 );

    SC_METHOD(thread_buffer_fu_910_p2);
    sensitive << ( buffer_0_reg_405 );
    sensitive << ( sext_ln27_7_fu_906_p1 );

    SC_METHOD(thread_icmp_ln18_fu_447_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_d_0_reg_361 );

    SC_METHOD(thread_icmp_ln19_fu_479_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( out_h_0_reg_383 );

    SC_METHOD(thread_icmp_ln20_fu_521_p2);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( out_w_0_reg_394 );

    SC_METHOD(thread_icmp_ln22_fu_550_p2);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( in_d_0_reg_415 );

    SC_METHOD(thread_in_d_fu_556_p2);
    sensitive << ( in_d_0_reg_415 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( zext_ln27_4_fu_625_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_out_d_fu_453_p2);
    sensitive << ( out_d_0_reg_361 );

    SC_METHOD(thread_out_h_fu_485_p2);
    sensitive << ( out_h_0_reg_383 );

    SC_METHOD(thread_out_w_fu_527_p2);
    sensitive << ( out_w_0_reg_394 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_state11 );
    sensitive << ( zext_ln32_fu_919_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( and_ln32_reg_1022 );
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_state11 );

    SC_METHOD(thread_select_ln31_fu_600_p3);
    sensitive << ( xor_ln31_fu_594_p2 );

    SC_METHOD(thread_sext_ln27_5_fu_542_p1);
    sensitive << ( add_ln27_fu_537_p2 );

    SC_METHOD(thread_sext_ln27_6_fu_622_p1);
    sensitive << ( add_ln27_1_reg_1012 );

    SC_METHOD(thread_sext_ln27_7_fu_906_p1);
    sensitive << ( trunc_ln2_fu_897_p4 );

    SC_METHOD(thread_sext_ln27_fu_468_p1);
    sensitive << ( SeparableConv2D_3_b_s_q0 );

    SC_METHOD(thread_sext_ln32_1_fu_916_p1);
    sensitive << ( add_ln32_reg_1027 );

    SC_METHOD(thread_sext_ln32_fu_614_p1);
    sensitive << ( add_ln27_reg_989 );

    SC_METHOD(thread_shl_ln27_5_fu_491_p3);
    sensitive << ( out_h_0_reg_383 );

    SC_METHOD(thread_shl_ln27_6_fu_503_p3);
    sensitive << ( out_h_0_reg_383 );

    SC_METHOD(thread_shl_ln_fu_472_p3);
    sensitive << ( trunc_ln27_reg_953 );

    SC_METHOD(thread_sub_ln27_fu_515_p2);
    sensitive << ( zext_ln27_fu_499_p1 );
    sensitive << ( zext_ln27_3_fu_511_p1 );

    SC_METHOD(thread_tmp_2_fu_582_p3);
    sensitive << ( buffer_0_reg_405 );

    SC_METHOD(thread_trunc_ln27_fu_464_p1);
    sensitive << ( out_d_0_reg_361 );

    SC_METHOD(thread_trunc_ln2_fu_897_p4);
    sensitive << ( mul_ln27_reg_1047 );

    SC_METHOD(thread_trunc_ln31_fu_590_p1);
    sensitive << ( buffer_0_reg_405 );

    SC_METHOD(thread_xor_ln31_fu_594_p2);
    sensitive << ( tmp_2_fu_582_p3 );

    SC_METHOD(thread_zext_ln18_fu_437_p1);
    sensitive << ( phi_mul1_reg_372 );

    SC_METHOD(thread_zext_ln21_fu_459_p1);
    sensitive << ( out_d_0_reg_361 );

    SC_METHOD(thread_zext_ln22_2_fu_546_p1);
    sensitive << ( phi_mul_reg_426 );

    SC_METHOD(thread_zext_ln22_fu_533_p1);
    sensitive << ( out_w_0_reg_394 );

    SC_METHOD(thread_zext_ln27_3_fu_511_p1);
    sensitive << ( shl_ln27_6_fu_503_p3 );

    SC_METHOD(thread_zext_ln27_4_fu_625_p1);
    sensitive << ( sext_ln27_6_fu_622_p1 );

    SC_METHOD(thread_zext_ln27_5_fu_573_p1);
    sensitive << ( in_d_0_reg_415 );

    SC_METHOD(thread_zext_ln27_fu_499_p1);
    sensitive << ( shl_ln27_5_fu_491_p3 );

    SC_METHOD(thread_zext_ln32_fu_919_p1);
    sensitive << ( sext_ln32_1_fu_916_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln18_fu_447_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( icmp_ln19_fu_479_p2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln20_fu_521_p2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( icmp_ln22_fu_550_p2 );

    SC_THREAD(thread_ap_var_for_const128);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    SC_THREAD(thread_ap_var_for_const50);

    SC_THREAD(thread_ap_var_for_const51);

    SC_THREAD(thread_ap_var_for_const52);

    SC_THREAD(thread_ap_var_for_const53);

    SC_THREAD(thread_ap_var_for_const54);

    SC_THREAD(thread_ap_var_for_const55);

    SC_THREAD(thread_ap_var_for_const56);

    SC_THREAD(thread_ap_var_for_const57);

    SC_THREAD(thread_ap_var_for_const58);

    SC_THREAD(thread_ap_var_for_const59);

    SC_THREAD(thread_ap_var_for_const60);

    SC_THREAD(thread_ap_var_for_const61);

    SC_THREAD(thread_ap_var_for_const62);

    SC_THREAD(thread_ap_var_for_const63);

    SC_THREAD(thread_ap_var_for_const64);

    SC_THREAD(thread_ap_var_for_const65);

    SC_THREAD(thread_ap_var_for_const66);

    SC_THREAD(thread_ap_var_for_const67);

    SC_THREAD(thread_ap_var_for_const68);

    SC_THREAD(thread_ap_var_for_const69);

    SC_THREAD(thread_ap_var_for_const70);

    SC_THREAD(thread_ap_var_for_const71);

    SC_THREAD(thread_ap_var_for_const72);

    SC_THREAD(thread_ap_var_for_const73);

    SC_THREAD(thread_ap_var_for_const74);

    SC_THREAD(thread_ap_var_for_const75);

    SC_THREAD(thread_ap_var_for_const76);

    SC_THREAD(thread_ap_var_for_const77);

    SC_THREAD(thread_ap_var_for_const78);

    SC_THREAD(thread_ap_var_for_const79);

    SC_THREAD(thread_ap_var_for_const80);

    SC_THREAD(thread_ap_var_for_const81);

    SC_THREAD(thread_ap_var_for_const82);

    SC_THREAD(thread_ap_var_for_const83);

    SC_THREAD(thread_ap_var_for_const84);

    SC_THREAD(thread_ap_var_for_const85);

    SC_THREAD(thread_ap_var_for_const86);

    SC_THREAD(thread_ap_var_for_const87);

    SC_THREAD(thread_ap_var_for_const88);

    SC_THREAD(thread_ap_var_for_const89);

    SC_THREAD(thread_ap_var_for_const90);

    SC_THREAD(thread_ap_var_for_const91);

    SC_THREAD(thread_ap_var_for_const92);

    SC_THREAD(thread_ap_var_for_const93);

    SC_THREAD(thread_ap_var_for_const94);

    SC_THREAD(thread_ap_var_for_const95);

    SC_THREAD(thread_ap_var_for_const96);

    SC_THREAD(thread_ap_var_for_const97);

    SC_THREAD(thread_ap_var_for_const98);

    SC_THREAD(thread_ap_var_for_const99);

    SC_THREAD(thread_ap_var_for_const100);

    SC_THREAD(thread_ap_var_for_const101);

    SC_THREAD(thread_ap_var_for_const102);

    SC_THREAD(thread_ap_var_for_const103);

    SC_THREAD(thread_ap_var_for_const104);

    SC_THREAD(thread_ap_var_for_const105);

    SC_THREAD(thread_ap_var_for_const106);

    SC_THREAD(thread_ap_var_for_const107);

    SC_THREAD(thread_ap_var_for_const108);

    SC_THREAD(thread_ap_var_for_const109);

    SC_THREAD(thread_ap_var_for_const110);

    SC_THREAD(thread_ap_var_for_const111);

    SC_THREAD(thread_ap_var_for_const112);

    SC_THREAD(thread_ap_var_for_const113);

    SC_THREAD(thread_ap_var_for_const114);

    SC_THREAD(thread_ap_var_for_const115);

    SC_THREAD(thread_ap_var_for_const116);

    SC_THREAD(thread_ap_var_for_const117);

    SC_THREAD(thread_ap_var_for_const118);

    SC_THREAD(thread_ap_var_for_const119);

    SC_THREAD(thread_ap_var_for_const120);

    SC_THREAD(thread_ap_var_for_const121);

    SC_THREAD(thread_ap_var_for_const122);

    SC_THREAD(thread_ap_var_for_const123);

    SC_THREAD(thread_ap_var_for_const124);

    SC_THREAD(thread_ap_var_for_const125);

    SC_THREAD(thread_ap_var_for_const126);

    SC_THREAD(thread_ap_var_for_const127);

    ap_CS_fsm = "00000000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_3_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, SeparableConv2D_3_b_s_address0, "SeparableConv2D_3_b_s_address0");
    sc_trace(mVcdFile, SeparableConv2D_3_b_s_ce0, "SeparableConv2D_3_b_s_ce0");
    sc_trace(mVcdFile, SeparableConv2D_3_b_s_q0, "SeparableConv2D_3_b_s_q0");
    sc_trace(mVcdFile, zext_ln18_fu_437_p1, "zext_ln18_fu_437_p1");
    sc_trace(mVcdFile, zext_ln18_reg_930, "zext_ln18_reg_930");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln18_fu_441_p2, "add_ln18_fu_441_p2");
    sc_trace(mVcdFile, add_ln18_reg_935, "add_ln18_reg_935");
    sc_trace(mVcdFile, out_d_fu_453_p2, "out_d_fu_453_p2");
    sc_trace(mVcdFile, out_d_reg_943, "out_d_reg_943");
    sc_trace(mVcdFile, icmp_ln18_fu_447_p2, "icmp_ln18_fu_447_p2");
    sc_trace(mVcdFile, trunc_ln27_fu_464_p1, "trunc_ln27_fu_464_p1");
    sc_trace(mVcdFile, trunc_ln27_reg_953, "trunc_ln27_reg_953");
    sc_trace(mVcdFile, sext_ln27_fu_468_p1, "sext_ln27_fu_468_p1");
    sc_trace(mVcdFile, sext_ln27_reg_958, "sext_ln27_reg_958");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, shl_ln_fu_472_p3, "shl_ln_fu_472_p3");
    sc_trace(mVcdFile, shl_ln_reg_963, "shl_ln_reg_963");
    sc_trace(mVcdFile, out_h_fu_485_p2, "out_h_fu_485_p2");
    sc_trace(mVcdFile, out_h_reg_971, "out_h_reg_971");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, sub_ln27_fu_515_p2, "sub_ln27_fu_515_p2");
    sc_trace(mVcdFile, sub_ln27_reg_976, "sub_ln27_reg_976");
    sc_trace(mVcdFile, icmp_ln19_fu_479_p2, "icmp_ln19_fu_479_p2");
    sc_trace(mVcdFile, out_w_fu_527_p2, "out_w_fu_527_p2");
    sc_trace(mVcdFile, out_w_reg_984, "out_w_reg_984");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, add_ln27_fu_537_p2, "add_ln27_fu_537_p2");
    sc_trace(mVcdFile, add_ln27_reg_989, "add_ln27_reg_989");
    sc_trace(mVcdFile, icmp_ln20_fu_521_p2, "icmp_ln20_fu_521_p2");
    sc_trace(mVcdFile, sext_ln27_5_fu_542_p1, "sext_ln27_5_fu_542_p1");
    sc_trace(mVcdFile, sext_ln27_5_reg_994, "sext_ln27_5_reg_994");
    sc_trace(mVcdFile, in_d_fu_556_p2, "in_d_fu_556_p2");
    sc_trace(mVcdFile, in_d_reg_1002, "in_d_reg_1002");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, add_ln27_4_fu_562_p2, "add_ln27_4_fu_562_p2");
    sc_trace(mVcdFile, add_ln27_4_reg_1007, "add_ln27_4_reg_1007");
    sc_trace(mVcdFile, icmp_ln22_fu_550_p2, "icmp_ln22_fu_550_p2");
    sc_trace(mVcdFile, add_ln27_1_fu_568_p2, "add_ln27_1_fu_568_p2");
    sc_trace(mVcdFile, add_ln27_1_reg_1012, "add_ln27_1_reg_1012");
    sc_trace(mVcdFile, add_ln27_3_fu_577_p2, "add_ln27_3_fu_577_p2");
    sc_trace(mVcdFile, add_ln27_3_reg_1017, "add_ln27_3_reg_1017");
    sc_trace(mVcdFile, and_ln32_fu_608_p2, "and_ln32_fu_608_p2");
    sc_trace(mVcdFile, and_ln32_reg_1022, "and_ln32_reg_1022");
    sc_trace(mVcdFile, add_ln32_fu_617_p2, "add_ln32_fu_617_p2");
    sc_trace(mVcdFile, add_ln32_reg_1027, "add_ln32_reg_1027");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, input_load_reg_1037, "input_load_reg_1037");
    sc_trace(mVcdFile, ap_CS_fsm_state8, "ap_CS_fsm_state8");
    sc_trace(mVcdFile, grp_fu_630_p130, "grp_fu_630_p130");
    sc_trace(mVcdFile, tmp_reg_1042, "tmp_reg_1042");
    sc_trace(mVcdFile, mul_ln27_fu_924_p2, "mul_ln27_fu_924_p2");
    sc_trace(mVcdFile, mul_ln27_reg_1047, "mul_ln27_reg_1047");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, buffer_fu_910_p2, "buffer_fu_910_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, out_d_0_reg_361, "out_d_0_reg_361");
    sc_trace(mVcdFile, phi_mul1_reg_372, "phi_mul1_reg_372");
    sc_trace(mVcdFile, out_h_0_reg_383, "out_h_0_reg_383");
    sc_trace(mVcdFile, out_w_0_reg_394, "out_w_0_reg_394");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, buffer_0_reg_405, "buffer_0_reg_405");
    sc_trace(mVcdFile, in_d_0_reg_415, "in_d_0_reg_415");
    sc_trace(mVcdFile, phi_mul_reg_426, "phi_mul_reg_426");
    sc_trace(mVcdFile, zext_ln21_fu_459_p1, "zext_ln21_fu_459_p1");
    sc_trace(mVcdFile, zext_ln27_4_fu_625_p1, "zext_ln27_4_fu_625_p1");
    sc_trace(mVcdFile, zext_ln32_fu_919_p1, "zext_ln32_fu_919_p1");
    sc_trace(mVcdFile, shl_ln27_5_fu_491_p3, "shl_ln27_5_fu_491_p3");
    sc_trace(mVcdFile, shl_ln27_6_fu_503_p3, "shl_ln27_6_fu_503_p3");
    sc_trace(mVcdFile, zext_ln27_fu_499_p1, "zext_ln27_fu_499_p1");
    sc_trace(mVcdFile, zext_ln27_3_fu_511_p1, "zext_ln27_3_fu_511_p1");
    sc_trace(mVcdFile, zext_ln22_fu_533_p1, "zext_ln22_fu_533_p1");
    sc_trace(mVcdFile, zext_ln22_2_fu_546_p1, "zext_ln22_2_fu_546_p1");
    sc_trace(mVcdFile, zext_ln27_5_fu_573_p1, "zext_ln27_5_fu_573_p1");
    sc_trace(mVcdFile, tmp_2_fu_582_p3, "tmp_2_fu_582_p3");
    sc_trace(mVcdFile, xor_ln31_fu_594_p2, "xor_ln31_fu_594_p2");
    sc_trace(mVcdFile, select_ln31_fu_600_p3, "select_ln31_fu_600_p3");
    sc_trace(mVcdFile, trunc_ln31_fu_590_p1, "trunc_ln31_fu_590_p1");
    sc_trace(mVcdFile, sext_ln32_fu_614_p1, "sext_ln32_fu_614_p1");
    sc_trace(mVcdFile, sext_ln27_6_fu_622_p1, "sext_ln27_6_fu_622_p1");
    sc_trace(mVcdFile, trunc_ln2_fu_897_p4, "trunc_ln2_fu_897_p4");
    sc_trace(mVcdFile, sext_ln27_7_fu_906_p1, "sext_ln27_7_fu_906_p1");
    sc_trace(mVcdFile, sext_ln32_1_fu_916_p1, "sext_ln32_1_fu_916_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

pointwise_conv2d_fix_3::~pointwise_conv2d_fix_3() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete SeparableConv2D_3_b_s_U;
    delete network_mux_1287_16_2_1_x_U102;
    delete network_mul_mul_16s_16s_32_1_1_U103;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const128() {
    ap_var_for_const128 = ap_const_logic_1;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_F5A5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_819;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_484;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_D15;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_25C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_E024;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_EC5C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_18F3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_D8D6;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_1720;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_52A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_E28C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_F99;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_229F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_2752;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_1961;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv16_E931;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv16_102D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv16_EA8B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv16_1CB3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv16_FA30;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv16_F79C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv16_E0A9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv16_18D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv16_8D2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv16_FC39;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv16_FC4E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv16_E339;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv16_1B23;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv16_E37B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv16_62E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv16_E902;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv16_EB2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv16_EB8A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv16_1199;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv16_E481;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv16_F92E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv16_3B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv16_1767;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv16_E36A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv16_EFA0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv16_1F0A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv16_E56F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv16_E4EA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv16_186B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv16_E363;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv16_EF3B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv16_E1CC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv16_1B4F;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv16_F5E5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const50() {
    ap_var_for_const50 = ap_const_lv16_5DD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const51() {
    ap_var_for_const51 = ap_const_lv16_EF05;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const52() {
    ap_var_for_const52 = ap_const_lv16_E556;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const53() {
    ap_var_for_const53 = ap_const_lv16_217;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const54() {
    ap_var_for_const54 = ap_const_lv16_1D3D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const55() {
    ap_var_for_const55 = ap_const_lv16_FF9D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const56() {
    ap_var_for_const56 = ap_const_lv16_EEC9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const57() {
    ap_var_for_const57 = ap_const_lv16_18DA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const58() {
    ap_var_for_const58 = ap_const_lv16_ED92;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const59() {
    ap_var_for_const59 = ap_const_lv16_ED82;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const60() {
    ap_var_for_const60 = ap_const_lv16_AD2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const61() {
    ap_var_for_const61 = ap_const_lv16_FAE0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const62() {
    ap_var_for_const62 = ap_const_lv16_A6D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const63() {
    ap_var_for_const63 = ap_const_lv16_F4D5;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const64() {
    ap_var_for_const64 = ap_const_lv16_EEA7;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const65() {
    ap_var_for_const65 = ap_const_lv16_EA94;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const66() {
    ap_var_for_const66 = ap_const_lv16_1A14;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const67() {
    ap_var_for_const67 = ap_const_lv16_EF40;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const68() {
    ap_var_for_const68 = ap_const_lv16_E3A4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const69() {
    ap_var_for_const69 = ap_const_lv16_29D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const70() {
    ap_var_for_const70 = ap_const_lv16_E68B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const71() {
    ap_var_for_const71 = ap_const_lv16_F5F4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const72() {
    ap_var_for_const72 = ap_const_lv16_E732;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const73() {
    ap_var_for_const73 = ap_const_lv16_858;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const74() {
    ap_var_for_const74 = ap_const_lv16_12B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const75() {
    ap_var_for_const75 = ap_const_lv16_1C1E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const76() {
    ap_var_for_const76 = ap_const_lv16_E5A8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const77() {
    ap_var_for_const77 = ap_const_lv16_213C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const78() {
    ap_var_for_const78 = ap_const_lv16_E932;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const79() {
    ap_var_for_const79 = ap_const_lv16_1A04;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const80() {
    ap_var_for_const80 = ap_const_lv16_224B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const81() {
    ap_var_for_const81 = ap_const_lv16_1ECB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const82() {
    ap_var_for_const82 = ap_const_lv16_FB71;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const83() {
    ap_var_for_const83 = ap_const_lv16_FB25;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const84() {
    ap_var_for_const84 = ap_const_lv16_EA0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const85() {
    ap_var_for_const85 = ap_const_lv16_885;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const86() {
    ap_var_for_const86 = ap_const_lv16_11E9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const87() {
    ap_var_for_const87 = ap_const_lv16_F77D;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const88() {
    ap_var_for_const88 = ap_const_lv16_2E2;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const89() {
    ap_var_for_const89 = ap_const_lv16_E10A;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const90() {
    ap_var_for_const90 = ap_const_lv16_1282;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const91() {
    ap_var_for_const91 = ap_const_lv16_9BE;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const92() {
    ap_var_for_const92 = ap_const_lv16_B73;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const93() {
    ap_var_for_const93 = ap_const_lv16_E2E3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const94() {
    ap_var_for_const94 = ap_const_lv16_1CC4;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const95() {
    ap_var_for_const95 = ap_const_lv16_FD01;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const96() {
    ap_var_for_const96 = ap_const_lv16_EDE0;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const97() {
    ap_var_for_const97 = ap_const_lv16_E814;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const98() {
    ap_var_for_const98 = ap_const_lv16_EEEA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const99() {
    ap_var_for_const99 = ap_const_lv16_F96C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const100() {
    ap_var_for_const100 = ap_const_lv16_2421;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const101() {
    ap_var_for_const101 = ap_const_lv16_25FF;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const102() {
    ap_var_for_const102 = ap_const_lv16_FFBD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const103() {
    ap_var_for_const103 = ap_const_lv16_518;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const104() {
    ap_var_for_const104 = ap_const_lv16_E4B9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const105() {
    ap_var_for_const105 = ap_const_lv16_314;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const106() {
    ap_var_for_const106 = ap_const_lv16_13CC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const107() {
    ap_var_for_const107 = ap_const_lv16_F55E;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const108() {
    ap_var_for_const108 = ap_const_lv16_EC4C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const109() {
    ap_var_for_const109 = ap_const_lv16_E005;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const110() {
    ap_var_for_const110 = ap_const_lv16_FBF3;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const111() {
    ap_var_for_const111 = ap_const_lv16_1EA8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const112() {
    ap_var_for_const112 = ap_const_lv16_F7EF;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const113() {
    ap_var_for_const113 = ap_const_lv16_E383;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const114() {
    ap_var_for_const114 = ap_const_lv16_BAB;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const115() {
    ap_var_for_const115 = ap_const_lv16_EC32;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const116() {
    ap_var_for_const116 = ap_const_lv16_FEFC;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const117() {
    ap_var_for_const117 = ap_const_lv16_E232;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const118() {
    ap_var_for_const118 = ap_const_lv16_FF1C;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const119() {
    ap_var_for_const119 = ap_const_lv16_F4E8;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const120() {
    ap_var_for_const120 = ap_const_lv16_F4D9;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const121() {
    ap_var_for_const121 = ap_const_lv16_DFEA;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const122() {
    ap_var_for_const122 = ap_const_lv16_F56B;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const123() {
    ap_var_for_const123 = ap_const_lv16_EA32;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const124() {
    ap_var_for_const124 = ap_const_lv16_ECDD;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const125() {
    ap_var_for_const125 = ap_const_lv16_1088;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const126() {
    ap_var_for_const126 = ap_const_lv16_1419;
}

void pointwise_conv2d_fix_3::thread_ap_var_for_const127() {
    ap_var_for_const127 = ap_const_lv16_6CC;
}

void pointwise_conv2d_fix_3::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        buffer_0_reg_405 = buffer_fu_910_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_521_p2.read()))) {
        buffer_0_reg_405 = sext_ln27_reg_958.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        in_d_0_reg_415 = in_d_reg_1002.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_521_p2.read()))) {
        in_d_0_reg_415 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln19_fu_479_p2.read(), ap_const_lv1_1))) {
        out_d_0_reg_361 = out_d_reg_943.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_361 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(icmp_ln20_fu_521_p2.read(), ap_const_lv1_1))) {
        out_h_0_reg_383 = out_h_reg_971.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        out_h_0_reg_383 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_fu_479_p2.read()))) {
        out_w_0_reg_394 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        out_w_0_reg_394 = out_w_reg_984.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln19_fu_479_p2.read(), ap_const_lv1_1))) {
        phi_mul1_reg_372 = add_ln18_reg_935.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul1_reg_372 = ap_const_lv12_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        phi_mul_reg_426 = add_ln27_4_reg_1007.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_521_p2.read()))) {
        phi_mul_reg_426 = ap_const_lv11_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln18_reg_935 = add_ln18_fu_441_p2.read();
        out_d_reg_943 = out_d_fu_453_p2.read();
        zext_ln18_reg_930 = zext_ln18_fu_437_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_fu_550_p2.read()))) {
        add_ln27_1_reg_1012 = add_ln27_1_fu_568_p2.read();
        add_ln27_3_reg_1017 = add_ln27_3_fu_577_p2.read();
        add_ln27_4_reg_1007 = add_ln27_4_fu_562_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln20_fu_521_p2.read()))) {
        add_ln27_reg_989 = add_ln27_fu_537_p2.read();
        sext_ln27_5_reg_994 = sext_ln27_5_fu_542_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(icmp_ln22_fu_550_p2.read(), ap_const_lv1_1))) {
        add_ln32_reg_1027 = add_ln32_fu_617_p2.read();
        and_ln32_reg_1022 = and_ln32_fu_608_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        in_d_reg_1002 = in_d_fu_556_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state8.read())) {
        input_load_reg_1037 = input_r_q0.read();
        tmp_reg_1042 = grp_fu_630_p130.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        mul_ln27_reg_1047 = mul_ln27_fu_924_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        out_h_reg_971 = out_h_fu_485_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        out_w_reg_984 = out_w_fu_527_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        sext_ln27_reg_958 = sext_ln27_fu_468_p1.read();
        shl_ln_reg_963 = shl_ln_fu_472_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_fu_479_p2.read()))) {
        sub_ln27_reg_976 = sub_ln27_fu_515_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln18_fu_447_p2.read(), ap_const_lv1_0))) {
        trunc_ln27_reg_953 = trunc_ln27_fu_464_p1.read();
    }
}

void pointwise_conv2d_fix_3::thread_SeparableConv2D_3_b_s_address0() {
    SeparableConv2D_3_b_s_address0 =  (sc_lv<4>) (zext_ln21_fu_459_p1.read());
}

void pointwise_conv2d_fix_3::thread_SeparableConv2D_3_b_s_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        SeparableConv2D_3_b_s_ce0 = ap_const_logic_1;
    } else {
        SeparableConv2D_3_b_s_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_add_ln18_fu_441_p2() {
    add_ln18_fu_441_p2 = (!phi_mul1_reg_372.read().is_01() || !ap_const_lv12_C4.is_01())? sc_lv<12>(): (sc_biguint<12>(phi_mul1_reg_372.read()) + sc_biguint<12>(ap_const_lv12_C4));
}

void pointwise_conv2d_fix_3::thread_add_ln27_1_fu_568_p2() {
    add_ln27_1_fu_568_p2 = (!sext_ln27_5_reg_994.read().is_01() || !zext_ln22_2_fu_546_p1.read().is_01())? sc_lv<12>(): (sc_bigint<12>(sext_ln27_5_reg_994.read()) + sc_biguint<12>(zext_ln22_2_fu_546_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln27_3_fu_577_p2() {
    add_ln27_3_fu_577_p2 = (!zext_ln27_5_fu_573_p1.read().is_01() || !shl_ln_reg_963.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln27_5_fu_573_p1.read()) + sc_biguint<7>(shl_ln_reg_963.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln27_4_fu_562_p2() {
    add_ln27_4_fu_562_p2 = (!phi_mul_reg_426.read().is_01() || !ap_const_lv11_C4.is_01())? sc_lv<11>(): (sc_biguint<11>(phi_mul_reg_426.read()) + sc_biguint<11>(ap_const_lv11_C4));
}

void pointwise_conv2d_fix_3::thread_add_ln27_fu_537_p2() {
    add_ln27_fu_537_p2 = (!sub_ln27_reg_976.read().is_01() || !zext_ln22_fu_533_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(sub_ln27_reg_976.read()) + sc_biguint<9>(zext_ln22_fu_533_p1.read()));
}

void pointwise_conv2d_fix_3::thread_add_ln32_fu_617_p2() {
    add_ln32_fu_617_p2 = (!zext_ln18_reg_930.read().is_01() || !sext_ln32_fu_614_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln18_reg_930.read()) + sc_bigint<13>(sext_ln32_fu_614_p1.read()));
}

void pointwise_conv2d_fix_3::thread_and_ln32_fu_608_p2() {
    and_ln32_fu_608_p2 = (select_ln31_fu_600_p3.read() & trunc_ln31_fu_590_p1.read());
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[9];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[10];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state8() {
    ap_CS_fsm_state8 = ap_CS_fsm.read()[7];
}

void pointwise_conv2d_fix_3::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[8];
}

void pointwise_conv2d_fix_3::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln18_fu_447_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln18_fu_447_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_buffer_fu_910_p2() {
    buffer_fu_910_p2 = (!sext_ln27_7_fu_906_p1.read().is_01() || !buffer_0_reg_405.read().is_01())? sc_lv<22>(): (sc_bigint<22>(sext_ln27_7_fu_906_p1.read()) + sc_biguint<22>(buffer_0_reg_405.read()));
}

void pointwise_conv2d_fix_3::thread_icmp_ln18_fu_447_p2() {
    icmp_ln18_fu_447_p2 = (!out_d_0_reg_361.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(out_d_0_reg_361.read() == ap_const_lv5_10);
}

void pointwise_conv2d_fix_3::thread_icmp_ln19_fu_479_p2() {
    icmp_ln19_fu_479_p2 = (!out_h_0_reg_383.read().is_01() || !ap_const_lv4_E.is_01())? sc_lv<1>(): sc_lv<1>(out_h_0_reg_383.read() == ap_const_lv4_E);
}

void pointwise_conv2d_fix_3::thread_icmp_ln20_fu_521_p2() {
    icmp_ln20_fu_521_p2 = (!out_w_0_reg_394.read().is_01() || !ap_const_lv4_E.is_01())? sc_lv<1>(): sc_lv<1>(out_w_0_reg_394.read() == ap_const_lv4_E);
}

void pointwise_conv2d_fix_3::thread_icmp_ln22_fu_550_p2() {
    icmp_ln22_fu_550_p2 = (!in_d_0_reg_415.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(in_d_0_reg_415.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_3::thread_in_d_fu_556_p2() {
    in_d_fu_556_p2 = (!in_d_0_reg_415.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(in_d_0_reg_415.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln27_4_fu_625_p1.read());
}

void pointwise_conv2d_fix_3::thread_input_r_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_out_d_fu_453_p2() {
    out_d_fu_453_p2 = (!out_d_0_reg_361.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(out_d_0_reg_361.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void pointwise_conv2d_fix_3::thread_out_h_fu_485_p2() {
    out_h_fu_485_p2 = (!out_h_0_reg_383.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(out_h_0_reg_383.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_out_w_fu_527_p2() {
    out_w_fu_527_p2 = (!out_w_0_reg_394.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(out_w_0_reg_394.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_3::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln32_fu_919_p1.read());
}

void pointwise_conv2d_fix_3::thread_output_r_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_output_r_d0() {
    output_r_d0 = and_ln32_reg_1022.read();
}

void pointwise_conv2d_fix_3::thread_output_r_we0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_3::thread_select_ln31_fu_600_p3() {
    select_ln31_fu_600_p3 = (!xor_ln31_fu_594_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln31_fu_594_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_3::thread_sext_ln27_5_fu_542_p1() {
    sext_ln27_5_fu_542_p1 = esl_sext<12,9>(add_ln27_fu_537_p2.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln27_6_fu_622_p1() {
    sext_ln27_6_fu_622_p1 = esl_sext<32,12>(add_ln27_1_reg_1012.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln27_7_fu_906_p1() {
    sext_ln27_7_fu_906_p1 = esl_sext<22,18>(trunc_ln2_fu_897_p4.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln27_fu_468_p1() {
    sext_ln27_fu_468_p1 = esl_sext<22,14>(SeparableConv2D_3_b_s_q0.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln32_1_fu_916_p1() {
    sext_ln32_1_fu_916_p1 = esl_sext<32,13>(add_ln32_reg_1027.read());
}

void pointwise_conv2d_fix_3::thread_sext_ln32_fu_614_p1() {
    sext_ln32_fu_614_p1 = esl_sext<13,9>(add_ln27_reg_989.read());
}

void pointwise_conv2d_fix_3::thread_shl_ln27_5_fu_491_p3() {
    shl_ln27_5_fu_491_p3 = esl_concat<4,4>(out_h_0_reg_383.read(), ap_const_lv4_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln27_6_fu_503_p3() {
    shl_ln27_6_fu_503_p3 = esl_concat<4,1>(out_h_0_reg_383.read(), ap_const_lv1_0);
}

void pointwise_conv2d_fix_3::thread_shl_ln_fu_472_p3() {
    shl_ln_fu_472_p3 = esl_concat<4,3>(trunc_ln27_reg_953.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_3::thread_sub_ln27_fu_515_p2() {
    sub_ln27_fu_515_p2 = (!zext_ln27_fu_499_p1.read().is_01() || !zext_ln27_3_fu_511_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln27_fu_499_p1.read()) - sc_biguint<9>(zext_ln27_3_fu_511_p1.read()));
}

void pointwise_conv2d_fix_3::thread_tmp_2_fu_582_p3() {
    tmp_2_fu_582_p3 = buffer_0_reg_405.read().range(21, 21);
}

void pointwise_conv2d_fix_3::thread_trunc_ln27_fu_464_p1() {
    trunc_ln27_fu_464_p1 = out_d_0_reg_361.read().range(4-1, 0);
}

void pointwise_conv2d_fix_3::thread_trunc_ln2_fu_897_p4() {
    trunc_ln2_fu_897_p4 = mul_ln27_reg_1047.read().range(31, 14);
}

void pointwise_conv2d_fix_3::thread_trunc_ln31_fu_590_p1() {
    trunc_ln31_fu_590_p1 = buffer_0_reg_405.read().range(16-1, 0);
}

void pointwise_conv2d_fix_3::thread_xor_ln31_fu_594_p2() {
    xor_ln31_fu_594_p2 = (tmp_2_fu_582_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_3::thread_zext_ln18_fu_437_p1() {
    zext_ln18_fu_437_p1 = esl_zext<13,12>(phi_mul1_reg_372.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln21_fu_459_p1() {
    zext_ln21_fu_459_p1 = esl_zext<64,5>(out_d_0_reg_361.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln22_2_fu_546_p1() {
    zext_ln22_2_fu_546_p1 = esl_zext<12,11>(phi_mul_reg_426.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln22_fu_533_p1() {
    zext_ln22_fu_533_p1 = esl_zext<9,4>(out_w_0_reg_394.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln27_3_fu_511_p1() {
    zext_ln27_3_fu_511_p1 = esl_zext<9,5>(shl_ln27_6_fu_503_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln27_4_fu_625_p1() {
    zext_ln27_4_fu_625_p1 = esl_zext<64,32>(sext_ln27_6_fu_622_p1.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln27_5_fu_573_p1() {
    zext_ln27_5_fu_573_p1 = esl_zext<7,4>(in_d_0_reg_415.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln27_fu_499_p1() {
    zext_ln27_fu_499_p1 = esl_zext<9,8>(shl_ln27_5_fu_491_p3.read());
}

void pointwise_conv2d_fix_3::thread_zext_ln32_fu_919_p1() {
    zext_ln32_fu_919_p1 = esl_zext<64,32>(sext_ln32_1_fu_916_p1.read());
}

void pointwise_conv2d_fix_3::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln18_fu_447_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln19_fu_479_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(icmp_ln20_fu_521_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(icmp_ln22_fu_550_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state8;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state9;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        default : 
            ap_NS_fsm = "XXXXXXXXXXX";
            break;
    }
}

}

