#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 11:21:20 2023
# Process ID: 13640
# Current directory: C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15756 C:\Users\UserTP\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.xpr
# Log file: C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/vivado.log
# Journal file: C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.xpr
launch_simulation
launch_simulation
source TOP_tb.tcl
restart
run 1000 us
run 1000 us
restart
run 1000 us
run 1000 us
run 1000 us
restart
run 1000 us
run 1000 us
run 1000 us
restart
run 1700 us
restart
run 1700 us
relaunch_sim
restart
run 1700 us
relaunch_sim
relaunch_sim
restart
run 1700 us
restart
run 1700 us
relaunch_sim
restart
run 1700 us
close_sim
open_bd_design {C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project c:/Users/UserTP/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
update_compile_order -fileset sources_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv upmc.fr:user:IP_Centrale_DCC:1.0 [get_ips  Project_FPGA_IP_Centrale_DCC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Project_FPGA_IP_Centrale_DCC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
export_ip_user_files -of_objects [get_files C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
reset_run synth_1
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project c:/Users/UserTP/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
update_compile_order -fileset sources_1
close_project
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
make_wrapper -files [get_files C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
make_wrapper -files [get_files C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
write_hw_platform -fixed -include_bit -force -file C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_bd_design {C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project c:/Users/UserTP/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
update_compile_order -fileset sources_1
current_project Project_FPGA_IP
close_project
