/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [11:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [14:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  reg [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  reg [7:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [15:0] celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_5z ? _00_ : in_data[125];
  assign celloutsig_0_20z = celloutsig_0_11z[9] ? celloutsig_0_4z[0] : celloutsig_0_18z;
  assign celloutsig_1_18z = !(celloutsig_1_12z ? celloutsig_1_13z[3] : celloutsig_1_16z);
  assign celloutsig_1_12z = celloutsig_1_10z[0] ^ _01_;
  assign celloutsig_0_16z = celloutsig_0_8z[6] ^ celloutsig_0_14z[4];
  reg [13:0] _09_;
  always_ff @(posedge clkin_data[192], posedge clkin_data[160])
    if (clkin_data[160]) _09_ <= 14'h0000;
    else _09_ <= in_data[117:104];
  assign { _02_[13:2], _00_, _02_[0] } = _09_;
  reg [11:0] _10_;
  always_ff @(posedge clkin_data[192], posedge clkin_data[128])
    if (clkin_data[128]) _10_ <= 12'h000;
    else _10_ <= { _02_[11:6], celloutsig_1_1z };
  assign { _03_[11:6], _01_, _03_[4:0] } = _10_;
  assign celloutsig_0_0z = in_data[81:79] & in_data[75:73];
  assign celloutsig_0_14z = { celloutsig_0_6z[0], celloutsig_0_1z, celloutsig_0_13z } / { 1'h1, in_data[57:50] };
  assign celloutsig_0_18z = celloutsig_0_14z == { celloutsig_0_13z[1], celloutsig_0_17z };
  assign celloutsig_1_5z = in_data[170:165] >= in_data[127:122];
  assign celloutsig_1_19z = { celloutsig_1_13z[8:1], celloutsig_1_16z, celloutsig_1_9z } >= { celloutsig_1_14z[10:7], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_1z = { celloutsig_0_0z[2], celloutsig_0_0z } >= in_data[90:87];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >= { in_data[20:17], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[130:125] % { 1'h1, in_data[163:159] };
  assign celloutsig_1_11z = { celloutsig_1_1z[5:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_10z } % { 1'h1, celloutsig_1_5z, _03_[11:6], _01_, _03_[4:0] };
  assign celloutsig_0_4z = celloutsig_0_1z ? { celloutsig_0_3z[3], celloutsig_0_2z, 2'h3 } : { in_data[36:34], 1'h0 };
  assign celloutsig_1_14z = celloutsig_1_8z ? { celloutsig_1_11z[13:5], celloutsig_1_12z, celloutsig_1_3z } : { celloutsig_1_9z[3], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = in_data[62] ? in_data[43:37] : { celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = - in_data[163:157];
  assign celloutsig_1_4z = - in_data[109:107];
  assign celloutsig_1_15z = - in_data[151:149];
  assign celloutsig_0_9z = ~ { celloutsig_0_7z[4:2], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_11z = ~ in_data[38:29];
  assign celloutsig_0_17z = ~ celloutsig_0_9z[11:4];
  assign celloutsig_1_8z = | { celloutsig_1_4z, celloutsig_1_1z[3:0] };
  assign celloutsig_1_16z = | { _01_, _03_[9:6], _03_[4:0] };
  assign celloutsig_0_35z = ^ { celloutsig_0_17z[6:2], celloutsig_0_20z };
  assign celloutsig_0_36z = ^ celloutsig_0_26z[14:7];
  assign celloutsig_1_9z = { _01_, _03_[4], celloutsig_1_4z } >> _02_[8:4];
  assign celloutsig_1_10z = { celloutsig_1_3z[6:2], celloutsig_1_6z } >> { celloutsig_1_1z[5:1], celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_3z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } >>> { in_data[61:58], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_6z = in_data[49:45] >>> celloutsig_0_5z[14:10];
  assign celloutsig_0_19z = { celloutsig_0_8z[5:4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z } >>> { celloutsig_0_11z[4:1], celloutsig_0_3z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_13z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_13z = { celloutsig_1_1z[1:0], celloutsig_1_11z };
  always_latch
    if (clkin_data[96]) celloutsig_0_7z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_8z = { in_data[60:53], celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 15'h0000;
    else if (celloutsig_1_19z) celloutsig_0_26z = { celloutsig_0_19z[10:2], celloutsig_0_6z, celloutsig_0_16z };
  assign _02_[1] = _00_;
  assign _03_[5] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
