// Seed: 1966250927
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  wire  id_5 = 1;
  id_6(
      .id_0(id_4 - id_5), .id_1(), .id_2((id_7)), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  always begin : LABEL_0
    id_1 <= id_0;
  end
  wire id_3, id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
