{
  "module_name": "metrics.json",
  "hash_id": "e24da8d6863f4718a6798c52a2a75b514c3c6b992c4561397cac295930704db7",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/metrics.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"backend_bound\",\n        \"MetricExpr\": \"(100 * ((STALL_SLOT_BACKEND / (CPU_CYCLES * #slots)) - ((BR_MIS_PRED * 3) / CPU_CYCLES)))\"\n    },\n    {\n        \"MetricName\": \"backend_stalled_cycles\",\n        \"MetricExpr\": \"((STALL_BACKEND / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"This metric is the percentage of cycles that were stalled due to resource constraints in the backend unit of the processor.\",\n        \"MetricGroup\": \"Cycle_Accounting\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"ArchStdEvent\": \"bad_speculation\",\n        \"MetricExpr\": \"(100 * (((1 - (OP_RETIRED / OP_SPEC)) * (1 - (((STALL_SLOT) if (strcmp_cpuid_str(0x410fd493) | strcmp_cpuid_str(0x410fd490) ^ 1) else (STALL_SLOT - CPU_CYCLES)) / (CPU_CYCLES * #slots)))) + ((BR_MIS_PRED * 4) / CPU_CYCLES)))\"\n    },\n    {\n        \"MetricName\": \"branch_misprediction_ratio\",\n        \"MetricExpr\": \"(BR_MIS_PRED_RETIRED / BR_RETIRED)\",\n        \"BriefDescription\": \"This metric measures the ratio of branches mispredicted to the total number of branches architecturally executed. This gives an indication of the effectiveness of the branch prediction unit.\",\n        \"MetricGroup\": \"Miss_Ratio;Branch_Effectiveness\",\n        \"ScaleUnit\": \"1per branch\"\n    },\n    {\n        \"MetricName\": \"branch_mpki\",\n        \"MetricExpr\": \"((BR_MIS_PRED_RETIRED / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of branch mispredictions per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;Branch_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"branch_percentage\",\n        \"MetricExpr\": \"(((BR_IMMED_SPEC + BR_INDIRECT_SPEC) / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures branch operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"crypto_percentage\",\n        \"MetricExpr\": \"((CRYPTO_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures crypto operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"dtlb_mpki\",\n        \"MetricExpr\": \"((DTLB_WALK / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of data TLB Walks per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"dtlb_walk_ratio\",\n        \"MetricExpr\": \"(DTLB_WALK / L1D_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of data TLB Walks to the total number of data TLB accesses. This gives an indication of the effectiveness of the data TLB accesses.\",\n        \"MetricGroup\": \"Miss_Ratio;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"ArchStdEvent\": \"frontend_bound\",\n        \"MetricExpr\": \"(100 * ((((STALL_SLOT_FRONTEND) if (strcmp_cpuid_str(0x410fd493) | strcmp_cpuid_str(0x410fd490) ^ 1) else (STALL_SLOT_FRONTEND - CPU_CYCLES)) / (CPU_CYCLES * #slots)) - (BR_MIS_PRED / CPU_CYCLES)))\"\n    },\n    {\n        \"MetricName\": \"frontend_stalled_cycles\",\n        \"MetricExpr\": \"((STALL_FRONTEND / CPU_CYCLES) * 100)\",\n        \"BriefDescription\": \"This metric is the percentage of cycles that were stalled due to resource constraints in the frontend unit of the processor.\",\n        \"MetricGroup\": \"Cycle_Accounting\",\n        \"ScaleUnit\": \"1percent of cycles\"\n    },\n    {\n        \"MetricName\": \"integer_dp_percentage\",\n        \"MetricExpr\": \"((DP_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures scalar integer operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"ipc\",\n        \"MetricExpr\": \"(INST_RETIRED / CPU_CYCLES)\",\n        \"BriefDescription\": \"This metric measures the number of instructions retired per cycle.\",\n        \"MetricGroup\": \"General\",\n        \"ScaleUnit\": \"1per cycle\"\n    },\n    {\n        \"MetricName\": \"itlb_mpki\",\n        \"MetricExpr\": \"((ITLB_WALK / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of instruction TLB Walks per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;ITLB_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"itlb_walk_ratio\",\n        \"MetricExpr\": \"(ITLB_WALK / L1I_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of instruction TLB Walks to the total number of instruction TLB accesses. This gives an indication of the effectiveness of the instruction TLB accesses.\",\n        \"MetricGroup\": \"Miss_Ratio;ITLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"MetricName\": \"l1d_cache_miss_ratio\",\n        \"MetricExpr\": \"(L1D_CACHE_REFILL / L1D_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 data cache accesses missed to the total number of level 1 data cache accesses. This gives an indication of the effectiveness of the level 1 data cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L1D_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"l1d_cache_mpki\",\n        \"MetricExpr\": \"((L1D_CACHE_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 1 data cache accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;L1D_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"l1d_tlb_miss_ratio\",\n        \"MetricExpr\": \"(L1D_TLB_REFILL / L1D_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 data TLB accesses missed to the total number of level 1 data TLB accesses. This gives an indication of the effectiveness of the level 1 data TLB.\",\n        \"MetricGroup\": \"Miss_Ratio;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"MetricName\": \"l1d_tlb_mpki\",\n        \"MetricExpr\": \"((L1D_TLB_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"l1i_cache_miss_ratio\",\n        \"MetricExpr\": \"(L1I_CACHE_REFILL / L1I_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 instruction cache accesses missed to the total number of level 1 instruction cache accesses. This gives an indication of the effectiveness of the level 1 instruction cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L1I_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"l1i_cache_mpki\",\n        \"MetricExpr\": \"((L1I_CACHE_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 1 instruction cache accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;L1I_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"l1i_tlb_miss_ratio\",\n        \"MetricExpr\": \"(L1I_TLB_REFILL / L1I_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 1 instruction TLB accesses missed to the total number of level 1 instruction TLB accesses. This gives an indication of the effectiveness of the level 1 instruction TLB.\",\n        \"MetricGroup\": \"Miss_Ratio;ITLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"MetricName\": \"l1i_tlb_mpki\",\n        \"MetricExpr\": \"((L1I_TLB_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 1 instruction TLB accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;ITLB_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"l2_cache_miss_ratio\",\n        \"MetricExpr\": \"(L2D_CACHE_REFILL / L2D_CACHE)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 2 cache accesses missed to the total number of level 2 cache accesses. This gives an indication of the effectiveness of the level 2 cache, which is a unified cache that stores both data and instruction. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.\",\n        \"MetricGroup\": \"Miss_Ratio;L2_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"l2_cache_mpki\",\n        \"MetricExpr\": \"((L2D_CACHE_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 2 unified cache accesses missed per thousand instructions executed. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a unified cache.\",\n        \"MetricGroup\": \"MPKI;L2_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"l2_tlb_miss_ratio\",\n        \"MetricExpr\": \"(L2D_TLB_REFILL / L2D_TLB)\",\n        \"BriefDescription\": \"This metric measures the ratio of level 2 unified TLB accesses missed to the total number of level 2 unified TLB accesses. This gives an indication of the effectiveness of the level 2 TLB.\",\n        \"MetricGroup\": \"Miss_Ratio;ITLB_Effectiveness;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1per TLB access\"\n    },\n    {\n        \"MetricName\": \"l2_tlb_mpki\",\n        \"MetricExpr\": \"((L2D_TLB_REFILL / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of level 2 unified TLB accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;ITLB_Effectiveness;DTLB_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"ll_cache_read_hit_ratio\",\n        \"MetricExpr\": \"((LL_CACHE_RD - LL_CACHE_MISS_RD) / LL_CACHE_RD)\",\n        \"BriefDescription\": \"This metric measures the ratio of last level cache read accesses hit in the cache to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.\",\n        \"MetricGroup\": \"LL_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"ll_cache_read_miss_ratio\",\n        \"MetricExpr\": \"(LL_CACHE_MISS_RD / LL_CACHE_RD)\",\n        \"BriefDescription\": \"This metric measures the ratio of last level cache read accesses missed to the total number of last level cache accesses. This gives an indication of the effectiveness of the last level cache for read traffic. Note that cache accesses in this cache are either data memory access or instruction fetch as this is a system level cache.\",\n        \"MetricGroup\": \"Miss_Ratio;LL_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1per cache access\"\n    },\n    {\n        \"MetricName\": \"ll_cache_read_mpki\",\n        \"MetricExpr\": \"((LL_CACHE_MISS_RD / INST_RETIRED) * 1000)\",\n        \"BriefDescription\": \"This metric measures the number of last level cache read accesses missed per thousand instructions executed.\",\n        \"MetricGroup\": \"MPKI;LL_Cache_Effectiveness\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricName\": \"load_percentage\",\n        \"MetricExpr\": \"((LD_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures load operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"ArchStdEvent\": \"retiring\",\n        \"MetricExpr\": \"(100 * ((OP_RETIRED / OP_SPEC) * (1 - (((STALL_SLOT) if (strcmp_cpuid_str(0x410fd493) | strcmp_cpuid_str(0x410fd490) ^ 1) else (STALL_SLOT - CPU_CYCLES)) / (CPU_CYCLES * #slots)))))\"\n    },\n    {\n        \"MetricName\": \"scalar_fp_percentage\",\n        \"MetricExpr\": \"((VFP_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures scalar floating point operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"simd_percentage\",\n        \"MetricExpr\": \"((ASE_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures advanced SIMD operations as a percentage of total operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricName\": \"store_percentage\",\n        \"MetricExpr\": \"((ST_SPEC / INST_SPEC) * 100)\",\n        \"BriefDescription\": \"This metric measures store operations as a percentage of operations speculatively executed.\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"ScaleUnit\": \"1percent of operations\"\n    },\n    {\n        \"MetricExpr\": \"L3D_CACHE_REFILL / INST_RETIRED * 1000\",\n        \"BriefDescription\": \"The rate of L3 D-Cache misses per kilo instructions\",\n        \"MetricGroup\": \"MPKI;L3_Cache_Effectiveness\",\n        \"MetricName\": \"l3d_cache_mpki\",\n        \"ScaleUnit\": \"1MPKI\"\n    },\n    {\n        \"MetricExpr\": \"L3D_CACHE_REFILL / L3D_CACHE\",\n        \"BriefDescription\": \"The rate of L3 D-Cache misses to the overall L3 D-Cache\",\n        \"MetricGroup\": \"Miss_Ratio;L3_Cache_Effectiveness\",\n        \"MetricName\": \"l3d_cache_miss_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"BR_RETIRED / INST_RETIRED * 1000\",\n        \"BriefDescription\": \"The rate of branches retired per kilo instructions\",\n        \"MetricGroup\": \"MPKI;Branch_Effectiveness\",\n        \"MetricName\": \"branch_pki\",\n        \"ScaleUnit\": \"1PKI\"\n    },\n    {\n        \"MetricExpr\": \"ipc / #slots\",\n        \"BriefDescription\": \"IPC percentage of peak. The peak of IPC is the number of slots.\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"ipc_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"INST_SPEC / CPU_CYCLES\",\n        \"BriefDescription\": \"Speculatively executed Instructions Per Cycle (IPC)\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"spec_ipc\"\n    },\n    {\n        \"MetricExpr\": \"OP_RETIRED / OP_SPEC\",\n        \"BriefDescription\": \"Of all the micro-operations issued, what percentage are retired(committed)\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"retired_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"1 - OP_RETIRED / OP_SPEC\",\n        \"BriefDescription\": \"Of all the micro-operations issued, what percentage are not retired(committed)\",\n        \"MetricGroup\": \"General\",\n        \"MetricName\": \"wasted_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"BR_IMMED_SPEC / INST_SPEC\",\n        \"BriefDescription\": \"The rate of branch immediate instructions speculatively executed to overall instructions speculatively executed\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"MetricName\": \"branch_immed_spec_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"BR_RETURN_SPEC / INST_SPEC\",\n        \"BriefDescription\": \"The rate of procedure return instructions speculatively executed to overall instructions speculatively executed\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"MetricName\": \"branch_return_spec_rate\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"MetricExpr\": \"BR_INDIRECT_SPEC / INST_SPEC\",\n        \"BriefDescription\": \"The rate of indirect branch instructions speculatively executed to overall instructions speculatively executed\",\n        \"MetricGroup\": \"Operation_Mix\",\n        \"MetricName\": \"branch_indirect_spec_rate\",\n        \"ScaleUnit\": \"100%\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}