<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ERRDEVAFF</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ERRDEVAFF, Device Affinity Register</h1><p>The ERRDEVAFF characteristics are:</p><h2>Purpose</h2>
        <p>For a group that has affinity with a single PE or cluster of PEs, ERRDEVAFF is a copy of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a> or part of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>:</p>

      
        <ul>
<li>If the group of error records has affinity with a single PE, the affinity level is 0, ERRDEVAFF reads the same value as <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>, and ERRDEVAFF.F0V reads-as-one to indicate affinity level 0.
</li><li>If the group of error records has affinity with a cluster of PEs, the affinity level is 1, 2, or 3, parts of ERRDEVAFF reads the same value as parts of <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>, and the rest of ERRDEVAFF indicates the level.
</li></ul>

      
        <p>For example, if the affinity level is 2 then all of the following are true:</p>

      
        <ul>
<li>The group of error records has affinity with all PEs in the system that have the same value in <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.{Aff3,Aff2}.
</li><li>ERRDEVAFF.{Aff3,Aff2} reads the same value as <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.{Aff3,Aff2}.
</li><li>ERRDEVAFF.Aff1 reads as <span class="hexnumber">0x80</span> and ERRDEVAFF.{Aff0,F0V} read-as-zero, to indicate affinity level 2.
</li></ul>
      <h2>Configuration</h2><p></p><p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p><p>This register is present only
    when RAS is implemented.
      
    Otherwise, direct accesses to ERRDEVAFF are <span class="arm-defined-word">RES0</span>.</p>
        <p>Present only if a group has affinity with a PE or cluster of PEs, and otherwise <span class="arm-defined-word">RES0</span>.</p>
      <h2>Attributes</h2>
            <p>ERRDEVAFF is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ERRDEVAFF bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_63">RES0</a></td><td class="lr" colspan="8"><a href="#Aff3_39">Aff3</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#F0V_31">F0V</a></td><td class="lr" colspan="1"><a href="#U_30">U</a></td><td class="lr" colspan="5"><a href="#0_29">RES0</a></td><td class="lr" colspan="1"><a href="#MT_24">MT</a></td><td class="lr" colspan="8"><a href="#Aff2_23">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1_15">Aff1</a></td><td class="lr" colspan="8"><a href="#Aff0_7">Aff0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:40]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="Aff3_39">Aff3, bits [39:32]
                  </h4>
          
  <p>Affinity level 3. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.</p>

        <h4 id="F0V_31">F0V, bit [31]
              </h4>
          
  <p>Indicates that the ERRDEVAFF.Aff0 field is valid.</p>

        <table class="valuetable"><tr><th>F0V</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>ERRDEVAFF.Aff0 is not valid, and the PE affinity level is 1, 2 or 3.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>ERRDEVAFF.Aff0 is valid, and the PE affinity level is 0.</p>
</td></tr></table><h4 id="U_30">U, bit [30]
              </h4>
          
  <p>Uniprocessor. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.U bit viewed from the highest Exception level of the associated PE.</p>

        <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The PE is part of a multiprocessor system.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The PE is part of a uniprocessor system.</p>
</td></tr></table>
              
  <p>If ERRDEVAFF.Aff0 is not valid, this bit is not valid and reads as <span class="arm-defined-word">UNKNOWN</span>.</p>

            <h4 id="0_29">
                Bits [29:25]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="MT_24">MT, bit [24]
              </h4>
          
  <p>Multithreaded. The <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.MT bit viewed from the highest Exception level of the associated PE.</p>

        <table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Performance of PEs at the lowest affinity level is largely independent.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Performance of PEs at the lowest affinity level is very interdependent.</p>
</td></tr></table>
              
  <p>If ERRDEVAFF.Aff0 is not valid, this bit is not valid and reads as <span class="arm-defined-word">UNKNOWN</span>.</p>

            <h4 id="Aff2_23">Aff2, bits [23:16]
                  </h4>
          
  <p>Affinity level 2.</p>
<p>When the PE affinity level is 0, 1, or 2, this field is the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff2 field viewed from the highest Exception level of the associated PE or PEs.</p>
<p>When the PE affinity level is 3, this field indicates that ERRDEVAFF.Aff3 field is valid, and the following values are defined:</p>

        <table class="valuetable"><tr><th>Aff2</th><th>Meaning</th></tr><tr><td class="bitfield">0x80</td><td>
  <p>ERRDEVAFF.Aff3 is valid, and the PE affinity level is 3.</p>
</td></tr></table>
              
  <p>This field reads as <span class="hexnumber">0x80</span>.</p>
<p>All other values are reserved.</p>

            <h4 id="Aff1_15">Aff1, bits [15:8]
                  </h4>
          
  <p>Affinity level 1.</p>
<p>When the PE affinity level is 0 or 1, this field is the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff1 field viewed from the highest Exception level of the associated PE or PEs.</p>
<p>When the PE affinity level is 2 or 3, this field indicates that ERRDEVAFF.Aff2 is valid, and the following values are defined:</p>

        <table class="valuetable"><tr><th>Aff1</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
  <p>ERRDEVAFF.Aff2 is not valid, and the PE affinity level is 3.</p>
</td></tr><tr><td class="bitfield">0x80</td><td>
  <p>ERRDEVAFF.Aff2 is valid, and the PE affinity level is 2.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <h4 id="Aff0_7">Aff0, bits [7:0]
                  </h4>
          
  <p>Affinity level 0.</p>
<p>When the PE affinity level is 0, this field is the <a href="AArch64-mpidr_el1.html">MPIDR_EL1</a>.Aff0 field viewed from the highest Exception level of the associated PE or PEs.</p>
<p>When the PE affinity level is 1, 2 or 3, this field indicates that ERRDEVAFF.Aff1 is valid, and the following values are defined:</p>

        <table class="valuetable"><tr><th>Aff0</th><th>Meaning</th></tr><tr><td class="bitfield">0x00</td><td>
  <p>ERRDEVAFF.Aff1 is not valid, and the PE affinity level is 2 or 3.</p>
</td></tr><tr><td class="bitfield">0x80</td><td>
  <p>ERRDEVAFF.Aff1 is valid, and the PE affinity level is 1.</p>
</td></tr></table>
              
  <p>All other values are reserved.</p>

            <div class="text_after_fields">
    
  

    </div><h2>Accessing the ERRDEVAFF</h2><h4>ERRDEVAFF can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0xFA8</span></td><td>ERRDEVAFF</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
