

================================================================
== Vivado HLS Report for 'opcionA'
================================================================
* Date:           Wed Feb  1 16:42:51 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        opcionA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------+-----+-----+-----+-----+----------+
        |                             |            |  Latency  |  Interval | Pipeline |
        |           Instance          |   Module   | min | max | min | max |   Type   |
        +-----------------------------+------------+-----+-----+-----+-----+----------+
        |grp_write_data_fu_96         |write_data  |    6|    6|    6|    6|   none   |
        |dedo0_0_V_read_data_fu_118   |read_data   |    0|    0|    1|    1| function |
        |palma0_0_V_read_data_fu_137  |read_data   |    0|    0|    1|    1| function |
        |dedo1_0_V_read_data_fu_156   |read_data   |    0|    0|    1|    1| function |
        |palma1_0_V_read_data_fu_175  |read_data   |    0|    0|    1|    1| function |
        +-----------------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    187|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     132|    153|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    903|
|Register         |        -|      -|     823|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     955|   1243|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------+---------+-------+-----+-----+
    |           Instance          |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+------------+---------+-------+-----+-----+
    |dedo0_0_V_read_data_fu_118   |read_data   |        0|      0|    1|   11|
    |palma0_0_V_read_data_fu_137  |read_data   |        0|      0|    1|   11|
    |dedo1_0_V_read_data_fu_156   |read_data   |        0|      0|    1|   11|
    |palma1_0_V_read_data_fu_175  |read_data   |        0|      0|    1|   11|
    |grp_write_data_fu_96         |write_data  |        0|      0|  128|  109|
    +-----------------------------+------------+---------+-------+-----+-----+
    |Total                        |            |        0|      0|  132|  153|
    +-----------------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |input_AX_ALGdedo0_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo1_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma0_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGpalma1_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_data_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_dest_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_A                 |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_id_V_1_load_B                 |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_keep_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_last_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_strb_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |output_AX_ALG_user_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |input_AX_ALGdedo0_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_id_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo0_user_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_id_V_0_state_cmp_full     |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_last_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGdedo1_user_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_data_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_id_V_0_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_last_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma0_user_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_data_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_id_V_0_state_cmp_full    |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_last_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |input_AX_ALGpalma1_user_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_data_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_dest_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_id_V_1_state_cmp_full         |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_keep_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_last_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_strb_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |output_AX_ALG_user_V_1_state_cmp_full       |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_state2                             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_ignore_call42               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_ignore_call43               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_ignore_call44               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_ignore_call45               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                             |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 187|         146|         111|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  27|          5|    1|          5|
    |input_AX_ALGdedo0_TDATA_blk_n         |   9|          2|    1|          2|
    |input_AX_ALGdedo0_data_V_0_data_out   |   9|          2|   32|         64|
    |input_AX_ALGdedo0_data_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo0_dest_V_0_data_out   |   9|          2|    5|         10|
    |input_AX_ALGdedo0_dest_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo0_id_V_0_data_out     |   9|          2|    5|         10|
    |input_AX_ALGdedo0_id_V_0_state        |  15|          3|    2|          6|
    |input_AX_ALGdedo0_keep_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo0_keep_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo0_last_V_0_data_out   |   9|          2|    1|          2|
    |input_AX_ALGdedo0_last_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo0_strb_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo0_strb_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo0_user_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo0_user_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_TDATA_blk_n         |   9|          2|    1|          2|
    |input_AX_ALGdedo1_data_V_0_data_out   |   9|          2|   32|         64|
    |input_AX_ALGdedo1_data_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_dest_V_0_data_out   |   9|          2|    5|         10|
    |input_AX_ALGdedo1_dest_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_id_V_0_data_out     |   9|          2|    5|         10|
    |input_AX_ALGdedo1_id_V_0_state        |  15|          3|    2|          6|
    |input_AX_ALGdedo1_keep_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo1_keep_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_last_V_0_data_out   |   9|          2|    1|          2|
    |input_AX_ALGdedo1_last_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_strb_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo1_strb_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGdedo1_user_V_0_data_out   |   9|          2|    4|          8|
    |input_AX_ALGdedo1_user_V_0_state      |  15|          3|    2|          6|
    |input_AX_ALGpalma0_TDATA_blk_n        |   9|          2|    1|          2|
    |input_AX_ALGpalma0_data_V_0_data_out  |   9|          2|   32|         64|
    |input_AX_ALGpalma0_data_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma0_dest_V_0_data_out  |   9|          2|    5|         10|
    |input_AX_ALGpalma0_dest_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma0_id_V_0_data_out    |   9|          2|    5|         10|
    |input_AX_ALGpalma0_id_V_0_state       |  15|          3|    2|          6|
    |input_AX_ALGpalma0_keep_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma0_keep_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma0_last_V_0_data_out  |   9|          2|    1|          2|
    |input_AX_ALGpalma0_last_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma0_strb_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma0_strb_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma0_user_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma0_user_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_TDATA_blk_n        |   9|          2|    1|          2|
    |input_AX_ALGpalma1_data_V_0_data_out  |   9|          2|   32|         64|
    |input_AX_ALGpalma1_data_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_dest_V_0_data_out  |   9|          2|    5|         10|
    |input_AX_ALGpalma1_dest_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_id_V_0_data_out    |   9|          2|    5|         10|
    |input_AX_ALGpalma1_id_V_0_state       |  15|          3|    2|          6|
    |input_AX_ALGpalma1_keep_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma1_keep_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_last_V_0_data_out  |   9|          2|    1|          2|
    |input_AX_ALGpalma1_last_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_strb_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma1_strb_V_0_state     |  15|          3|    2|          6|
    |input_AX_ALGpalma1_user_V_0_data_out  |   9|          2|    4|          8|
    |input_AX_ALGpalma1_user_V_0_state     |  15|          3|    2|          6|
    |output_AX_ALG_data_V_1_data_out       |   9|          2|   32|         64|
    |output_AX_ALG_data_V_1_state          |  15|          3|    2|          6|
    |output_AX_ALG_dest_V_1_data_out       |   9|          2|    5|         10|
    |output_AX_ALG_dest_V_1_state          |  15|          3|    2|          6|
    |output_AX_ALG_id_V_1_data_out         |   9|          2|    5|         10|
    |output_AX_ALG_id_V_1_state            |  15|          3|    2|          6|
    |output_AX_ALG_keep_V_1_data_out       |   9|          2|    4|          8|
    |output_AX_ALG_keep_V_1_state          |  15|          3|    2|          6|
    |output_AX_ALG_last_V_1_data_out       |   9|          2|    1|          2|
    |output_AX_ALG_last_V_1_state          |  15|          3|    2|          6|
    |output_AX_ALG_strb_V_1_data_out       |   9|          2|    4|          8|
    |output_AX_ALG_strb_V_1_state          |  15|          3|    2|          6|
    |output_AX_ALG_user_V_1_data_out       |   9|          2|    4|          8|
    |output_AX_ALG_user_V_1_state          |  15|          3|    2|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 903|        188|  350|        773|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_reg_grp_write_data_fu_96_ap_start   |   1|   0|    1|          0|
    |dedo0_0_V_reg_194                      |  32|   0|   32|          0|
    |dedo1_0_V_reg_204                      |  32|   0|   32|          0|
    |input_AX_ALGdedo0_data_V_0_payload_A   |  32|   0|   32|          0|
    |input_AX_ALGdedo0_data_V_0_payload_B   |  32|   0|   32|          0|
    |input_AX_ALGdedo0_data_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_data_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_data_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo0_dest_V_0_payload_A   |   5|   0|    5|          0|
    |input_AX_ALGdedo0_dest_V_0_payload_B   |   5|   0|    5|          0|
    |input_AX_ALGdedo0_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_dest_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo0_id_V_0_payload_A     |   5|   0|    5|          0|
    |input_AX_ALGdedo0_id_V_0_payload_B     |   5|   0|    5|          0|
    |input_AX_ALGdedo0_id_V_0_sel_rd        |   1|   0|    1|          0|
    |input_AX_ALGdedo0_id_V_0_sel_wr        |   1|   0|    1|          0|
    |input_AX_ALGdedo0_id_V_0_state         |   2|   0|    2|          0|
    |input_AX_ALGdedo0_keep_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_keep_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_keep_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo0_last_V_0_payload_A   |   1|   0|    1|          0|
    |input_AX_ALGdedo0_last_V_0_payload_B   |   1|   0|    1|          0|
    |input_AX_ALGdedo0_last_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_last_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_last_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo0_strb_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_strb_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_strb_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo0_user_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_user_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo0_user_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_user_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo0_user_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_data_V_0_payload_A   |  32|   0|   32|          0|
    |input_AX_ALGdedo1_data_V_0_payload_B   |  32|   0|   32|          0|
    |input_AX_ALGdedo1_data_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_data_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_data_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_dest_V_0_payload_A   |   5|   0|    5|          0|
    |input_AX_ALGdedo1_dest_V_0_payload_B   |   5|   0|    5|          0|
    |input_AX_ALGdedo1_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_dest_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_id_V_0_payload_A     |   5|   0|    5|          0|
    |input_AX_ALGdedo1_id_V_0_payload_B     |   5|   0|    5|          0|
    |input_AX_ALGdedo1_id_V_0_sel_rd        |   1|   0|    1|          0|
    |input_AX_ALGdedo1_id_V_0_sel_wr        |   1|   0|    1|          0|
    |input_AX_ALGdedo1_id_V_0_state         |   2|   0|    2|          0|
    |input_AX_ALGdedo1_keep_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_keep_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_keep_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_last_V_0_payload_A   |   1|   0|    1|          0|
    |input_AX_ALGdedo1_last_V_0_payload_B   |   1|   0|    1|          0|
    |input_AX_ALGdedo1_last_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_last_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_last_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_strb_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_strb_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_strb_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGdedo1_user_V_0_payload_A   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_user_V_0_payload_B   |   4|   0|    4|          0|
    |input_AX_ALGdedo1_user_V_0_sel_rd      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_user_V_0_sel_wr      |   1|   0|    1|          0|
    |input_AX_ALGdedo1_user_V_0_state       |   2|   0|    2|          0|
    |input_AX_ALGpalma0_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_AX_ALGpalma0_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_AX_ALGpalma0_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_data_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma0_dest_V_0_payload_A  |   5|   0|    5|          0|
    |input_AX_ALGpalma0_dest_V_0_payload_B  |   5|   0|    5|          0|
    |input_AX_ALGpalma0_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_dest_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma0_id_V_0_payload_A    |   5|   0|    5|          0|
    |input_AX_ALGpalma0_id_V_0_payload_B    |   5|   0|    5|          0|
    |input_AX_ALGpalma0_id_V_0_sel_rd       |   1|   0|    1|          0|
    |input_AX_ALGpalma0_id_V_0_sel_wr       |   1|   0|    1|          0|
    |input_AX_ALGpalma0_id_V_0_state        |   2|   0|    2|          0|
    |input_AX_ALGpalma0_keep_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_keep_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_keep_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma0_last_V_0_payload_A  |   1|   0|    1|          0|
    |input_AX_ALGpalma0_last_V_0_payload_B  |   1|   0|    1|          0|
    |input_AX_ALGpalma0_last_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_last_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_last_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma0_strb_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_strb_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_strb_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma0_user_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_user_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma0_user_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_user_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma0_user_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_data_V_0_payload_A  |  32|   0|   32|          0|
    |input_AX_ALGpalma1_data_V_0_payload_B  |  32|   0|   32|          0|
    |input_AX_ALGpalma1_data_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_data_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_data_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_dest_V_0_payload_A  |   5|   0|    5|          0|
    |input_AX_ALGpalma1_dest_V_0_payload_B  |   5|   0|    5|          0|
    |input_AX_ALGpalma1_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_dest_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_id_V_0_payload_A    |   5|   0|    5|          0|
    |input_AX_ALGpalma1_id_V_0_payload_B    |   5|   0|    5|          0|
    |input_AX_ALGpalma1_id_V_0_sel_rd       |   1|   0|    1|          0|
    |input_AX_ALGpalma1_id_V_0_sel_wr       |   1|   0|    1|          0|
    |input_AX_ALGpalma1_id_V_0_state        |   2|   0|    2|          0|
    |input_AX_ALGpalma1_keep_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_keep_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_keep_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_last_V_0_payload_A  |   1|   0|    1|          0|
    |input_AX_ALGpalma1_last_V_0_payload_B  |   1|   0|    1|          0|
    |input_AX_ALGpalma1_last_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_last_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_last_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_strb_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_strb_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_strb_V_0_state      |   2|   0|    2|          0|
    |input_AX_ALGpalma1_user_V_0_payload_A  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_user_V_0_payload_B  |   4|   0|    4|          0|
    |input_AX_ALGpalma1_user_V_0_sel_rd     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_user_V_0_sel_wr     |   1|   0|    1|          0|
    |input_AX_ALGpalma1_user_V_0_state      |   2|   0|    2|          0|
    |output_AX_ALG_data_V_1_payload_A       |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_payload_B       |  32|   0|   32|          0|
    |output_AX_ALG_data_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_data_V_1_state           |   2|   0|    2|          0|
    |output_AX_ALG_dest_V_1_payload_A       |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_payload_B       |   5|   0|    5|          0|
    |output_AX_ALG_dest_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_dest_V_1_state           |   2|   0|    2|          0|
    |output_AX_ALG_id_V_1_payload_A         |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_payload_B         |   5|   0|    5|          0|
    |output_AX_ALG_id_V_1_sel_rd            |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_sel_wr            |   1|   0|    1|          0|
    |output_AX_ALG_id_V_1_state             |   2|   0|    2|          0|
    |output_AX_ALG_keep_V_1_payload_A       |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_payload_B       |   4|   0|    4|          0|
    |output_AX_ALG_keep_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_keep_V_1_state           |   2|   0|    2|          0|
    |output_AX_ALG_last_V_1_payload_A       |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_payload_B       |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_last_V_1_state           |   2|   0|    2|          0|
    |output_AX_ALG_strb_V_1_payload_A       |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_payload_B       |   4|   0|    4|          0|
    |output_AX_ALG_strb_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_strb_V_1_state           |   2|   0|    2|          0|
    |output_AX_ALG_user_V_1_payload_A       |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_payload_B       |   4|   0|    4|          0|
    |output_AX_ALG_user_V_1_sel_rd          |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_sel_wr          |   1|   0|    1|          0|
    |output_AX_ALG_user_V_1_state           |   2|   0|    2|          0|
    |palma0_0_V_reg_199                     |  32|   0|   32|          0|
    |palma1_0_V_reg_209                     |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 823|   0|  823|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|   Protocol   |       Source Object       |    C Type    |
+---------------------------+-----+-----+--------------+---------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_none |          opcionA          | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_none |          opcionA          | return value |
|input_AX_ALGdedo0_TDATA    |  in |   32|     axis     |  input_AX_ALGdedo0_data_V |    pointer   |
|input_AX_ALGdedo0_TVALID   |  in |    1|     axis     |  input_AX_ALGdedo0_dest_V |    pointer   |
|input_AX_ALGdedo0_TREADY   | out |    1|     axis     |  input_AX_ALGdedo0_dest_V |    pointer   |
|input_AX_ALGdedo0_TDEST    |  in |    5|     axis     |  input_AX_ALGdedo0_dest_V |    pointer   |
|input_AX_ALGdedo0_TKEEP    |  in |    4|     axis     |  input_AX_ALGdedo0_keep_V |    pointer   |
|input_AX_ALGdedo0_TSTRB    |  in |    4|     axis     |  input_AX_ALGdedo0_strb_V |    pointer   |
|input_AX_ALGdedo0_TUSER    |  in |    4|     axis     |  input_AX_ALGdedo0_user_V |    pointer   |
|input_AX_ALGdedo0_TLAST    |  in |    1|     axis     |  input_AX_ALGdedo0_last_V |    pointer   |
|input_AX_ALGdedo0_TID      |  in |    5|     axis     |   input_AX_ALGdedo0_id_V  |    pointer   |
|input_AX_ALGpalma0_TDATA   |  in |   32|     axis     | input_AX_ALGpalma0_data_V |    pointer   |
|input_AX_ALGpalma0_TVALID  |  in |    1|     axis     | input_AX_ALGpalma0_dest_V |    pointer   |
|input_AX_ALGpalma0_TREADY  | out |    1|     axis     | input_AX_ALGpalma0_dest_V |    pointer   |
|input_AX_ALGpalma0_TDEST   |  in |    5|     axis     | input_AX_ALGpalma0_dest_V |    pointer   |
|input_AX_ALGpalma0_TKEEP   |  in |    4|     axis     | input_AX_ALGpalma0_keep_V |    pointer   |
|input_AX_ALGpalma0_TSTRB   |  in |    4|     axis     | input_AX_ALGpalma0_strb_V |    pointer   |
|input_AX_ALGpalma0_TUSER   |  in |    4|     axis     | input_AX_ALGpalma0_user_V |    pointer   |
|input_AX_ALGpalma0_TLAST   |  in |    1|     axis     | input_AX_ALGpalma0_last_V |    pointer   |
|input_AX_ALGpalma0_TID     |  in |    5|     axis     |  input_AX_ALGpalma0_id_V  |    pointer   |
|input_AX_ALGdedo1_TDATA    |  in |   32|     axis     |  input_AX_ALGdedo1_data_V |    pointer   |
|input_AX_ALGdedo1_TVALID   |  in |    1|     axis     |  input_AX_ALGdedo1_dest_V |    pointer   |
|input_AX_ALGdedo1_TREADY   | out |    1|     axis     |  input_AX_ALGdedo1_dest_V |    pointer   |
|input_AX_ALGdedo1_TDEST    |  in |    5|     axis     |  input_AX_ALGdedo1_dest_V |    pointer   |
|input_AX_ALGdedo1_TKEEP    |  in |    4|     axis     |  input_AX_ALGdedo1_keep_V |    pointer   |
|input_AX_ALGdedo1_TSTRB    |  in |    4|     axis     |  input_AX_ALGdedo1_strb_V |    pointer   |
|input_AX_ALGdedo1_TUSER    |  in |    4|     axis     |  input_AX_ALGdedo1_user_V |    pointer   |
|input_AX_ALGdedo1_TLAST    |  in |    1|     axis     |  input_AX_ALGdedo1_last_V |    pointer   |
|input_AX_ALGdedo1_TID      |  in |    5|     axis     |   input_AX_ALGdedo1_id_V  |    pointer   |
|input_AX_ALGpalma1_TDATA   |  in |   32|     axis     | input_AX_ALGpalma1_data_V |    pointer   |
|input_AX_ALGpalma1_TVALID  |  in |    1|     axis     | input_AX_ALGpalma1_dest_V |    pointer   |
|input_AX_ALGpalma1_TREADY  | out |    1|     axis     | input_AX_ALGpalma1_dest_V |    pointer   |
|input_AX_ALGpalma1_TDEST   |  in |    5|     axis     | input_AX_ALGpalma1_dest_V |    pointer   |
|input_AX_ALGpalma1_TKEEP   |  in |    4|     axis     | input_AX_ALGpalma1_keep_V |    pointer   |
|input_AX_ALGpalma1_TSTRB   |  in |    4|     axis     | input_AX_ALGpalma1_strb_V |    pointer   |
|input_AX_ALGpalma1_TUSER   |  in |    4|     axis     | input_AX_ALGpalma1_user_V |    pointer   |
|input_AX_ALGpalma1_TLAST   |  in |    1|     axis     | input_AX_ALGpalma1_last_V |    pointer   |
|input_AX_ALGpalma1_TID     |  in |    5|     axis     |  input_AX_ALGpalma1_id_V  |    pointer   |
|output_AX_ALG_TDATA        | out |   32|     axis     |    output_AX_ALG_data_V   |    pointer   |
|output_AX_ALG_TVALID       | out |    1|     axis     |    output_AX_ALG_dest_V   |    pointer   |
|output_AX_ALG_TREADY       |  in |    1|     axis     |    output_AX_ALG_dest_V   |    pointer   |
|output_AX_ALG_TDEST        | out |    5|     axis     |    output_AX_ALG_dest_V   |    pointer   |
|output_AX_ALG_TKEEP        | out |    4|     axis     |    output_AX_ALG_keep_V   |    pointer   |
|output_AX_ALG_TSTRB        | out |    4|     axis     |    output_AX_ALG_strb_V   |    pointer   |
|output_AX_ALG_TUSER        | out |    4|     axis     |    output_AX_ALG_user_V   |    pointer   |
|output_AX_ALG_TLAST        | out |    1|     axis     |    output_AX_ALG_last_V   |    pointer   |
|output_AX_ALG_TID          | out |    5|     axis     |     output_AX_ALG_id_V    |    pointer   |
+---------------------------+-----+-----+--------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns

 <State 2>: 1.86ns
ST_2: dedo0_0_V (78)  [1/1] 1.86ns  loc: axi_algorithm.cpp:55
arrayctor.loop1.preheader:42  %dedo0_0_V = call fastcc i32 @read_data(i32* %input_AX_ALGdedo0_data_V, i4* %input_AX_ALGdedo0_keep_V, i4* %input_AX_ALGdedo0_strb_V, i4* %input_AX_ALGdedo0_user_V, i1* %input_AX_ALGdedo0_last_V, i5* %input_AX_ALGdedo0_id_V, i5* %input_AX_ALGdedo0_dest_V)

ST_2: palma0_0_V (79)  [1/1] 1.86ns  loc: axi_algorithm.cpp:56
arrayctor.loop1.preheader:43  %palma0_0_V = call fastcc i32 @read_data(i32* %input_AX_ALGpalma0_data_V, i4* %input_AX_ALGpalma0_keep_V, i4* %input_AX_ALGpalma0_strb_V, i4* %input_AX_ALGpalma0_user_V, i1* %input_AX_ALGpalma0_last_V, i5* %input_AX_ALGpalma0_id_V, i5* %input_AX_ALGpalma0_dest_V)

ST_2: dedo1_0_V (80)  [1/1] 1.86ns  loc: axi_algorithm.cpp:57
arrayctor.loop1.preheader:44  %dedo1_0_V = call fastcc i32 @read_data(i32* %input_AX_ALGdedo1_data_V, i4* %input_AX_ALGdedo1_keep_V, i4* %input_AX_ALGdedo1_strb_V, i4* %input_AX_ALGdedo1_user_V, i1* %input_AX_ALGdedo1_last_V, i5* %input_AX_ALGdedo1_id_V, i5* %input_AX_ALGdedo1_dest_V)

ST_2: palma1_0_V (81)  [1/1] 1.86ns  loc: axi_algorithm.cpp:58
arrayctor.loop1.preheader:45  %palma1_0_V = call fastcc i32 @read_data(i32* %input_AX_ALGpalma1_data_V, i4* %input_AX_ALGpalma1_keep_V, i4* %input_AX_ALGpalma1_strb_V, i4* %input_AX_ALGpalma1_user_V, i1* %input_AX_ALGpalma1_last_V, i5* %input_AX_ALGpalma1_id_V, i5* %input_AX_ALGpalma1_dest_V)

ST_2: StgValue_9 (82)  [2/2] 0.00ns  loc: axi_algorithm.cpp:67
arrayctor.loop1.preheader:46  call fastcc void @write_data(i32 %dedo0_0_V, i32 %palma0_0_V, i32 %dedo1_0_V, i32 %palma1_0_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 3>: 0.00ns
ST_3: StgValue_10 (82)  [1/2] 0.00ns  loc: axi_algorithm.cpp:67
arrayctor.loop1.preheader:46  call fastcc void @write_data(i32 %dedo0_0_V, i32 %palma0_0_V, i32 %dedo1_0_V, i32 %palma1_0_V, i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V)


 <State 4>: 0.00ns
ST_4: StgValue_11 (36)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALGdedo0_data_V), !map !71

ST_4: StgValue_12 (37)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo0_keep_V), !map !75

ST_4: StgValue_13 (38)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo0_strb_V), !map !79

ST_4: StgValue_14 (39)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo0_user_V), !map !83

ST_4: StgValue_15 (40)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALGdedo0_last_V), !map !87

ST_4: StgValue_16 (41)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGdedo0_id_V), !map !91

ST_4: StgValue_17 (42)  [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGdedo0_dest_V), !map !95

ST_4: StgValue_18 (43)  [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALGpalma0_data_V), !map !99

ST_4: StgValue_19 (44)  [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma0_keep_V), !map !103

ST_4: StgValue_20 (45)  [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma0_strb_V), !map !107

ST_4: StgValue_21 (46)  [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma0_user_V), !map !111

ST_4: StgValue_22 (47)  [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALGpalma0_last_V), !map !115

ST_4: StgValue_23 (48)  [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGpalma0_id_V), !map !119

ST_4: StgValue_24 (49)  [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGpalma0_dest_V), !map !123

ST_4: StgValue_25 (50)  [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALGdedo1_data_V), !map !127

ST_4: StgValue_26 (51)  [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo1_keep_V), !map !131

ST_4: StgValue_27 (52)  [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo1_strb_V), !map !135

ST_4: StgValue_28 (53)  [1/1] 0.00ns
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGdedo1_user_V), !map !139

ST_4: StgValue_29 (54)  [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALGdedo1_last_V), !map !143

ST_4: StgValue_30 (55)  [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGdedo1_id_V), !map !147

ST_4: StgValue_31 (56)  [1/1] 0.00ns
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGdedo1_dest_V), !map !151

ST_4: StgValue_32 (57)  [1/1] 0.00ns
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_AX_ALGpalma1_data_V), !map !155

ST_4: StgValue_33 (58)  [1/1] 0.00ns
arrayctor.loop1.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma1_keep_V), !map !159

ST_4: StgValue_34 (59)  [1/1] 0.00ns
arrayctor.loop1.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma1_strb_V), !map !163

ST_4: StgValue_35 (60)  [1/1] 0.00ns
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i4* %input_AX_ALGpalma1_user_V), !map !167

ST_4: StgValue_36 (61)  [1/1] 0.00ns
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_AX_ALGpalma1_last_V), !map !171

ST_4: StgValue_37 (62)  [1/1] 0.00ns
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGpalma1_id_V), !map !175

ST_4: StgValue_38 (63)  [1/1] 0.00ns
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_AX_ALGpalma1_dest_V), !map !179

ST_4: StgValue_39 (64)  [1/1] 0.00ns
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_AX_ALG_data_V), !map !183

ST_4: StgValue_40 (65)  [1/1] 0.00ns
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_keep_V), !map !189

ST_4: StgValue_41 (66)  [1/1] 0.00ns
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_strb_V), !map !193

ST_4: StgValue_42 (67)  [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecBitsMap(i4* %output_AX_ALG_user_V), !map !197

ST_4: StgValue_43 (68)  [1/1] 0.00ns
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_AX_ALG_last_V), !map !201

ST_4: StgValue_44 (69)  [1/1] 0.00ns
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_id_V), !map !205

ST_4: StgValue_45 (70)  [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_AX_ALG_dest_V), !map !209

ST_4: StgValue_46 (71)  [1/1] 0.00ns
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @opcionA_str) nounwind

ST_4: StgValue_47 (72)  [1/1] 0.00ns
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i32* %output_AX_ALG_data_V, i4* %output_AX_ALG_keep_V, i4* %output_AX_ALG_strb_V, i4* %output_AX_ALG_user_V, i1* %output_AX_ALG_last_V, i5* %output_AX_ALG_id_V, i5* %output_AX_ALG_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_48 (73)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [12 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_49 (74)  [1/1] 0.00ns
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALGdedo0_data_V, i4* %input_AX_ALGdedo0_keep_V, i4* %input_AX_ALGdedo0_strb_V, i4* %input_AX_ALGdedo0_user_V, i1* %input_AX_ALGdedo0_last_V, i5* %input_AX_ALGdedo0_id_V, i5* %input_AX_ALGdedo0_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_50 (75)  [1/1] 0.00ns
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALGpalma0_data_V, i4* %input_AX_ALGpalma0_keep_V, i4* %input_AX_ALGpalma0_strb_V, i4* %input_AX_ALGpalma0_user_V, i1* %input_AX_ALGpalma0_last_V, i5* %input_AX_ALGpalma0_id_V, i5* %input_AX_ALGpalma0_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_51 (76)  [1/1] 0.00ns
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALGdedo1_data_V, i4* %input_AX_ALGdedo1_keep_V, i4* %input_AX_ALGdedo1_strb_V, i4* %input_AX_ALGdedo1_user_V, i1* %input_AX_ALGdedo1_last_V, i5* %input_AX_ALGdedo1_id_V, i5* %input_AX_ALGdedo1_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_52 (77)  [1/1] 0.00ns
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i32* %input_AX_ALGpalma1_data_V, i4* %input_AX_ALGpalma1_keep_V, i4* %input_AX_ALGpalma1_strb_V, i4* %input_AX_ALGpalma1_user_V, i1* %input_AX_ALGpalma1_last_V, i5* %input_AX_ALGpalma1_id_V, i5* %input_AX_ALGpalma1_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_53 (83)  [1/1] 0.00ns  loc: axi_algorithm.cpp:69
arrayctor.loop1.preheader:47  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ input_AX_ALGdedo0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo0_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma0_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGdedo1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_AX_ALGpalma1_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_AX_ALG_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dedo0_0_V   (call         ) [ 00010]
palma0_0_V  (call         ) [ 00010]
dedo1_0_V   (call         ) [ 00010]
palma1_0_V  (call         ) [ 00010]
StgValue_10 (call         ) [ 00000]
StgValue_11 (specbitsmap  ) [ 00000]
StgValue_12 (specbitsmap  ) [ 00000]
StgValue_13 (specbitsmap  ) [ 00000]
StgValue_14 (specbitsmap  ) [ 00000]
StgValue_15 (specbitsmap  ) [ 00000]
StgValue_16 (specbitsmap  ) [ 00000]
StgValue_17 (specbitsmap  ) [ 00000]
StgValue_18 (specbitsmap  ) [ 00000]
StgValue_19 (specbitsmap  ) [ 00000]
StgValue_20 (specbitsmap  ) [ 00000]
StgValue_21 (specbitsmap  ) [ 00000]
StgValue_22 (specbitsmap  ) [ 00000]
StgValue_23 (specbitsmap  ) [ 00000]
StgValue_24 (specbitsmap  ) [ 00000]
StgValue_25 (specbitsmap  ) [ 00000]
StgValue_26 (specbitsmap  ) [ 00000]
StgValue_27 (specbitsmap  ) [ 00000]
StgValue_28 (specbitsmap  ) [ 00000]
StgValue_29 (specbitsmap  ) [ 00000]
StgValue_30 (specbitsmap  ) [ 00000]
StgValue_31 (specbitsmap  ) [ 00000]
StgValue_32 (specbitsmap  ) [ 00000]
StgValue_33 (specbitsmap  ) [ 00000]
StgValue_34 (specbitsmap  ) [ 00000]
StgValue_35 (specbitsmap  ) [ 00000]
StgValue_36 (specbitsmap  ) [ 00000]
StgValue_37 (specbitsmap  ) [ 00000]
StgValue_38 (specbitsmap  ) [ 00000]
StgValue_39 (specbitsmap  ) [ 00000]
StgValue_40 (specbitsmap  ) [ 00000]
StgValue_41 (specbitsmap  ) [ 00000]
StgValue_42 (specbitsmap  ) [ 00000]
StgValue_43 (specbitsmap  ) [ 00000]
StgValue_44 (specbitsmap  ) [ 00000]
StgValue_45 (specbitsmap  ) [ 00000]
StgValue_46 (spectopmodule) [ 00000]
StgValue_47 (specinterface) [ 00000]
StgValue_48 (specinterface) [ 00000]
StgValue_49 (specinterface) [ 00000]
StgValue_50 (specinterface) [ 00000]
StgValue_51 (specinterface) [ 00000]
StgValue_52 (specinterface) [ 00000]
StgValue_53 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_AX_ALGdedo0_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_AX_ALGdedo0_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_AX_ALGdedo0_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_AX_ALGdedo0_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_AX_ALGdedo0_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_AX_ALGdedo0_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_AX_ALGdedo0_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo0_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_AX_ALGpalma0_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_AX_ALGpalma0_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_AX_ALGpalma0_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_AX_ALGpalma0_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_AX_ALGpalma0_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_AX_ALGpalma0_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_AX_ALGpalma0_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma0_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_AX_ALGdedo1_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_AX_ALGdedo1_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_AX_ALGdedo1_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_AX_ALGdedo1_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_AX_ALGdedo1_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_AX_ALGdedo1_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_AX_ALGdedo1_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGdedo1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_AX_ALGpalma1_data_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_data_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_AX_ALGpalma1_keep_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_keep_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_AX_ALGpalma1_strb_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_strb_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_AX_ALGpalma1_user_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_user_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_AX_ALGpalma1_last_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_last_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_AX_ALGpalma1_id_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_id_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_AX_ALGpalma1_dest_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_AX_ALGpalma1_dest_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_AX_ALG_data_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_data_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_AX_ALG_keep_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_keep_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_AX_ALG_strb_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_strb_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_AX_ALG_user_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_user_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_AX_ALG_last_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_last_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_AX_ALG_id_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_id_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_AX_ALG_dest_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_AX_ALG_dest_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcionA_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_data_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="32" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="0"/>
<pin id="102" dir="0" index="5" bw="32" slack="0"/>
<pin id="103" dir="0" index="6" bw="4" slack="0"/>
<pin id="104" dir="0" index="7" bw="4" slack="0"/>
<pin id="105" dir="0" index="8" bw="4" slack="0"/>
<pin id="106" dir="0" index="9" bw="1" slack="0"/>
<pin id="107" dir="0" index="10" bw="5" slack="0"/>
<pin id="108" dir="0" index="11" bw="5" slack="0"/>
<pin id="109" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dedo0_0_V_read_data_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="4" slack="0"/>
<pin id="123" dir="0" index="4" bw="4" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="5" slack="0"/>
<pin id="126" dir="0" index="7" bw="5" slack="0"/>
<pin id="127" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dedo0_0_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="palma0_0_V_read_data_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="4" slack="0"/>
<pin id="142" dir="0" index="4" bw="4" slack="0"/>
<pin id="143" dir="0" index="5" bw="1" slack="0"/>
<pin id="144" dir="0" index="6" bw="5" slack="0"/>
<pin id="145" dir="0" index="7" bw="5" slack="0"/>
<pin id="146" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="palma0_0_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="dedo1_0_V_read_data_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="4" slack="0"/>
<pin id="161" dir="0" index="4" bw="4" slack="0"/>
<pin id="162" dir="0" index="5" bw="1" slack="0"/>
<pin id="163" dir="0" index="6" bw="5" slack="0"/>
<pin id="164" dir="0" index="7" bw="5" slack="0"/>
<pin id="165" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="dedo1_0_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="palma1_0_V_read_data_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="4" slack="0"/>
<pin id="180" dir="0" index="4" bw="4" slack="0"/>
<pin id="181" dir="0" index="5" bw="1" slack="0"/>
<pin id="182" dir="0" index="6" bw="5" slack="0"/>
<pin id="183" dir="0" index="7" bw="5" slack="0"/>
<pin id="184" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="palma1_0_V/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="dedo0_0_V_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dedo0_0_V "/>
</bind>
</comp>

<comp id="199" class="1005" name="palma0_0_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="palma0_0_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="dedo1_0_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dedo1_0_V "/>
</bind>
</comp>

<comp id="209" class="1005" name="palma1_0_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="palma1_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="72" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="114"><net_src comp="62" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="115"><net_src comp="64" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="136"><net_src comp="118" pin="8"/><net_sink comp="96" pin=1"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="137" pin=5"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="137" pin=6"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="137" pin=7"/></net>

<net id="155"><net_src comp="137" pin="8"/><net_sink comp="96" pin=2"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="156" pin=4"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="156" pin=5"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="156" pin=6"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="156" pin=7"/></net>

<net id="174"><net_src comp="156" pin="8"/><net_sink comp="96" pin=3"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="175" pin=4"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="175" pin=5"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="175" pin=6"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="175" pin=7"/></net>

<net id="193"><net_src comp="175" pin="8"/><net_sink comp="96" pin=4"/></net>

<net id="197"><net_src comp="118" pin="8"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="202"><net_src comp="137" pin="8"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="207"><net_src comp="156" pin="8"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="212"><net_src comp="175" pin="8"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="96" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_AX_ALG_data_V | {2 3 }
	Port: output_AX_ALG_keep_V | {2 3 }
	Port: output_AX_ALG_strb_V | {2 3 }
	Port: output_AX_ALG_user_V | {2 3 }
	Port: output_AX_ALG_last_V | {2 3 }
	Port: output_AX_ALG_id_V | {2 3 }
	Port: output_AX_ALG_dest_V | {2 3 }
 - Input state : 
	Port: opcionA : input_AX_ALGdedo0_data_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_keep_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_strb_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_user_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_last_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_id_V | {2 }
	Port: opcionA : input_AX_ALGdedo0_dest_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_data_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_keep_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_strb_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_user_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_last_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_id_V | {2 }
	Port: opcionA : input_AX_ALGpalma0_dest_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_data_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_keep_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_strb_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_user_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_last_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_id_V | {2 }
	Port: opcionA : input_AX_ALGdedo1_dest_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_data_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_keep_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_strb_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_user_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_last_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_id_V | {2 }
	Port: opcionA : input_AX_ALGpalma1_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		StgValue_9 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |     grp_write_data_fu_96    |   253   |    35   |
|          |  dedo0_0_V_read_data_fu_118 |    0    |    0    |
|   call   | palma0_0_V_read_data_fu_137 |    0    |    0    |
|          |  dedo1_0_V_read_data_fu_156 |    0    |    0    |
|          | palma1_0_V_read_data_fu_175 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   253   |    35   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| dedo0_0_V_reg_194|   32   |
| dedo1_0_V_reg_204|   32   |
|palma0_0_V_reg_199|   32   |
|palma1_0_V_reg_209|   32   |
+------------------+--------+
|       Total      |   128  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_write_data_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_write_data_fu_96 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_data_fu_96 |  p3  |   2  |  32  |   64   ||    9    |
| grp_write_data_fu_96 |  p4  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   256  ||  7.076  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   253  |   35   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   128  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   381  |   71   |
+-----------+--------+--------+--------+
