
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o ES4_Lab_7_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ES4_Lab_7_impl_1.udb 
// Netlist created on Sun Dec  3 22:20:56 2023
// Netlist written on Sun Dec  3 22:21:00 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_data, osc, rotate_out, ctrlr_clk, ctrlr_latch, vsync, 
                hsync, rgb );
  input  ctrlr_data, osc;
  output rotate_out, ctrlr_clk, ctrlr_latch, vsync, hsync;
  output [5:0] rgb;
  wire   \vga_portmap.row_9__N_1[4] , \vga_portmap.row_9__N_1[3] , 
         \vga_portmap.n3141 , \row[4] , \vga_portmap.n2080 , 
         \vga_portmap.row[3] , \vga_portmap.col_0__N_50 , 
         \vga_portmap.row_0__N_30 , clk, \vga_portmap.n2082 , 
         \vga_portmap.row_9__N_1[2] , \vga_portmap.row_9__N_1[1] , 
         \vga_portmap.n3138 , \vga_portmap.row[2] , \vga_portmap.n2078 , 
         \vga_portmap.row[1] , \vga_portmap.col_9__N_31[9] , 
         \vga_portmap.n3168 , \vga_portmap.n2097 , \col[9] , 
         \vga_portmap.col_9__N_31[8] , \vga_portmap.col_9__N_31[7] , 
         \vga_portmap.n3165 , \col[8] , \vga_portmap.n2095 , \col[7] , 
         \vga_portmap.col_9__N_31[6] , \vga_portmap.col_9__N_31[5] , 
         \vga_portmap.n3162 , \col[6] , \vga_portmap.n2093 , \col[5] , 
         \vga_portmap.row_9__N_1[0] , \vga_portmap.n3135 , 
         \vga_portmap.row[0] , VCC_net, \vga_portmap.col_9__N_31[4] , 
         \vga_portmap.col_9__N_31[3] , \vga_portmap.n3159 , \col[4] , 
         \vga_portmap.n2091 , \vga_portmap.col[3]_2 , 
         \vga_portmap.col_9__N_31[2] , \vga_portmap.col_9__N_31[1] , 
         \vga_portmap.n3156 , \vga_portmap.col[2]_2 , \vga_portmap.n2089 , 
         \vga_portmap.col[1]_2 , \vga_portmap.col_9__N_31[0] , 
         \vga_portmap.n3129 , \vga_portmap.col[0]_2 , 
         \vga_portmap.row_9__N_1[9] , \vga_portmap.n3150 , \vga_portmap.n2086 , 
         \row[9] , \vga_portmap.row_9__N_1[8] , \vga_portmap.row_9__N_1[7] , 
         \vga_portmap.n3147 , \row[8] , \vga_portmap.n2084 , \row[7] , 
         \vga_portmap.row_9__N_1[6] , \vga_portmap.row_9__N_1[5] , 
         \vga_portmap.n3144 , \row[6] , \row[5] , 
         \clock_manager_portmap.NEScount_7__N_51[18] , 
         \clock_manager_portmap.NEScount_7__N_51[17] , 
         \clock_manager_portmap.n3195 , \clock_manager_portmap.n7 , 
         \clock_manager_portmap.n2068 , \clock_manager_portmap.n8 , 
         \clock_manager_portmap.n2070 , 
         \clock_manager_portmap.NEScount_7__N_51[2] , 
         \clock_manager_portmap.NEScount_7__N_51[1] , 
         \clock_manager_portmap.n3171 , \clock_manager_portmap.n23 , 
         \clock_manager_portmap.n2052 , \clock_manager_portmap.n24 , 
         \clock_manager_portmap.n2054 , 
         \clock_manager_portmap.NEScount_7__N_51[10] , 
         \clock_manager_portmap.NEScount_7__N_51[9] , 
         \clock_manager_portmap.n3183 , \NEScount[2] , 
         \clock_manager_portmap.n2060 , \NEScount[1] , 
         \clock_manager_portmap.n2062 , 
         \clock_manager_portmap.NEScount_7__N_51[16] , 
         \clock_manager_portmap.NEScount_7__N_51[15] , 
         \clock_manager_portmap.n3192 , \clock_manager_portmap.n9 , 
         \clock_manager_portmap.n2066 , \NEScount[7] , 
         \clock_manager_portmap.NEScount_7__N_51[8] , 
         \clock_manager_portmap.NEScount_7__N_51[7] , 
         \clock_manager_portmap.n3180 , \NEScount[0] , 
         \clock_manager_portmap.n2058 , NESclk, 
         \clock_manager_portmap.NEScount_7__N_51[6] , 
         \clock_manager_portmap.NEScount_7__N_51[5] , 
         \clock_manager_portmap.n3177 , \clock_manager_portmap.n19 , 
         \clock_manager_portmap.n2056 , \clock_manager_portmap.n20 , 
         \clock_manager_portmap.NEScount_7__N_51[14] , 
         \clock_manager_portmap.NEScount_7__N_51[13] , 
         \clock_manager_portmap.n3189 , \NEScount[6] , 
         \clock_manager_portmap.n2064 , \NEScount[5] , 
         \clock_manager_portmap.NEScount_7__N_51[0] , 
         \clock_manager_portmap.n3123 , \clock_manager_portmap.n25 , 
         \clock_manager_portmap.NEScount_7__N_51[12] , 
         \clock_manager_portmap.NEScount_7__N_51[11] , 
         \clock_manager_portmap.n3186 , \NEScount[4] , \NEScount[3] , 
         \clock_manager_portmap.NEScount_7__N_51[24] , 
         \clock_manager_portmap.NEScount_7__N_51[23] , 
         \clock_manager_portmap.n3204 , game_clock, 
         \clock_manager_portmap.n2074 , \clock_manager_portmap.n2 , 
         \clock_manager_portmap.NEScount_7__N_51[22] , 
         \clock_manager_portmap.NEScount_7__N_51[21] , 
         \clock_manager_portmap.n3201 , \clock_manager_portmap.n3 , 
         \clock_manager_portmap.n2072 , \clock_manager_portmap.n4 , 
         \clock_manager_portmap.NEScount_7__N_51[20] , 
         \clock_manager_portmap.NEScount_7__N_51[19] , 
         \clock_manager_portmap.n3198 , \clock_manager_portmap.n5 , 
         \clock_manager_portmap.n6 , 
         \clock_manager_portmap.NEScount_7__N_51[4] , 
         \clock_manager_portmap.NEScount_7__N_51[3] , 
         \clock_manager_portmap.n3174 , \clock_manager_portmap.n21 , 
         \clock_manager_portmap.n22 , \pattern_gen_portmap.n3132 , 
         \pattern_gen_portmap.n3 , n143, 
         \pattern_gen_portmap.frame_counter_2__N_144[0] , 
         \pattern_gen_portmap.n2100 , \pattern_gen_portmap.n3153 , 
         \pattern_gen_portmap.frame_counter[2] , 
         \pattern_gen_portmap.n2_adj_182 , 
         \pattern_gen_portmap.frame_counter_2__N_144[1] , 
         \pattern_gen_portmap.frame_counter_2__N_144[2] , 
         \nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg_0__N_156 , 
         \nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \pattern_gen_portmap.rotate_delay_1__N_151 , 
         \pattern_gen_portmap.rotate_delay_2__N_150[0] , 
         \pattern_gen_portmap.rotate_delay[1] , 
         \pattern_gen_portmap.rotate_delay[0] , \pattern_gen_portmap.n144 , 
         \pattern_gen_portmap.n5_adj_181 , 
         \pattern_gen_portmap.down_delay_1__N_154 , 
         \pattern_gen_portmap.down_delay_2__N_153[0] , 
         \pattern_gen_portmap.down_delay[1] , 
         \pattern_gen_portmap.down_delay[0] , \pattern_gen_portmap.n5 , 
         \pattern_gen_portmap.frame_counter_2__N_144[0].sig_011.FeedThruLUT , 
         \pattern_gen_portmap.frame_counter_2__N_143.sig_013.FeedThruLUT , 
         \pattern_gen_portmap.frame_counter_2__N_144[1].sig_012.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y[1].sig_007.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y[0].sig_003.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y[1] , 
         \pattern_gen_portmap.piece_loc_y[0] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[0] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[1] , 
         \pattern_gen_portmap.piece_shape_15__N_65[0]$n2 , 
         \pattern_gen_portmap.piece_shape_15__N_65[1]$n1 , 
         \pattern_gen_portmap.piece_code[0] , \pattern_gen_portmap.n282[0] , 
         \pattern_gen_portmap.piece_code[1] , 
         \pattern_gen_portmap.piece_shape_15__N_63[0]$n4 , 
         \pattern_gen_portmap.piece_shape_15__N_63[1]$n3 , 
         \pattern_gen_portmap.n232 , \pattern_gen_portmap.piece_rotation[0] , 
         \pattern_gen_portmap.piece_rotation[1] , 
         \pattern_gen_portmap.piece_loc_y[2].sig_006.FeedThruLUT , 
         \piece_loc_y[3].sig_004.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y[2] , \piece_loc_y[3] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[3] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[2] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_010.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_005.FeedThruLUT , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_008.FeedThruLUT , 
         \pattern_gen_portmap.n2567 , down_button, 
         \nes_controller_portmap.down_button_N_176 , 
         \pattern_gen_portmap.n2569 , rotate_out_c, 
         \pattern_gen_portmap.piece_shape[12] , \pattern_gen_portmap.n2906 , 
         \pattern_gen_portmap.piece_shape[13] , 
         \pattern_gen_portmap.piece_shape[14] , 
         \pattern_gen_portmap.piece_shape[15] , \pattern_gen_portmap.n2909 , 
         n103, \pattern_gen_portmap.n8 , \pattern_gen_portmap.n2918 , 
         \pattern_gen_portmap.piece_shape[8] , \pattern_gen_portmap.n2912 , 
         \pattern_gen_portmap.piece_shape[9] , 
         \pattern_gen_portmap.piece_shape[10] , 
         \pattern_gen_portmap.piece_shape[11] , \pattern_gen_portmap.n2915 , 
         \pattern_gen_portmap.rgb_c_1_N_161 , 
         \pattern_gen_portmap.rgb_c_0_N_167 , rgb_c_1_N_160, rgb_c_0_N_165, 
         rgb_c_4, \pattern_gen_portmap.n1[2] , n2677, 
         \pattern_gen_portmap.n2683 , \pattern_gen_portmap.n2682 , 
         \pattern_gen_portmap.piece_shape[5] , 
         \pattern_gen_portmap.piece_shape[4] , \pattern_gen_portmap.n2900 , 
         \vga_portmap.n8 , \vga_portmap.n12 , \vga_portmap.n1129 , 
         \vga_portmap.n1643 , \vga_portmap.n2555 , \vga_portmap.n2451 , n951, 
         \vga_portmap.n56 , \vga_portmap.n1675 , \vga_portmap.n12_adj_184 , 
         \vga_portmap.n9 , \vga_portmap.n2559 , \vga_portmap.n11 , 
         \pattern_gen_portmap.rgb_c_0_N_166 , \vga_portmap.n75 , n1133, 
         vsync_c_N_171, n2311, n2903, n34, \pattern_gen_portmap.n12 , n6, 
         \pattern_gen_portmap.n4 , \vga_portmap.n6_adj_183 , 
         \vga_portmap.n1649 , \pattern_gen_portmap.rgb_c_0_N_164 , rgb_c_0, 
         \vga_portmap.hsync_c_N_168 , hsync_c, \vga_portmap.n8_adj_185 , 
         \vga_portmap.vsync_c_N_169 , \vga_portmap.vsync_c_N_170 , vsync_c, 
         \nes_controller_portmap.ctrlr_clk_c_N_174 , 
         \nes_controller_portmap.n6 , 
         \nes_controller_portmap.ctrlr_latch_c_N_173 , 
         \nes_controller_portmap.ctrlr_latch_c_N_172 , ctrlr_latch_c, 
         \pattern_gen_portmap.rgb_c_1_N_162 , rgb_c_1, 
         \pattern_gen_portmap.n10 , \pattern_gen_portmap.n310[2] , 
         \pattern_gen_portmap.n1689 , \pattern_gen_portmap.n6_c , 
         \pattern_gen_portmap.n492 , \pattern_gen_portmap.n2921 , 
         \pattern_gen_portmap.n2687 , \pattern_gen_portmap.n2 , 
         \pattern_gen_portmap.piece_shape[7] , 
         \pattern_gen_portmap.piece_shape[6] , 
         \pattern_gen_portmap.piece_shape[0] , 
         \pattern_gen_portmap.piece_shape[1] , \pattern_gen_portmap.n2667 , 
         \pattern_gen_portmap.n2668 , \pattern_gen_portmap.piece_shape[3] , 
         \pattern_gen_portmap.piece_shape[2] , \pattern_gen_portmap.n921 , 
         \pattern_gen_portmap.n965 , \pattern_gen_portmap.piece_code[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[1] , 
         \pattern_gen_portmap.down_delay_2__N_153[2] , 
         \pattern_gen_portmap.down_delay[2] , 
         \pattern_gen_portmap.rotate_delay[2] , 
         \pattern_gen_portmap.piece_shape_15__N_63[0] , 
         \pattern_gen_portmap.piece_shape_15__N_63[1] , 
         \pattern_gen_portmap.rotate_delay_2__N_150[2] , 
         \pattern_gen_portmap.piece_shape_15__N_65[2]$n0 , 
         \pattern_gen_portmap.piece_shape_15__N_65[0] , 
         \pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_009.FeedThruLUT , 
         osc_c, \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_portmap_SLICE_0 \vga_portmap.SLICE_0 ( .DI1(\vga_portmap.row_9__N_1[4] ), 
    .DI0(\vga_portmap.row_9__N_1[3] ), .D1(\vga_portmap.n3141 ), .C1(\row[4] ), 
    .D0(\vga_portmap.n2080 ), .C0(\vga_portmap.row[3] ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2080 ), .CIN1(\vga_portmap.n3141 ), 
    .Q0(\vga_portmap.row[3] ), .Q1(\row[4] ), .F0(\vga_portmap.row_9__N_1[3] ), 
    .F1(\vga_portmap.row_9__N_1[4] ), .COUT1(\vga_portmap.n2082 ), 
    .COUT0(\vga_portmap.n3141 ));
  vga_portmap_SLICE_1 \vga_portmap.SLICE_1 ( .DI1(\vga_portmap.row_9__N_1[2] ), 
    .DI0(\vga_portmap.row_9__N_1[1] ), .D1(\vga_portmap.n3138 ), 
    .C1(\vga_portmap.row[2] ), .D0(\vga_portmap.n2078 ), 
    .C0(\vga_portmap.row[1] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2078 ), 
    .CIN1(\vga_portmap.n3138 ), .Q0(\vga_portmap.row[1] ), 
    .Q1(\vga_portmap.row[2] ), .F0(\vga_portmap.row_9__N_1[1] ), 
    .F1(\vga_portmap.row_9__N_1[2] ), .COUT1(\vga_portmap.n2080 ), 
    .COUT0(\vga_portmap.n3138 ));
  vga_portmap_SLICE_2 \vga_portmap.SLICE_2 ( 
    .DI0(\vga_portmap.col_9__N_31[9] ), .D1(\vga_portmap.n3168 ), 
    .D0(\vga_portmap.n2097 ), .C0(\col[9] ), .LSR(\vga_portmap.col_0__N_50 ), 
    .CLK(clk), .CIN0(\vga_portmap.n2097 ), .CIN1(\vga_portmap.n3168 ), 
    .Q0(\col[9] ), .F0(\vga_portmap.col_9__N_31[9] ), 
    .COUT0(\vga_portmap.n3168 ));
  vga_portmap_SLICE_3 \vga_portmap.SLICE_3 ( 
    .DI1(\vga_portmap.col_9__N_31[8] ), .DI0(\vga_portmap.col_9__N_31[7] ), 
    .D1(\vga_portmap.n3165 ), .C1(\col[8] ), .D0(\vga_portmap.n2095 ), 
    .C0(\col[7] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2095 ), .CIN1(\vga_portmap.n3165 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\vga_portmap.col_9__N_31[7] ), 
    .F1(\vga_portmap.col_9__N_31[8] ), .COUT1(\vga_portmap.n2097 ), 
    .COUT0(\vga_portmap.n3165 ));
  vga_portmap_SLICE_4 \vga_portmap.SLICE_4 ( 
    .DI1(\vga_portmap.col_9__N_31[6] ), .DI0(\vga_portmap.col_9__N_31[5] ), 
    .D1(\vga_portmap.n3162 ), .C1(\col[6] ), .D0(\vga_portmap.n2093 ), 
    .C0(\col[5] ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2093 ), .CIN1(\vga_portmap.n3162 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\vga_portmap.col_9__N_31[5] ), 
    .F1(\vga_portmap.col_9__N_31[6] ), .COUT1(\vga_portmap.n2095 ), 
    .COUT0(\vga_portmap.n3162 ));
  vga_portmap_SLICE_5 \vga_portmap.SLICE_5 ( .DI1(\vga_portmap.row_9__N_1[0] ), 
    .D1(\vga_portmap.n3135 ), .C1(\vga_portmap.row[0] ), .B1(VCC_net), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_portmap.n3135 ), .Q1(\vga_portmap.row[0] ), 
    .F1(\vga_portmap.row_9__N_1[0] ), .COUT1(\vga_portmap.n2078 ), 
    .COUT0(\vga_portmap.n3135 ));
  vga_portmap_SLICE_6 \vga_portmap.SLICE_6 ( 
    .DI1(\vga_portmap.col_9__N_31[4] ), .DI0(\vga_portmap.col_9__N_31[3] ), 
    .D1(\vga_portmap.n3159 ), .C1(\col[4] ), .D0(\vga_portmap.n2091 ), 
    .C0(\vga_portmap.col[3]_2 ), .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2091 ), .CIN1(\vga_portmap.n3159 ), 
    .Q0(\vga_portmap.col[3]_2 ), .Q1(\col[4] ), 
    .F0(\vga_portmap.col_9__N_31[3] ), .F1(\vga_portmap.col_9__N_31[4] ), 
    .COUT1(\vga_portmap.n2093 ), .COUT0(\vga_portmap.n3159 ));
  vga_portmap_SLICE_7 \vga_portmap.SLICE_7 ( 
    .DI1(\vga_portmap.col_9__N_31[2] ), .DI0(\vga_portmap.col_9__N_31[1] ), 
    .D1(\vga_portmap.n3156 ), .C1(\vga_portmap.col[2]_2 ), 
    .D0(\vga_portmap.n2089 ), .C0(\vga_portmap.col[1]_2 ), 
    .LSR(\vga_portmap.col_0__N_50 ), .CLK(clk), .CIN0(\vga_portmap.n2089 ), 
    .CIN1(\vga_portmap.n3156 ), .Q0(\vga_portmap.col[1]_2 ), 
    .Q1(\vga_portmap.col[2]_2 ), .F0(\vga_portmap.col_9__N_31[1] ), 
    .F1(\vga_portmap.col_9__N_31[2] ), .COUT1(\vga_portmap.n2091 ), 
    .COUT0(\vga_portmap.n3156 ));
  vga_portmap_SLICE_8 \vga_portmap.SLICE_8 ( 
    .DI1(\vga_portmap.col_9__N_31[0] ), .D1(\vga_portmap.n3129 ), 
    .C1(\vga_portmap.col[0]_2 ), .B1(VCC_net), .LSR(\vga_portmap.col_0__N_50 ), 
    .CLK(clk), .CIN1(\vga_portmap.n3129 ), .Q1(\vga_portmap.col[0]_2 ), 
    .F1(\vga_portmap.col_9__N_31[0] ), .COUT1(\vga_portmap.n2089 ), 
    .COUT0(\vga_portmap.n3129 ));
  vga_portmap_SLICE_9 \vga_portmap.SLICE_9 ( .DI0(\vga_portmap.row_9__N_1[9] ), 
    .D1(\vga_portmap.n3150 ), .D0(\vga_portmap.n2086 ), .C0(\row[9] ), 
    .CE(\vga_portmap.col_0__N_50 ), .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_portmap.n2086 ), .CIN1(\vga_portmap.n3150 ), .Q0(\row[9] ), 
    .F0(\vga_portmap.row_9__N_1[9] ), .COUT0(\vga_portmap.n3150 ));
  vga_portmap_SLICE_10 \vga_portmap.SLICE_10 ( 
    .DI1(\vga_portmap.row_9__N_1[8] ), .DI0(\vga_portmap.row_9__N_1[7] ), 
    .D1(\vga_portmap.n3147 ), .C1(\row[8] ), .D0(\vga_portmap.n2084 ), 
    .C0(\row[7] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2084 ), 
    .CIN1(\vga_portmap.n3147 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\vga_portmap.row_9__N_1[7] ), .F1(\vga_portmap.row_9__N_1[8] ), 
    .COUT1(\vga_portmap.n2086 ), .COUT0(\vga_portmap.n3147 ));
  vga_portmap_SLICE_11 \vga_portmap.SLICE_11 ( 
    .DI1(\vga_portmap.row_9__N_1[6] ), .DI0(\vga_portmap.row_9__N_1[5] ), 
    .D1(\vga_portmap.n3144 ), .C1(\row[6] ), .D0(\vga_portmap.n2082 ), 
    .C0(\row[5] ), .CE(\vga_portmap.col_0__N_50 ), 
    .LSR(\vga_portmap.row_0__N_30 ), .CLK(clk), .CIN0(\vga_portmap.n2082 ), 
    .CIN1(\vga_portmap.n3144 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\vga_portmap.row_9__N_1[5] ), .F1(\vga_portmap.row_9__N_1[6] ), 
    .COUT1(\vga_portmap.n2084 ), .COUT0(\vga_portmap.n3144 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .D1(\clock_manager_portmap.n3195 ), .C1(\clock_manager_portmap.n7 ), 
    .D0(\clock_manager_portmap.n2068 ), .C0(\clock_manager_portmap.n8 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2068 ), 
    .CIN1(\clock_manager_portmap.n3195 ), .Q0(\clock_manager_portmap.n8 ), 
    .Q1(\clock_manager_portmap.n7 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[18] ), 
    .COUT1(\clock_manager_portmap.n2070 ), 
    .COUT0(\clock_manager_portmap.n3195 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .D1(\clock_manager_portmap.n3171 ), .C1(\clock_manager_portmap.n23 ), 
    .D0(\clock_manager_portmap.n2052 ), .C0(\clock_manager_portmap.n24 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2052 ), 
    .CIN1(\clock_manager_portmap.n3171 ), .Q0(\clock_manager_portmap.n24 ), 
    .Q1(\clock_manager_portmap.n23 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n2054 ), 
    .COUT0(\clock_manager_portmap.n3171 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .D1(\clock_manager_portmap.n3183 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n2060 ), .C0(\NEScount[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2060 ), .CIN1(\clock_manager_portmap.n3183 ), 
    .Q0(\NEScount[1] ), .Q1(\NEScount[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n2062 ), 
    .COUT0(\clock_manager_portmap.n3183 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .D1(\clock_manager_portmap.n3192 ), .C1(\clock_manager_portmap.n9 ), 
    .D0(\clock_manager_portmap.n2066 ), .C0(\NEScount[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2066 ), .CIN1(\clock_manager_portmap.n3192 ), 
    .Q0(\NEScount[7] ), .Q1(\clock_manager_portmap.n9 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[16] ), 
    .COUT1(\clock_manager_portmap.n2068 ), 
    .COUT0(\clock_manager_portmap.n3192 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .D1(\clock_manager_portmap.n3180 ), .C1(\NEScount[0] ), 
    .D0(\clock_manager_portmap.n2058 ), .C0(NESclk), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2058 ), .CIN1(\clock_manager_portmap.n3180 ), 
    .Q0(NESclk), .Q1(\NEScount[0] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n2060 ), 
    .COUT0(\clock_manager_portmap.n3180 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .D1(\clock_manager_portmap.n3177 ), .C1(\clock_manager_portmap.n19 ), 
    .D0(\clock_manager_portmap.n2056 ), .C0(\clock_manager_portmap.n20 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2056 ), 
    .CIN1(\clock_manager_portmap.n3177 ), .Q0(\clock_manager_portmap.n20 ), 
    .Q1(\clock_manager_portmap.n19 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n2058 ), 
    .COUT0(\clock_manager_portmap.n3177 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .D1(\clock_manager_portmap.n3189 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n2064 ), .C0(\NEScount[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2064 ), .CIN1(\clock_manager_portmap.n3189 ), 
    .Q0(\NEScount[5] ), .Q1(\NEScount[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n2066 ), 
    .COUT0(\clock_manager_portmap.n3189 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .D1(\clock_manager_portmap.n3123 ), .C1(\clock_manager_portmap.n25 ), 
    .B1(VCC_net), .CLK(clk), .CIN1(\clock_manager_portmap.n3123 ), 
    .Q1(\clock_manager_portmap.n25 ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n2052 ), 
    .COUT0(\clock_manager_portmap.n3123 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .D1(\clock_manager_portmap.n3186 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n2062 ), .C0(\NEScount[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n2062 ), .CIN1(\clock_manager_portmap.n3186 ), 
    .Q0(\NEScount[3] ), .Q1(\NEScount[4] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n2064 ), 
    .COUT0(\clock_manager_portmap.n3186 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .D1(\clock_manager_portmap.n3204 ), .C1(game_clock), 
    .D0(\clock_manager_portmap.n2074 ), .C0(\clock_manager_portmap.n2 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2074 ), 
    .CIN1(\clock_manager_portmap.n3204 ), .Q0(\clock_manager_portmap.n2 ), 
    .Q1(game_clock), .F0(\clock_manager_portmap.NEScount_7__N_51[23] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[24] ), 
    .COUT0(\clock_manager_portmap.n3204 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .D1(\clock_manager_portmap.n3201 ), .C1(\clock_manager_portmap.n3 ), 
    .D0(\clock_manager_portmap.n2072 ), .C0(\clock_manager_portmap.n4 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2072 ), 
    .CIN1(\clock_manager_portmap.n3201 ), .Q0(\clock_manager_portmap.n4 ), 
    .Q1(\clock_manager_portmap.n3 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[21] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[22] ), 
    .COUT1(\clock_manager_portmap.n2074 ), 
    .COUT0(\clock_manager_portmap.n3201 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .D1(\clock_manager_portmap.n3198 ), .C1(\clock_manager_portmap.n5 ), 
    .D0(\clock_manager_portmap.n2070 ), .C0(\clock_manager_portmap.n6 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2070 ), 
    .CIN1(\clock_manager_portmap.n3198 ), .Q0(\clock_manager_portmap.n6 ), 
    .Q1(\clock_manager_portmap.n5 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[19] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[20] ), 
    .COUT1(\clock_manager_portmap.n2072 ), 
    .COUT0(\clock_manager_portmap.n3198 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .D1(\clock_manager_portmap.n3174 ), .C1(\clock_manager_portmap.n21 ), 
    .D0(\clock_manager_portmap.n2054 ), .C0(\clock_manager_portmap.n22 ), 
    .CLK(clk), .CIN0(\clock_manager_portmap.n2054 ), 
    .CIN1(\clock_manager_portmap.n3174 ), .Q0(\clock_manager_portmap.n22 ), 
    .Q1(\clock_manager_portmap.n21 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_51[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n2056 ), 
    .COUT0(\clock_manager_portmap.n3174 ));
  pattern_gen_portmap_SLICE_25 \pattern_gen_portmap.SLICE_25 ( 
    .D1(\pattern_gen_portmap.n3132 ), .C1(\pattern_gen_portmap.n3 ), .B1(n143), 
    .CIN1(\pattern_gen_portmap.n3132 ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_144[0] ), 
    .COUT1(\pattern_gen_portmap.n2100 ), .COUT0(\pattern_gen_portmap.n3132 ));
  pattern_gen_portmap_SLICE_26 \pattern_gen_portmap.SLICE_26 ( 
    .D1(\pattern_gen_portmap.n3153 ), 
    .C1(\pattern_gen_portmap.frame_counter[2] ), 
    .D0(\pattern_gen_portmap.n2100 ), .C0(\pattern_gen_portmap.n2_adj_182 ), 
    .CIN0(\pattern_gen_portmap.n2100 ), .CIN1(\pattern_gen_portmap.n3153 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_144[1] ), 
    .F1(\pattern_gen_portmap.frame_counter_2__N_144[2] ), 
    .COUT0(\pattern_gen_portmap.n3153 ));
  nes_controller_portmap_SLICE_27 \nes_controller_portmap.SLICE_27 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_29 \nes_controller_portmap.SLICE_29 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_156 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_156 ));
  pattern_gen_portmap_SLICE_31 \pattern_gen_portmap.SLICE_31 ( 
    .DI1(\pattern_gen_portmap.rotate_delay_1__N_151 ), 
    .DI0(\pattern_gen_portmap.rotate_delay_2__N_150[0] ), 
    .D1(\pattern_gen_portmap.rotate_delay[1] ), 
    .C1(\pattern_gen_portmap.rotate_delay[0] ), 
    .B1(\pattern_gen_portmap.frame_counter[2] ), .A1(n143), 
    .D0(\pattern_gen_portmap.rotate_delay[0] ), 
    .C0(\pattern_gen_portmap.rotate_delay[1] ), 
    .B0(\pattern_gen_portmap.n144 ), .A0(\pattern_gen_portmap.n5_adj_181 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.rotate_delay[0] ), 
    .Q1(\pattern_gen_portmap.rotate_delay[1] ), 
    .F0(\pattern_gen_portmap.rotate_delay_2__N_150[0] ), 
    .F1(\pattern_gen_portmap.rotate_delay_1__N_151 ));
  pattern_gen_portmap_SLICE_32 \pattern_gen_portmap.SLICE_32 ( 
    .DI1(\pattern_gen_portmap.down_delay_1__N_154 ), 
    .DI0(\pattern_gen_portmap.down_delay_2__N_153[0] ), 
    .D1(\pattern_gen_portmap.down_delay[1] ), 
    .C1(\pattern_gen_portmap.down_delay[0] ), 
    .B1(\pattern_gen_portmap.frame_counter[2] ), .A1(n143), 
    .D0(\pattern_gen_portmap.n144 ), .C0(\pattern_gen_portmap.down_delay[1] ), 
    .B0(\pattern_gen_portmap.down_delay[0] ), .A0(\pattern_gen_portmap.n5 ), 
    .CLK(clk), .Q0(\pattern_gen_portmap.down_delay[0] ), 
    .Q1(\pattern_gen_portmap.down_delay[1] ), 
    .F0(\pattern_gen_portmap.down_delay_2__N_153[0] ), 
    .F1(\pattern_gen_portmap.down_delay_1__N_154 ));
  pattern_gen_portmap_SLICE_33 \pattern_gen_portmap.SLICE_33 ( 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_144[0].sig_011.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.frame_counter_2__N_144[0] ), 
    .CE(\pattern_gen_portmap.n144 ), .CLK(clk), .Q0(\pattern_gen_portmap.n3 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_144[0].sig_011.FeedThruLUT ));
  pattern_gen_portmap_SLICE_34 \pattern_gen_portmap.SLICE_34 ( 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_143.sig_013.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.frame_counter[2] ), .C0(n143), 
    .LSR(\pattern_gen_portmap.frame_counter_2__N_144[2] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.frame_counter[2] ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_143.sig_013.FeedThruLUT ));
  pattern_gen_portmap_SLICE_35 \pattern_gen_portmap.SLICE_35 ( 
    .DI0(\pattern_gen_portmap.frame_counter_2__N_144[1].sig_012.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.frame_counter_2__N_144[1] ), 
    .CE(\pattern_gen_portmap.n144 ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.n2_adj_182 ), 
    .F0(\pattern_gen_portmap.frame_counter_2__N_144[1].sig_012.FeedThruLUT ));
  pattern_gen_portmap_SLICE_38 \pattern_gen_portmap.SLICE_38 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y[1].sig_007.FeedThruLUT ), 
    .DI0(\pattern_gen_portmap.piece_loc_y[0].sig_003.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y[1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[0] ), .CLK(game_clock), 
    .Q0(\pattern_gen_portmap.piece_loc_y_3__N_59[0] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y_3__N_59[1] ), 
    .F0(\pattern_gen_portmap.piece_loc_y[0].sig_003.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.piece_loc_y[1].sig_007.FeedThruLUT ));
  pattern_gen_portmap_SLICE_42 \pattern_gen_portmap.SLICE_42 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_65[0]$n2 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_65[1]$n1 ), 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.n282[0] ), 
    .D0(\pattern_gen_portmap.piece_code[1] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), 
    .B0(\pattern_gen_portmap.n282[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_code[1] ), 
    .Q1(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[1]$n1 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[0]$n2 ));
  pattern_gen_portmap_SLICE_44 \pattern_gen_portmap.SLICE_44 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_63[0]$n4 ), 
    .DI0(\pattern_gen_portmap.piece_shape_15__N_63[1]$n3 ), 
    .D1(\pattern_gen_portmap.n232 ), 
    .C1(\pattern_gen_portmap.piece_rotation[0] ), 
    .D0(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n232 ), 
    .B0(\pattern_gen_portmap.piece_rotation[1] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_rotation[1] ), 
    .Q1(\pattern_gen_portmap.piece_rotation[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_63[1]$n3 ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_63[0]$n4 ));
  SLICE_45 SLICE_45( 
    .DI1(\pattern_gen_portmap.piece_loc_y[2].sig_006.FeedThruLUT ), 
    .DI0(\piece_loc_y[3].sig_004.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y[2] ), .D0(\piece_loc_y[3] ), 
    .CLK(game_clock), .Q0(\pattern_gen_portmap.piece_loc_y_3__N_59[3] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y_3__N_59[2] ), 
    .F0(\piece_loc_y[3].sig_004.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.piece_loc_y[2].sig_006.FeedThruLUT ));
  pattern_gen_portmap_SLICE_46 \pattern_gen_portmap.SLICE_46 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_010.FeedThruLUT ), 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_005.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y_3__N_59[1] ), 
    .D0(\pattern_gen_portmap.piece_loc_y_3__N_59[0] ), .CLK(clk), 
    .Q0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .Q1(\pattern_gen_portmap.piece_loc_y[1] ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_59[0].sig_005.FeedThruLUT ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_59[1].sig_010.FeedThruLUT ));
  pattern_gen_portmap_SLICE_49 \pattern_gen_portmap.SLICE_49 ( 
    .DI0(\pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_008.FeedThruLUT ), 
    .D0(\pattern_gen_portmap.piece_loc_y_3__N_59[3] ), .CLK(clk), 
    .Q0(\piece_loc_y[3] ), 
    .F0(\pattern_gen_portmap.piece_loc_y_3__N_59[3].sig_008.FeedThruLUT ));
  nes_controller_portmap_SLICE_53 \nes_controller_portmap.SLICE_53 ( 
    .D1(\pattern_gen_portmap.n2567 ), .C1(down_button), 
    .B1(\pattern_gen_portmap.down_delay[0] ), .A1(\pattern_gen_portmap.n144 ), 
    .D0(down_button), .C0(\nes_controller_portmap.shift_reg[2] ), 
    .B0(\nes_controller_portmap.down_button_N_176 ), .F0(down_button), 
    .F1(\pattern_gen_portmap.n282[0] ));
  nes_controller_portmap_SLICE_55 \nes_controller_portmap.SLICE_55 ( 
    .D1(\pattern_gen_portmap.n2569 ), .C1(rotate_out_c), 
    .B1(\pattern_gen_portmap.rotate_delay[0] ), 
    .A1(\pattern_gen_portmap.n144 ), .D0(rotate_out_c), 
    .C0(\nes_controller_portmap.shift_reg[3] ), 
    .B0(\nes_controller_portmap.down_button_N_176 ), .F0(rotate_out_c), 
    .F1(\pattern_gen_portmap.n232 ));
  pattern_gen_portmap_SLICE_57 \pattern_gen_portmap.SLICE_57 ( 
    .D1(\pattern_gen_portmap.piece_shape[12] ), 
    .C1(\pattern_gen_portmap.n2906 ), .B1(\col[5] ), 
    .A1(\pattern_gen_portmap.piece_shape[13] ), 
    .D0(\pattern_gen_portmap.piece_shape[14] ), .C0(\col[5] ), 
    .B0(\pattern_gen_portmap.piece_shape[15] ), .A0(\col[4] ), 
    .F0(\pattern_gen_portmap.n2906 ), .F1(\pattern_gen_portmap.n2909 ));
  pattern_gen_portmap_SLICE_59 \pattern_gen_portmap.SLICE_59 ( .D1(\row[5] ), 
    .C1(\row[6] ), .B1(\row[7] ), .D0(n103), .C0(\row[4] ), .B0(\col[4] ), 
    .F0(\pattern_gen_portmap.n8 ), .F1(n103));
  pattern_gen_portmap_SLICE_60 \pattern_gen_portmap.SLICE_60 ( 
    .D0(\pattern_gen_portmap.n8 ), .C0(n103), .B0(\col[6] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n2918 ));
  pattern_gen_portmap_SLICE_61 \pattern_gen_portmap.SLICE_61 ( 
    .D1(\pattern_gen_portmap.piece_shape[8] ), 
    .C1(\pattern_gen_portmap.n2912 ), .B1(\col[5] ), 
    .A1(\pattern_gen_portmap.piece_shape[9] ), 
    .D0(\pattern_gen_portmap.piece_shape[10] ), 
    .C0(\pattern_gen_portmap.piece_shape[11] ), .B0(\col[4] ), .A0(\col[5] ), 
    .F0(\pattern_gen_portmap.n2912 ), .F1(\pattern_gen_portmap.n2915 ));
  pattern_gen_portmap_SLICE_63 \pattern_gen_portmap.SLICE_63 ( 
    .D1(\pattern_gen_portmap.rgb_c_1_N_161 ), 
    .C1(\pattern_gen_portmap.rgb_c_0_N_167 ), .B1(rgb_c_1_N_160), 
    .A1(rgb_c_0_N_165), .D0(\row[9] ), 
    .C0(\pattern_gen_portmap.rgb_c_1_N_161 ), .B0(\row[8] ), 
    .F0(\pattern_gen_portmap.rgb_c_0_N_167 ), .F1(rgb_c_4));
  pattern_gen_portmap_SLICE_65 \pattern_gen_portmap.SLICE_65 ( 
    .D1(\pattern_gen_portmap.n2909 ), .C1(\pattern_gen_portmap.n1[2] ), 
    .A1(\pattern_gen_portmap.n2915 ), 
    .D0(\pattern_gen_portmap.piece_loc_y[0] ), .C0(\col[6] ), .B0(\row[4] ), 
    .A0(\col[5] ), .F0(\pattern_gen_portmap.n1[2] ), .F1(n2677));
  pattern_gen_portmap_SLICE_66 \pattern_gen_portmap.SLICE_66 ( 
    .D1(\pattern_gen_portmap.n2683 ), .C1(\pattern_gen_portmap.n2682 ), 
    .B1(\pattern_gen_portmap.n1[2] ), .A1(\col[5] ), 
    .D0(\pattern_gen_portmap.piece_shape[5] ), 
    .C0(\pattern_gen_portmap.piece_shape[4] ), .B0(\col[4] ), 
    .F0(\pattern_gen_portmap.n2682 ), .F1(\pattern_gen_portmap.n2900 ));
  vga_portmap_SLICE_67 \vga_portmap.SLICE_67 ( .D1(\vga_portmap.n8 ), 
    .C1(\vga_portmap.n12 ), .B1(\vga_portmap.col_0__N_50 ), 
    .A1(\vga_portmap.row[3] ), .D0(\vga_portmap.row[2] ), 
    .C0(\vga_portmap.row[0] ), .B0(\row[8] ), .A0(\vga_portmap.n1129 ), 
    .F0(\vga_portmap.n12 ), .F1(\vga_portmap.row_0__N_30 ));
  vga_portmap_SLICE_68 \vga_portmap.SLICE_68 ( .D1(\vga_portmap.row[2] ), 
    .C1(\vga_portmap.n1129 ), .B1(\vga_portmap.row[3] ), 
    .A1(\vga_portmap.row[0] ), .D0(\vga_portmap.row[1] ), .C0(\row[4] ), 
    .F0(\vga_portmap.n1129 ), .F1(\vga_portmap.n1643 ));
  vga_portmap_SLICE_70 \vga_portmap.SLICE_70 ( .D1(\col[7] ), .C1(\row[9] ), 
    .D0(\row[9] ), .C0(\row[6] ), .B0(\row[7] ), .A0(\row[5] ), 
    .F0(\vga_portmap.n8 ), .F1(\vga_portmap.n2555 ));
  vga_portmap_SLICE_71 \vga_portmap.SLICE_71 ( .D1(\vga_portmap.n2451 ), 
    .C1(n951), .B1(\col[7] ), .A1(\col[8] ), .D0(\vga_portmap.n56 ), 
    .C0(\col[7] ), .B0(\col[8] ), .A0(\col[5] ), 
    .F0(\vga_portmap.col_0__N_50 ), .F1(\vga_portmap.n1675 ));
  vga_portmap_SLICE_72 \vga_portmap.SLICE_72 ( .D1(\col[5] ), 
    .C1(\vga_portmap.n56 ), .B1(\col[7] ), .A1(\row[9] ), .D0(\col[6] ), 
    .C0(\vga_portmap.n2451 ), .B0(\col[9] ), .F0(\vga_portmap.n56 ), 
    .F1(\vga_portmap.n12_adj_184 ));
  vga_portmap_SLICE_74 \vga_portmap.SLICE_74 ( 
    .D1(\pattern_gen_portmap.rgb_c_1_N_161 ), .C1(rgb_c_1_N_160), 
    .D0(\vga_portmap.n9 ), .C0(\vga_portmap.n2559 ), .B0(\vga_portmap.n11 ), 
    .A0(\vga_portmap.n2555 ), .F0(rgb_c_1_N_160), 
    .F1(\pattern_gen_portmap.rgb_c_0_N_166 ));
  vga_portmap_SLICE_75 \vga_portmap.SLICE_75 ( .D1(\vga_portmap.n1643 ), 
    .C1(\vga_portmap.n75 ), .B1(\row[8] ), .A1(n1133), .D0(\col[6] ), 
    .C0(\col[5] ), .F0(\vga_portmap.n75 ), .F1(\vga_portmap.n2559 ));
  pattern_gen_portmap_SLICE_76 \pattern_gen_portmap.SLICE_76 ( .D1(\row[5] ), 
    .C1(\row[6] ), .B1(\row[7] ), .A1(\row[8] ), .D0(\row[6] ), .C0(\row[5] ), 
    .A0(\row[7] ), .F0(n1133), .F1(vsync_c_N_171));
  vga_portmap_SLICE_77 \vga_portmap.SLICE_77 ( .D1(n2677), .C1(n2311), 
    .B1(n2903), .A1(n34), .D0(\col[6] ), .C0(\pattern_gen_portmap.n12 ), 
    .B0(\col[7] ), .A0(\col[5] ), .F0(n2311), .F1(\vga_portmap.n11 ));
  vga_portmap_SLICE_79 \vga_portmap.SLICE_79 ( .D0(\piece_loc_y[3] ), .C0(n6), 
    .B0(n951), .A0(\row[7] ), .F0(\vga_portmap.n9 ));
  pattern_gen_portmap_SLICE_80 \pattern_gen_portmap.SLICE_80 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[2] ), .C1(\pattern_gen_portmap.n4 ), 
    .B1(\row[6] ), .D0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), .B0(\row[5] ), .A0(\row[4] ), 
    .F0(\pattern_gen_portmap.n4 ), .F1(n6));
  vga_portmap_SLICE_81 \vga_portmap.SLICE_81 ( .D1(\vga_portmap.col[2]_2 ), 
    .C1(\vga_portmap.n6_adj_183 ), .B1(\vga_portmap.col[3]_2 ), 
    .A1(\vga_portmap.col[0]_2 ), .D0(\vga_portmap.col[1]_2 ), .C0(\col[4] ), 
    .F0(\vga_portmap.n6_adj_183 ), .F1(\vga_portmap.n2451 ));
  vga_portmap_SLICE_84 \vga_portmap.SLICE_84 ( .D1(\vga_portmap.n1675 ), 
    .C1(\vga_portmap.n1649 ), .B1(\col[9] ), .A1(\row[9] ), .D0(vsync_c_N_171), 
    .C0(\vga_portmap.n1643 ), .F0(\vga_portmap.n1649 ), .F1(rgb_c_0_N_165));
  vga_portmap_SLICE_86 \vga_portmap.SLICE_86 ( 
    .D1(\pattern_gen_portmap.frame_counter[2] ), .C1(n143), .D0(\col[8] ), 
    .C0(\vga_portmap.n12_adj_184 ), .B0(\vga_portmap.n1643 ), 
    .A0(vsync_c_N_171), .F0(n143), .F1(\pattern_gen_portmap.n144 ));
  vga_portmap_SLICE_88 \vga_portmap.SLICE_88 ( .D1(\col[9] ), .C1(n951), 
    .B1(\col[7] ), .A1(\col[8] ), .D0(\col[5] ), .C0(\col[6] ), .F0(n951), 
    .F1(\pattern_gen_portmap.rgb_c_1_N_161 ));
  pattern_gen_portmap_SLICE_90 \pattern_gen_portmap.SLICE_90 ( 
    .D0(\pattern_gen_portmap.rgb_c_0_N_167 ), 
    .C0(\pattern_gen_portmap.rgb_c_0_N_166 ), 
    .B0(\pattern_gen_portmap.rgb_c_0_N_164 ), .A0(rgb_c_0_N_165), .F0(rgb_c_0));
  vga_portmap_SLICE_91 \vga_portmap.SLICE_91 ( .D1(\col[9] ), 
    .C1(\vga_portmap.hsync_c_N_168 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\col[5] ), .C0(\col[6] ), .B0(\col[4] ), 
    .F0(\vga_portmap.hsync_c_N_168 ), .F1(hsync_c));
  vga_portmap_SLICE_93 \vga_portmap.SLICE_93 ( .D1(\vga_portmap.row[1] ), 
    .C1(\vga_portmap.row[3] ), .B1(\vga_portmap.row[2] ), .A1(\row[4] ), 
    .D0(\vga_portmap.row[2] ), .B0(\vga_portmap.row[3] ), 
    .F0(\vga_portmap.n8_adj_185 ), .F1(\vga_portmap.vsync_c_N_169 ));
  vga_portmap_SLICE_94 \vga_portmap.SLICE_94 ( 
    .D1(\vga_portmap.vsync_c_N_169 ), .C1(\vga_portmap.vsync_c_N_170 ), 
    .B1(vsync_c_N_171), .A1(\row[9] ), .D0(\row[4] ), 
    .C0(\vga_portmap.n8_adj_185 ), .B0(\row[8] ), .A0(n103), 
    .F0(\vga_portmap.vsync_c_N_170 ), .F1(vsync_c));
  nes_controller_portmap_SLICE_97 \nes_controller_portmap.SLICE_97 ( 
    .D1(\NEScount[1] ), .C1(\nes_controller_portmap.ctrlr_clk_c_N_174 ), 
    .D0(\NEScount[7] ), .C0(\NEScount[6] ), .B0(\NEScount[5] ), 
    .A0(\NEScount[4] ), .F0(\nes_controller_portmap.ctrlr_clk_c_N_174 ), 
    .F1(\nes_controller_portmap.n6 ));
  nes_controller_portmap_SLICE_99 \nes_controller_portmap.SLICE_99 ( 
    .D0(\NEScount[7] ), .B0(\NEScount[2] ), 
    .F0(\nes_controller_portmap.ctrlr_latch_c_N_173 ));
  nes_controller_portmap_SLICE_100 \nes_controller_portmap.SLICE_100 ( 
    .D1(\nes_controller_portmap.ctrlr_latch_c_N_173 ), 
    .C1(\nes_controller_portmap.ctrlr_latch_c_N_172 ), .B1(\NEScount[6] ), 
    .A1(\NEScount[3] ), .D0(\NEScount[5] ), .C0(\NEScount[4] ), 
    .B0(\NEScount[0] ), .A0(\NEScount[1] ), 
    .F0(\nes_controller_portmap.ctrlr_latch_c_N_172 ), .F1(ctrlr_latch_c));
  pattern_gen_portmap_SLICE_101 \pattern_gen_portmap.SLICE_101 ( 
    .D1(\pattern_gen_portmap.rgb_c_1_N_161 ), 
    .C1(\pattern_gen_portmap.rgb_c_1_N_162 ), .B1(rgb_c_1_N_160), 
    .A1(rgb_c_0_N_165), .D0(\row[9] ), .B0(\row[8] ), 
    .F0(\pattern_gen_portmap.rgb_c_1_N_162 ), .F1(rgb_c_1));
  pattern_gen_portmap_SLICE_103 \pattern_gen_portmap.SLICE_103 ( 
    .D1(\pattern_gen_portmap.piece_loc_y[1] ), .C1(\pattern_gen_portmap.n10 ), 
    .B1(\row[5] ), .D0(\pattern_gen_portmap.piece_loc_y[0] ), .C0(\col[5] ), 
    .B0(\col[6] ), .A0(\row[4] ), .F0(\pattern_gen_portmap.n10 ), 
    .F1(\pattern_gen_portmap.n12 ));
  pattern_gen_portmap_SLICE_105 \pattern_gen_portmap.SLICE_105 ( 
    .D1(\pattern_gen_portmap.n310[2] ), .C1(\pattern_gen_portmap.n1689 ), 
    .B1(\row[6] ), .D0(\pattern_gen_portmap.piece_loc_y[0] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), .B0(\row[5] ), .A0(\row[4] ), 
    .F0(\pattern_gen_portmap.n1689 ), .F1(\pattern_gen_portmap.n6_c ));
  pattern_gen_portmap_SLICE_107 \pattern_gen_portmap.SLICE_107 ( 
    .D1(\pattern_gen_portmap.n6_c ), .C1(\pattern_gen_portmap.n492 ), 
    .B1(\piece_loc_y[3] ), .A1(\row[7] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[0] ), .F0(\pattern_gen_portmap.n492 ), 
    .F1(n34));
  pattern_gen_portmap_SLICE_111 \pattern_gen_portmap.SLICE_111 ( .D1(\col[7] ), 
    .C1(\pattern_gen_portmap.n2921 ), .B1(\pattern_gen_portmap.n8 ), .A1(n951), 
    .D0(\pattern_gen_portmap.n2918 ), .C0(\pattern_gen_portmap.n2687 ), 
    .B0(\pattern_gen_portmap.n2 ), .A0(\col[6] ), 
    .F0(\pattern_gen_portmap.n2921 ), .F1(\pattern_gen_portmap.rgb_c_0_N_164 ));
  pattern_gen_portmap_SLICE_113 \pattern_gen_portmap.SLICE_113 ( 
    .D1(\pattern_gen_portmap.piece_shape[7] ), 
    .C1(\pattern_gen_portmap.piece_shape[6] ), .A1(\col[4] ), 
    .D0(\pattern_gen_portmap.piece_shape[0] ), 
    .C0(\pattern_gen_portmap.piece_shape[1] ), .B0(\col[4] ), 
    .F0(\pattern_gen_portmap.n2667 ), .F1(\pattern_gen_portmap.n2683 ));
  pattern_gen_portmap_SLICE_114 \pattern_gen_portmap.SLICE_114 ( 
    .D1(\pattern_gen_portmap.n1[2] ), .C1(\pattern_gen_portmap.n2668 ), 
    .B1(\pattern_gen_portmap.n2667 ), .A1(\pattern_gen_portmap.n2900 ), 
    .D0(\pattern_gen_portmap.piece_shape[3] ), 
    .C0(\pattern_gen_portmap.piece_shape[2] ), .B0(\col[4] ), 
    .F0(\pattern_gen_portmap.n2668 ), .F1(n2903));
  pattern_gen_portmap_SLICE_115 \pattern_gen_portmap.SLICE_115 ( .D1(\row[7] ), 
    .C1(\pattern_gen_portmap.n921 ), .D0(\row[6] ), .C0(\row[5] ), 
    .B0(\col[4] ), .A0(\row[4] ), .F0(\pattern_gen_portmap.n921 ), 
    .F1(\pattern_gen_portmap.n2687 ));
  pattern_gen_portmap_SLICE_117 \pattern_gen_portmap.SLICE_117 ( .D1(\row[4] ), 
    .C1(\pattern_gen_portmap.n965 ), .B1(\col[4] ), .A1(n103), .C0(\row[7] ), 
    .B0(\row[6] ), .F0(\pattern_gen_portmap.n965 ), 
    .F1(\pattern_gen_portmap.n2 ));
  pattern_gen_portmap_SLICE_119 \pattern_gen_portmap.SLICE_119 ( 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.piece_code[1] ), 
    .A1(\pattern_gen_portmap.n282[0] ), 
    .D0(\pattern_gen_portmap.piece_code[2] ), 
    .C0(\pattern_gen_portmap.n282[0] ), 
    .B0(\pattern_gen_portmap.piece_code[1] ), 
    .A0(\pattern_gen_portmap.piece_code[0] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[2] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[1] ));
  pattern_gen_portmap_SLICE_122 \pattern_gen_portmap.SLICE_122 ( 
    .DI1(\pattern_gen_portmap.down_delay_2__N_153[2] ), 
    .D1(\pattern_gen_portmap.down_delay[1] ), .C1(\pattern_gen_portmap.n144 ), 
    .B1(\pattern_gen_portmap.down_delay[2] ), 
    .A1(\pattern_gen_portmap.down_delay[0] ), 
    .C0(\pattern_gen_portmap.down_delay[1] ), 
    .A0(\pattern_gen_portmap.down_delay[2] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.down_delay[2] ), .F0(\pattern_gen_portmap.n2567 ), 
    .F1(\pattern_gen_portmap.down_delay_2__N_153[2] ));
  pattern_gen_portmap_SLICE_125 \pattern_gen_portmap.SLICE_125 ( 
    .D0(\pattern_gen_portmap.rotate_delay[2] ), .C0(rotate_out_c), 
    .F0(\pattern_gen_portmap.n5_adj_181 ));
  nes_controller_portmap_SLICE_126 \nes_controller_portmap.SLICE_126 ( 
    .D1(NESclk), .C1(\NEScount[3] ), 
    .B1(\nes_controller_portmap.ctrlr_clk_c_N_174 ), .D0(\NEScount[3] ), 
    .C0(\nes_controller_portmap.n6 ), .B0(\NEScount[2] ), .A0(\NEScount[0] ), 
    .F0(\nes_controller_portmap.down_button_N_176 ), .F1(ctrlr_clk_c));
  pattern_gen_portmap_SLICE_127 \pattern_gen_portmap.SLICE_127 ( 
    .D1(\pattern_gen_portmap.n232 ), 
    .C1(\pattern_gen_portmap.piece_rotation[0] ), 
    .A1(\pattern_gen_portmap.piece_rotation[1] ), 
    .D0(\pattern_gen_portmap.piece_rotation[0] ), 
    .C0(\pattern_gen_portmap.n232 ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_63[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_63[1] ));
  pattern_gen_portmap_SLICE_128 \pattern_gen_portmap.SLICE_128 ( 
    .DI1(\pattern_gen_portmap.rotate_delay_2__N_150[2] ), 
    .D1(\pattern_gen_portmap.rotate_delay[1] ), 
    .C1(\pattern_gen_portmap.rotate_delay[2] ), 
    .B1(\pattern_gen_portmap.rotate_delay[0] ), 
    .A1(\pattern_gen_portmap.n144 ), 
    .D0(\pattern_gen_portmap.rotate_delay[2] ), 
    .C0(\pattern_gen_portmap.rotate_delay[1] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.rotate_delay[2] ), 
    .F0(\pattern_gen_portmap.n2569 ), 
    .F1(\pattern_gen_portmap.rotate_delay_2__N_150[2] ));
  SLICE_131 SLICE_131( .F0(VCC_net));
  pattern_gen_portmap_SLICE_132 \pattern_gen_portmap.SLICE_132 ( 
    .D0(down_button), .C0(\pattern_gen_portmap.down_delay[2] ), 
    .F0(\pattern_gen_portmap.n5 ));
  pattern_gen_portmap_SLICE_134 \pattern_gen_portmap.SLICE_134 ( 
    .DI1(\pattern_gen_portmap.piece_shape_15__N_65[2]$n0 ), 
    .D1(\pattern_gen_portmap.piece_code[0] ), 
    .C1(\pattern_gen_portmap.piece_code[2] ), 
    .B1(\pattern_gen_portmap.n282[0] ), 
    .A1(\pattern_gen_portmap.piece_code[1] ), 
    .D0(\pattern_gen_portmap.n282[0] ), 
    .C0(\pattern_gen_portmap.piece_code[0] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.piece_code[2] ), 
    .F0(\pattern_gen_portmap.piece_shape_15__N_65[0] ), 
    .F1(\pattern_gen_portmap.piece_shape_15__N_65[2]$n0 ));
  pattern_gen_portmap_SLICE_141 \pattern_gen_portmap.SLICE_141 ( 
    .DI1(\pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_009.FeedThruLUT ), 
    .D1(\pattern_gen_portmap.piece_loc_y_3__N_59[2] ), 
    .D0(\pattern_gen_portmap.piece_loc_y[2] ), 
    .C0(\pattern_gen_portmap.piece_loc_y[1] ), 
    .B0(\pattern_gen_portmap.piece_loc_y[0] ), .CLK(clk), 
    .Q1(\pattern_gen_portmap.piece_loc_y[2] ), 
    .F0(\pattern_gen_portmap.n310[2] ), 
    .F1(\pattern_gen_portmap.piece_loc_y_3__N_59[2].sig_009.FeedThruLUT ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  pattern_gen_portmap_piece_device_piece_shape_15__I_0 
    \pattern_gen_portmap.piece_device.piece_shape_15__I_0 ( 
    .RADDR4(\pattern_gen_portmap.piece_shape_15__N_65[2] ), 
    .RADDR3(\pattern_gen_portmap.piece_shape_15__N_65[1] ), 
    .RADDR2(\pattern_gen_portmap.piece_shape_15__N_65[0] ), 
    .RADDR1(\pattern_gen_portmap.piece_shape_15__N_63[1] ), 
    .RADDR0(\pattern_gen_portmap.piece_shape_15__N_63[0] ), .RCLKE(VCC_net), 
    .RCLK(clk), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\pattern_gen_portmap.piece_shape[15] ), 
    .RDATA14(\pattern_gen_portmap.piece_shape[14] ), 
    .RDATA13(\pattern_gen_portmap.piece_shape[13] ), 
    .RDATA12(\pattern_gen_portmap.piece_shape[12] ), 
    .RDATA11(\pattern_gen_portmap.piece_shape[11] ), 
    .RDATA10(\pattern_gen_portmap.piece_shape[10] ), 
    .RDATA9(\pattern_gen_portmap.piece_shape[9] ), 
    .RDATA8(\pattern_gen_portmap.piece_shape[8] ), 
    .RDATA7(\pattern_gen_portmap.piece_shape[7] ), 
    .RDATA6(\pattern_gen_portmap.piece_shape[6] ), 
    .RDATA5(\pattern_gen_portmap.piece_shape[5] ), 
    .RDATA4(\pattern_gen_portmap.piece_shape[4] ), 
    .RDATA3(\pattern_gen_portmap.piece_shape[3] ), 
    .RDATA2(\pattern_gen_portmap.piece_shape[2] ), 
    .RDATA1(\pattern_gen_portmap.piece_shape[1] ), 
    .RDATA0(\pattern_gen_portmap.piece_shape[0] ));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_0), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_4), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_4), .rgb5(rgb[5]));
endmodule

module vga_portmap_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_portmap_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_2 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module vga_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_5 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_8 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_portmap/col_temp_134_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_portmap/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_9 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_portmap_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_portmap/row_temp_135_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_portmap/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_portmap/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i18 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i17 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_25 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_19 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i24 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i21 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/counter_130_158_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/counter_130_158__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/counter_130_158__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_25 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_portmap/frame_counter_133_164_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_portmap/frame_counter_133_164_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_controller_portmap_SLICE_27 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_controller_portmap.SLICE_27_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_27_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_29 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_29_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_31 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \pattern_gen_portmap/i2119_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40004 \pattern_gen_portmap/i1601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/rotate_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \pattern_gen_portmap/i2113_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40006 \pattern_gen_portmap/i1622_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/down_delay_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_33 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 \pattern_gen_portmap.SLICE_33_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/frame_counter_133_164__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_34 ( input DI0, D0, C0, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40007 \pattern_gen_portmap.frame_counter_2__N_143.013.FeedThruLUT ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20008 \pattern_gen_portmap/frame_counter_2__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20008 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pattern_gen_portmap_SLICE_35 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 \pattern_gen_portmap.SLICE_35_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/frame_counter_133_164__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_38 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \pattern_gen_portmap.SLICE_38_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \pattern_gen_portmap.SLICE_38_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \pattern_gen_portmap.SLICE_42_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \pattern_gen_portmap.SLICE_42_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_33 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_32 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40011 \pattern_gen_portmap.SLICE_44_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \pattern_gen_portmap.SLICE_44_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_30 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_45 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_45_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_45_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_2_i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_46 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \pattern_gen_portmap.SLICE_46_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \pattern_gen_portmap.SLICE_46_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_27 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_28 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_49 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40001 \pattern_gen_portmap.SLICE_49_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_controller_portmap_SLICE_53 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40013 \pattern_gen_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40014 \nes_controller_portmap/down_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_55 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40013 \pattern_gen_portmap/i3_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40014 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40015 \pattern_gen_portmap/n2906_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40016 \pattern_gen_portmap/n5_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xE545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_59 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40017 \pattern_gen_portmap/i2117_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \pattern_gen_portmap/i2008_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_60 ( input D0, C0, B0, A0, output F0 );

  lut40019 \pattern_gen_portmap/col[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40015 \pattern_gen_portmap/n2912_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40020 \pattern_gen_portmap/n5_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xB931") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40021 \pattern_gen_portmap/rgb_c_4_I_0_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40022 \pattern_gen_portmap/i1273_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0545") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_65 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40023 \pattern_gen_portmap/i2097_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \pattern_gen_portmap/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40025 \pattern_gen_portmap/col[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \pattern_gen_portmap/i2102_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_67 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40027 \vga_portmap/i806_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \vga_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_68 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40029 \vga_portmap/i1251_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \vga_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_70 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \vga_portmap/i2005_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \vga_portmap/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \vga_portmap/i1283_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \vga_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_72 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \vga_portmap/i5_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \vga_portmap/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_74 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \pattern_gen_portmap/i1_2_lut_adj_41 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \vga_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_75 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40039 \vga_portmap/i2009_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \vga_portmap/i94_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_76 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40040 \pattern_gen_portmap/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40041 \pattern_gen_portmap/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40042 \vga_portmap/i3_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \pattern_gen_portmap/i6_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_79 ( input D0, C0, B0, A0, output F0 );

  lut40044 \vga_portmap/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x80C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_80 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40045 \pattern_gen_portmap/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \pattern_gen_portmap/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_81 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga_portmap/i1_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \vga_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_84 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40048 \vga_portmap/i1_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \vga_portmap/i1257_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_86 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40049 \pattern_gen_portmap/i2196_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \vga_portmap/i2184_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_88 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40051 \pattern_gen_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \vga_portmap/i1_2_lut_adj_46 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_90 ( input D0, C0, B0, A0, output F0 );

  lut40053 \pattern_gen_portmap/rgb_c_0_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40054 \vga_portmap/col_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \vga_portmap/i28_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_93 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \vga_portmap/i1289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \vga_portmap/i188_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_portmap_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40058 \vga_portmap/row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \vga_portmap/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_97 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40060 \nes_controller_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \nes_controller_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_99 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40062 \nes_controller_portmap/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40063 \nes_controller_portmap/NEScount_3__I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \nes_controller_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_101 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40065 \pattern_gen_portmap/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \pattern_gen_portmap/i1265_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x0045") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_103 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40067 \pattern_gen_portmap/i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \pattern_gen_portmap/i3_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x28BE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_105 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40069 \pattern_gen_portmap/LessThan_7_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \pattern_gen_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x8EC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40071 \pattern_gen_portmap/i527_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \pattern_gen_portmap/i267_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40073 \pattern_gen_portmap/Mux_31_i15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40074 \pattern_gen_portmap/n2918_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_113 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40075 \pattern_gen_portmap/i2103_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \pattern_gen_portmap/i2087_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40076 \pattern_gen_portmap/n2900_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40026 \pattern_gen_portmap/i2088_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_115 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40077 \pattern_gen_portmap/i2120_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \pattern_gen_portmap/i553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xB300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_117 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40079 \pattern_gen_portmap/Mux_31_i2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40080 \pattern_gen_portmap/i597_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_119 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \pattern_gen_portmap/i235_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \pattern_gen_portmap/i242_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_122 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40083 \pattern_gen_portmap/i1637_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40084 \pattern_gen_portmap/i2017_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xC6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_125 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40030 \pattern_gen_portmap/i1_2_lut_adj_39 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_controller_portmap_SLICE_126 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40085 \nes_controller_portmap/ctrlr_clk_c_I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \nes_controller_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_127 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40087 \pattern_gen_portmap/mux_51_i2_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \pattern_gen_portmap/i546_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_128 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40089 \pattern_gen_portmap/i1616_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40030 \pattern_gen_portmap/i2019_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xB4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( output F0 );
  wire   GNDI;

  lut40090 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_132 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40052 \pattern_gen_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_portmap_SLICE_134 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40091 \pattern_gen_portmap.SLICE_134_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \pattern_gen_portmap/i227_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_portmap/piece_shape_15__I_31 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_portmap_SLICE_141 ( input DI1, D1, D0, C0, B0, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \pattern_gen_portmap.SLICE_141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \pattern_gen_portmap/i265_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_portmap/piece_loc_y_3__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module pattern_gen_portmap_piece_device_piece_shape_15__I_0 ( input RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, 
    RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, 
    RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \pattern_gen_portmap/piece_device/piece_shape_15__I_0 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule
