#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x556e7a573d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x556e7a49af80 .enum2/s (32)
   "OP" 0,
   "OPIMM" 1,
   "BRANCH" 2,
   "LUI" 3,
   "JAL" 4,
   "JALR" 5,
   "LOAD" 6,
   "STORE" 7,
   "AUIPC" 8,
   "NOP" 9
 ;
enum0x556e7a49b180 .enum2/s (32)
   "Add" 0,
   "Sub" 1,
   "And" 2,
   "Or" 3,
   "Xor" 4,
   "Slt" 5,
   "Sltu" 6,
   "Sll" 7,
   "Srl" 8,
   "Sra" 9,
   "NoAlu" 10
 ;
enum0x556e7a51a160 .enum2/s (32)
   "Eq" 0,
   "Neq" 1,
   "Lt" 2,
   "Ltu" 3,
   "Ge" 4,
   "Geu" 5,
   "Dbr" 6
 ;
S_0x556e7a5a22f0 .scope module, "processor_tb" "processor_tb" 3 4;
 .timescale -9 -12;
v0x556e7a5c0e90_0 .net "addr_out", 31 0, L_0x556e7a5df020;  1 drivers
v0x556e7a5c0fa0_0 .var "clk_in", 0 0;
v0x556e7a5c1040_0 .net/s "data_out", 31 0, L_0x556e7a5def60;  1 drivers
v0x556e7a5c1140_0 .var "instruction", 31 0;
v0x556e7a5c11e0_0 .net "nextPc_out", 31 0, L_0x556e7a5df090;  1 drivers
v0x556e7a5c12f0_0 .var "rst_in", 0 0;
S_0x556e7a590be0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 38, 3 38 0, S_0x556e7a5a22f0;
 .timescale -9 -12;
v0x556e7a5787d0_0 .var/2s "i", 31 0;
S_0x556e7a590fe0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 58, 3 58 0, S_0x556e7a5a22f0;
 .timescale -9 -12;
v0x556e7a59c820_0 .var/2s "i", 31 0;
S_0x556e7a593ca0 .scope module, "uut" "processor" 3 13, 4 11 0, S_0x556e7a5a22f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 32 "data_out";
    .port_info 3 /OUTPUT 32 "addr_out";
    .port_info 4 /OUTPUT 32 "nextPc_out";
    .port_info 5 /OUTPUT 32 "registers_out";
P_0x556e7a4c0a10 .param/l "COUNTER_SIZE" 1 4 21, +C4<00000000000000000000000000000011>;
P_0x556e7a4c0a50 .param/l "INSTRUCTION_LOAD_PERIOD" 0 4 20, +C4<00000000000000000000000000000101>;
L_0x556e7a5de440 .functor BUFZ 5, v0x556e7a5b8340_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556e7a5de5f0 .functor AND 1, L_0x556e7a5de6b0, L_0x556e7a5de960, C4<1>, C4<1>;
L_0x556e7a5dee00 .functor AND 1, L_0x556e7a5de5f0, L_0x556e7a5decc0, C4<1>, C4<1>;
L_0x556e7a5def60 .functor BUFZ 32, v0x556e7a5ba820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5df020 .functor BUFZ 32, L_0x556e7a5dd6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5df090 .functor BUFZ 32, v0x556e7a5baac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5bdf50_0 .net *"_ivl_14", 31 0, L_0x556e7a5dda80;  1 drivers
L_0x7f987d2411c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be050_0 .net *"_ivl_17", 27 0, L_0x7f987d2411c8;  1 drivers
L_0x7f987d241210 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be130_0 .net/2u *"_ivl_18", 31 0, L_0x7f987d241210;  1 drivers
v0x556e7a5be1f0_0 .net *"_ivl_20", 0 0, L_0x556e7a5ddbb0;  1 drivers
L_0x7f987d241258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be2b0_0 .net/2s *"_ivl_22", 1 0, L_0x7f987d241258;  1 drivers
L_0x7f987d2412a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be390_0 .net/2s *"_ivl_24", 1 0, L_0x7f987d2412a0;  1 drivers
v0x556e7a5be470_0 .net *"_ivl_26", 1 0, L_0x556e7a5ddda0;  1 drivers
v0x556e7a5be550_0 .net *"_ivl_34", 31 0, L_0x556e7a5de0c0;  1 drivers
L_0x7f987d241378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be630_0 .net *"_ivl_37", 27 0, L_0x7f987d241378;  1 drivers
L_0x7f987d2413c0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x556e7a5be7a0_0 .net/2u *"_ivl_38", 31 0, L_0x7f987d2413c0;  1 drivers
v0x556e7a5be880_0 .net *"_ivl_40", 0 0, L_0x556e7a5de1b0;  1 drivers
v0x556e7a5be940_0 .net *"_ivl_46", 31 0, L_0x556e7a5de550;  1 drivers
L_0x7f987d241408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bea20_0 .net *"_ivl_49", 27 0, L_0x7f987d241408;  1 drivers
L_0x7f987d241450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556e7a5beb00_0 .net/2u *"_ivl_50", 31 0, L_0x7f987d241450;  1 drivers
v0x556e7a5bebe0_0 .net *"_ivl_52", 0 0, L_0x556e7a5de6b0;  1 drivers
v0x556e7a5beca0_0 .net *"_ivl_54", 31 0, L_0x556e7a5de7f0;  1 drivers
L_0x7f987d241498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bed80_0 .net *"_ivl_57", 27 0, L_0x7f987d241498;  1 drivers
L_0x7f987d2414e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bef70_0 .net/2u *"_ivl_58", 31 0, L_0x7f987d2414e0;  1 drivers
v0x556e7a5bf050_0 .net *"_ivl_60", 0 0, L_0x556e7a5de960;  1 drivers
v0x556e7a5bf110_0 .net *"_ivl_63", 0 0, L_0x556e7a5de5f0;  1 drivers
v0x556e7a5bf1d0_0 .net *"_ivl_64", 31 0, L_0x556e7a5deb40;  1 drivers
L_0x7f987d241528 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bf2b0_0 .net *"_ivl_67", 26 0, L_0x7f987d241528;  1 drivers
L_0x7f987d241570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bf390_0 .net/2u *"_ivl_68", 31 0, L_0x7f987d241570;  1 drivers
v0x556e7a5bf470_0 .net *"_ivl_70", 0 0, L_0x556e7a5decc0;  1 drivers
v0x556e7a5bf530_0 .net "addr", 31 0, L_0x556e7a5dd6e0;  1 drivers
v0x556e7a5bf5f0_0 .net "addr_out", 31 0, L_0x556e7a5df020;  alias, 1 drivers
v0x556e7a5bf6b0_0 .net "aluFunc", 3 0, v0x556e7a5b7810_0;  1 drivers
v0x556e7a5bf770_0 .net "brFunc", 2 0, v0x556e7a5b7910_0;  1 drivers
v0x556e7a5bf830_0 .net "clk_100mhz", 0 0, v0x556e7a5c0fa0_0;  1 drivers
v0x556e7a5bf8d0_0 .net/s "data_out", 31 0, L_0x556e7a5def60;  alias, 1 drivers
v0x556e7a5bf9b0_0 .net "effective_mem_addr", 11 0, L_0x556e7a5dd9b0;  1 drivers
v0x556e7a5bfaa0_0 .net "effective_pc", 11 0, L_0x556e7a5ccb70;  1 drivers
v0x556e7a5bfb60_0 .net "iType", 3 0, v0x556e7a5b7c90_0;  1 drivers
v0x556e7a5bfc20_0 .net/s "imm", 31 0, v0x556e7a5b7e50_0;  1 drivers
v0x556e7a5bfce0_0 .var "inst", 31 0;
v0x556e7a5bfda0_0 .net "inst_fetched", 31 0, L_0x556e7a525be0;  1 drivers
v0x556e7a5bfe40_0 .var "inst_load_counter", 2 0;
v0x556e7a5bff00_0 .net "mem_addr", 31 0, L_0x556e7a5dd910;  1 drivers
v0x556e7a5bffe0_0 .net/s "mem_output", 31 0, v0x556e7a56c980_0;  1 drivers
v0x556e7a5c00d0_0 .net "nextPc", 31 0, v0x556e7a5baac0_0;  1 drivers
v0x556e7a5c01a0_0 .net "nextPc_out", 31 0, L_0x556e7a5df090;  alias, 1 drivers
v0x556e7a5c0260_0 .var "pc", 31 0;
v0x556e7a5c0350_0 .net "rd", 4 0, v0x556e7a5b8340_0;  1 drivers
v0x556e7a5c0420_0 .var "registers_out", 31 0;
v0x556e7a5c04e0_0 .net/s "result", 31 0, v0x556e7a5ba820_0;  1 drivers
v0x556e7a5c05f0_0 .net/s "rs1", 4 0, v0x556e7a5b8500_0;  1 drivers
v0x556e7a5c0700_0 .net/s "rs2", 4 0, v0x556e7a5b86c0_0;  1 drivers
v0x556e7a5c0810_0 .net "rst_in", 0 0, v0x556e7a5c12f0_0;  1 drivers
v0x556e7a5c08b0_0 .net/s "rval1", 31 0, v0x556e7a5bd150_0;  1 drivers
v0x556e7a5c09c0_0 .net/s "rval2", 31 0, v0x556e7a5bd210_0;  1 drivers
v0x556e7a5c0ad0_0 .net "wa", 4 0, L_0x556e7a5de440;  1 drivers
v0x556e7a5c0b90_0 .net/s "wd", 31 0, L_0x556e7a5de350;  1 drivers
v0x556e7a5c0c30_0 .net "we", 0 0, L_0x556e7a5dee00;  1 drivers
L_0x7f987d241018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c0cd0_0 .net "wea_inst", 0 0, L_0x7f987d241018;  1 drivers
v0x556e7a5c0d70_0 .net "writing", 0 0, L_0x556e7a5ddee0;  1 drivers
L_0x556e7a5ccb70 .part v0x556e7a5c0260_0, 2, 12;
L_0x556e7a5cccd0 .part L_0x556e7a5ccb70, 0, 7;
L_0x556e7a5dd910 .arith/sum 32, v0x556e7a5bd150_0, v0x556e7a5b7e50_0;
L_0x556e7a5dd9b0 .part L_0x556e7a5dd910, 2, 12;
L_0x556e7a5dda80 .concat [ 4 28 0 0], v0x556e7a5b7c90_0, L_0x7f987d2411c8;
L_0x556e7a5ddbb0 .cmp/eq 32, L_0x556e7a5dda80, L_0x7f987d241210;
L_0x556e7a5ddda0 .functor MUXZ 2, L_0x7f987d2412a0, L_0x7f987d241258, L_0x556e7a5ddbb0, C4<>;
L_0x556e7a5ddee0 .part L_0x556e7a5ddda0, 0, 1;
L_0x556e7a5de0c0 .concat [ 4 28 0 0], v0x556e7a5b7c90_0, L_0x7f987d241378;
L_0x556e7a5de1b0 .cmp/eq 32, L_0x556e7a5de0c0, L_0x7f987d2413c0;
L_0x556e7a5de350 .functor MUXZ 32, v0x556e7a5ba820_0, v0x556e7a56c980_0, L_0x556e7a5de1b0, C4<>;
L_0x556e7a5de550 .concat [ 4 28 0 0], v0x556e7a5b7c90_0, L_0x7f987d241408;
L_0x556e7a5de6b0 .cmp/ne 32, L_0x556e7a5de550, L_0x7f987d241450;
L_0x556e7a5de7f0 .concat [ 4 28 0 0], v0x556e7a5b7c90_0, L_0x7f987d241498;
L_0x556e7a5de960 .cmp/ne 32, L_0x556e7a5de7f0, L_0x7f987d2414e0;
L_0x556e7a5deb40 .concat [ 5 27 0 0], v0x556e7a5b8340_0, L_0x7f987d241528;
L_0x556e7a5decc0 .cmp/ne 32, L_0x556e7a5deb40, L_0x7f987d241570;
S_0x556e7a577ef0 .scope module, "data_mem" "xilinx_single_port_ram_read_first" 4 136, 5 10 0, S_0x556e7a593ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x556e7a5b62d0 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x556e7a5b6310 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000001000000000000>;
P_0x556e7a5b6350 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x556e7a5b6390 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x556e7a5b6b00 .array "BRAM", 0 4095, 31 0;
v0x556e7a5b6be0_0 .net "addra", 11 0, L_0x556e7a5dd9b0;  alias, 1 drivers
v0x556e7a5b6cc0_0 .net "clka", 0 0, v0x556e7a5c0fa0_0;  alias, 1 drivers
v0x556e7a5b6d90_0 .net "dina", 31 0, v0x556e7a5ba820_0;  alias, 1 drivers
v0x556e7a5b6e70_0 .net "douta", 31 0, v0x556e7a56c980_0;  alias, 1 drivers
L_0x7f987d2412e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5b6fa0_0 .net "ena", 0 0, L_0x7f987d2412e8;  1 drivers
v0x556e7a5b7060_0 .var "ram_data", 31 0;
L_0x7f987d241330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5b7140_0 .net "regcea", 0 0, L_0x7f987d241330;  1 drivers
v0x556e7a5b7200_0 .net "rsta", 0 0, v0x556e7a5c12f0_0;  alias, 1 drivers
v0x556e7a5b72c0_0 .net "wea", 0 0, L_0x556e7a5ddee0;  alias, 1 drivers
S_0x556e7a5760d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x556e7a577ef0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x556e7a5760d0
v0x556e7a549920_0 .var/i "depth", 31 0;
TD_processor_tb.uut.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x556e7a549920_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x556e7a549920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556e7a549920_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x556e7a59e4c0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 31, 5 31 0, S_0x556e7a577ef0;
 .timescale -9 -12;
v0x556e7a548e70_0 .var/i "ram_index", 31 0;
S_0x556e7a5b6870 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x556e7a577ef0;
 .timescale -9 -12;
v0x556e7a56c980_0 .var "douta_reg", 31 0;
E_0x556e7a4b6ff0 .event posedge, v0x556e7a5b6cc0_0;
S_0x556e7a5b7480 .scope module, "decoder" "decode" 4 73, 6 4 0, S_0x556e7a593ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /OUTPUT 4 "iType_out";
    .port_info 3 /OUTPUT 4 "aluFunc_out";
    .port_info 4 /OUTPUT 3 "brFunc_out";
    .port_info 5 /OUTPUT 32 "imm_out";
    .port_info 6 /OUTPUT 5 "rs1_out";
    .port_info 7 /OUTPUT 5 "rs2_out";
    .port_info 8 /OUTPUT 5 "rd_out";
enum0x556e7a51c2d0 .enum2/s (32)
   "R" 0,
   "I" 1,
   "S" 2,
   "B" 3,
   "U" 4,
   "J" 5,
   "N" 6
 ;
v0x556e7a5b7810_0 .var "aluFunc_out", 3 0;
v0x556e7a5b7910_0 .var "brFunc_out", 2 0;
v0x556e7a5b79f0_0 .net "clk_in", 0 0, v0x556e7a5c0fa0_0;  alias, 1 drivers
v0x556e7a5b7ac0_0 .var "funct3", 2 0;
v0x556e7a5b7b60_0 .var "funct7", 6 0;
v0x556e7a5b7c90_0 .var "iType_out", 3 0;
v0x556e7a5b7d70_0 .var "imm", 31 0;
v0x556e7a5b7e50_0 .var/s "imm_out", 31 0;
v0x556e7a5b7f30_0 .var/2s "inst_type", 31 0;
v0x556e7a5b80a0_0 .net "instruction_in", 31 0, v0x556e7a5bfce0_0;  1 drivers
v0x556e7a5b8180_0 .net "opcode", 6 0, L_0x556e7a5ccdf0;  1 drivers
v0x556e7a5b8260_0 .var "rd", 4 0;
v0x556e7a5b8340_0 .var "rd_out", 4 0;
v0x556e7a5b8420_0 .var "rs1", 4 0;
v0x556e7a5b8500_0 .var/s "rs1_out", 4 0;
v0x556e7a5b85e0_0 .var "rs2", 4 0;
v0x556e7a5b86c0_0 .var/s "rs2_out", 4 0;
E_0x556e7a49a1d0/0 .event edge, v0x556e7a5b8180_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0;
E_0x556e7a49a1d0/1 .event edge, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0;
E_0x556e7a49a1d0/2 .event edge, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0;
E_0x556e7a49a1d0/3 .event edge, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b80a0_0, v0x556e7a5b7d70_0;
E_0x556e7a49a1d0 .event/or E_0x556e7a49a1d0/0, E_0x556e7a49a1d0/1, E_0x556e7a49a1d0/2, E_0x556e7a49a1d0/3;
L_0x556e7a5ccdf0 .part v0x556e7a5bfce0_0, 0, 7;
S_0x556e7a5b89d0 .scope module, "execute_module" "execute" 4 108, 7 4 0, S_0x556e7a593ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "iType_in";
    .port_info 1 /INPUT 4 "aluFunc_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /INPUT 32 "imm_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "rval1_in";
    .port_info 6 /INPUT 32 "rval2_in";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "addr_out";
    .port_info 9 /OUTPUT 32 "nextPc_out";
L_0x556e7a523ef0 .functor BUFZ 32, v0x556e7a5bd150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f987d2410f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556e7a5b9d80_0 .net/2u *"_ivl_0", 31 0, L_0x7f987d2410f0;  1 drivers
L_0x7f987d241180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556e7a5b9e80_0 .net/2u *"_ivl_10", 31 0, L_0x7f987d241180;  1 drivers
v0x556e7a5b9f60_0 .net *"_ivl_12", 0 0, L_0x556e7a5dd1e0;  1 drivers
v0x556e7a5ba000_0 .net *"_ivl_6", 31 0, L_0x556e7a5dd070;  1 drivers
L_0x7f987d241138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ba0e0_0 .net *"_ivl_9", 27 0, L_0x7f987d241138;  1 drivers
v0x556e7a5ba210_0 .net "addr_out", 31 0, L_0x556e7a5dd6e0;  alias, 1 drivers
v0x556e7a5ba2f0_0 .net "aluFunc_in", 3 0, v0x556e7a5b7810_0;  alias, 1 drivers
v0x556e7a5ba400_0 .net/s "alu_result", 31 0, v0x556e7a5b9040_0;  1 drivers
v0x556e7a5ba4c0_0 .net/s "alu_rval1", 31 0, L_0x556e7a523ef0;  1 drivers
v0x556e7a5ba560_0 .net/s "alu_rval2", 31 0, L_0x556e7a5dd320;  1 drivers
v0x556e7a5ba670_0 .net "brFunc_in", 2 0, v0x556e7a5b7910_0;  alias, 1 drivers
v0x556e7a5ba780_0 .net "branch_res", 0 0, v0x556e7a5b9790_0;  1 drivers
v0x556e7a5ba820_0 .var/s "data_out", 31 0;
v0x556e7a5ba8c0_0 .net "iType_in", 3 0, v0x556e7a5b7c90_0;  alias, 1 drivers
v0x556e7a5ba960_0 .net/s "imm_in", 31 0, v0x556e7a5b7e50_0;  alias, 1 drivers
v0x556e7a5baa00_0 .net "nextPc_default", 31 0, L_0x556e7a5dcf50;  1 drivers
v0x556e7a5baac0_0 .var "nextPc_out", 31 0;
v0x556e7a5bacb0_0 .net "pc_in", 31 0, v0x556e7a5c0260_0;  1 drivers
v0x556e7a5bad90_0 .net/s "rval1_in", 31 0, v0x556e7a5bd150_0;  alias, 1 drivers
v0x556e7a5bae70_0 .net/s "rval2_in", 31 0, v0x556e7a5bd210_0;  alias, 1 drivers
E_0x556e7a5a2500/0 .event edge, v0x556e7a5b7c90_0, v0x556e7a5b9040_0, v0x556e7a5baa00_0, v0x556e7a5b9790_0;
E_0x556e7a5a2500/1 .event edge, v0x556e7a5bacb0_0, v0x556e7a5b7e50_0, v0x556e7a5bad90_0, v0x556e7a5bae70_0;
E_0x556e7a5a2500 .event/or E_0x556e7a5a2500/0, E_0x556e7a5a2500/1;
L_0x556e7a5dcf50 .arith/sum 32, v0x556e7a5c0260_0, L_0x7f987d2410f0;
L_0x556e7a5dd070 .concat [ 4 28 0 0], v0x556e7a5b7c90_0, L_0x7f987d241138;
L_0x556e7a5dd1e0 .cmp/eq 32, L_0x556e7a5dd070, L_0x7f987d241180;
L_0x556e7a5dd320 .functor MUXZ 32, v0x556e7a5bd210_0, v0x556e7a5b7e50_0, L_0x556e7a5dd1e0, C4<>;
L_0x556e7a5dd6e0 .arith/sum 32, v0x556e7a5bd150_0, v0x556e7a5b7e50_0;
S_0x556e7a5b8cb0 .scope module, "my_alu" "alu" 7 55, 8 6 0, S_0x556e7a5b89d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 4 "aluFunc_in";
    .port_info 3 /OUTPUT 32 "data_out";
L_0x556e7a56c860 .functor BUFZ 32, L_0x556e7a523ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5dd4d0 .functor BUFZ 32, L_0x556e7a5dd320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5b8f30_0 .net "aluFunc_in", 3 0, v0x556e7a5b7810_0;  alias, 1 drivers
v0x556e7a5b9040_0 .var/s "data_out", 31 0;
v0x556e7a5b9100_0 .net/s "rval1_in", 31 0, L_0x556e7a523ef0;  alias, 1 drivers
v0x556e7a5b91f0_0 .net "rval1_u", 31 0, L_0x556e7a56c860;  1 drivers
v0x556e7a5b92d0_0 .net/s "rval2_in", 31 0, L_0x556e7a5dd320;  alias, 1 drivers
v0x556e7a5b9400_0 .net "rval2_u", 31 0, L_0x556e7a5dd4d0;  1 drivers
E_0x556e7a5a2900/0 .event edge, v0x556e7a5b7810_0, v0x556e7a5b9100_0, v0x556e7a5b92d0_0, v0x556e7a5b91f0_0;
E_0x556e7a5a2900/1 .event edge, v0x556e7a5b9400_0;
E_0x556e7a5a2900 .event/or E_0x556e7a5a2900/0, E_0x556e7a5a2900/1;
S_0x556e7a5b9560 .scope module, "my_branchAlu" "branchAlu" 7 62, 9 8 0, S_0x556e7a5b89d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /OUTPUT 1 "bool_out";
L_0x556e7a5dd5d0 .functor BUFZ 32, L_0x556e7a523ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5dd640 .functor BUFZ 32, L_0x556e7a5dd320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5b9790_0 .var "bool_out", 0 0;
v0x556e7a5b9870_0 .net "brFunc_in", 2 0, v0x556e7a5b7910_0;  alias, 1 drivers
v0x556e7a5b9960_0 .net/s "rval1_in", 31 0, L_0x556e7a523ef0;  alias, 1 drivers
v0x556e7a5b9a60_0 .net "rval1_u", 31 0, L_0x556e7a5dd5d0;  1 drivers
v0x556e7a5b9b00_0 .net/s "rval2_in", 31 0, L_0x556e7a5dd320;  alias, 1 drivers
v0x556e7a5b9c10_0 .net "rval2_u", 31 0, L_0x556e7a5dd640;  1 drivers
E_0x556e7a5a2d00/0 .event edge, v0x556e7a5b7910_0, v0x556e7a5b9100_0, v0x556e7a5b92d0_0, v0x556e7a5b9a60_0;
E_0x556e7a5a2d00/1 .event edge, v0x556e7a5b9c10_0;
E_0x556e7a5a2d00 .event/or E_0x556e7a5a2d00/0, E_0x556e7a5a2d00/1;
S_0x556e7a5bb0f0 .scope module, "inst_mem" "xilinx_single_port_ram_read_first" 4 40, 5 10 0, S_0x556e7a593ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x556e7a5bb2d0 .param/str "INIT_FILE" 0 5 14, "data/inst.mem";
P_0x556e7a5bb310 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000010000000>;
P_0x556e7a5bb350 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x556e7a5bb390 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x556e7a5bbfb0 .array "BRAM", 0 127, 31 0;
v0x556e7a5bc070_0 .net "addra", 6 0, L_0x556e7a5cccd0;  1 drivers
v0x556e7a5bc150_0 .net "clka", 0 0, v0x556e7a5c0fa0_0;  alias, 1 drivers
o0x7f987d28b0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556e7a5bc270_0 .net "dina", 31 0, o0x7f987d28b0c8;  0 drivers
v0x556e7a5bc330_0 .net "douta", 31 0, L_0x556e7a525be0;  alias, 1 drivers
L_0x7f987d241060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bc460_0 .net "ena", 0 0, L_0x7f987d241060;  1 drivers
v0x556e7a5bc520_0 .var "ram_data", 31 0;
L_0x7f987d2410a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5bc600_0 .net "regcea", 0 0, L_0x7f987d2410a8;  1 drivers
v0x556e7a5bc6c0_0 .net "rsta", 0 0, v0x556e7a5c12f0_0;  alias, 1 drivers
v0x556e7a5bc760_0 .net "wea", 0 0, L_0x7f987d241018;  alias, 1 drivers
S_0x556e7a5bb6e0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x556e7a5bb0f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x556e7a5bb6e0
v0x556e7a5bb9e0_0 .var/i "depth", 31 0;
TD_processor_tb.uut.inst_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x556e7a5bb9e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x556e7a5bb9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556e7a5bb9e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x556e7a5bbac0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x556e7a5bb0f0;
 .timescale -9 -12;
L_0x556e7a525be0 .functor BUFZ 32, v0x556e7a5bbcc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5bbcc0_0 .var "douta_reg", 31 0;
S_0x556e7a5bbda0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x556e7a5bb0f0;
 .timescale -9 -12;
S_0x556e7a5bc900 .scope module, "registers" "register_file" 4 91, 10 4 0, S_0x556e7a593ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 5 "rs1_in";
    .port_info 3 /INPUT 5 "rs2_in";
    .port_info 4 /INPUT 5 "wa_in";
    .port_info 5 /INPUT 1 "we_in";
    .port_info 6 /INPUT 32 "wd_in";
    .port_info 7 /OUTPUT 32 "rd1_out";
    .port_info 8 /OUTPUT 32 "rd2_out";
v0x556e7a5bd090_0 .net "clk_in", 0 0, v0x556e7a5c0fa0_0;  alias, 1 drivers
v0x556e7a5bd150_0 .var "rd1_out", 31 0;
v0x556e7a5bd210_0 .var "rd2_out", 31 0;
v0x556e7a5bd2e0 .array "registers", 0 31, 31 0;
v0x556e7a5bd870_0 .net "rs1_in", 4 0, v0x556e7a5b8500_0;  alias, 1 drivers
v0x556e7a5bd980_0 .net "rs2_in", 4 0, v0x556e7a5b86c0_0;  alias, 1 drivers
v0x556e7a5bda50_0 .net "rst_in", 0 0, v0x556e7a5c12f0_0;  alias, 1 drivers
v0x556e7a5bdb40_0 .net "wa_in", 4 0, L_0x556e7a5de440;  alias, 1 drivers
v0x556e7a5bdc00_0 .net "wd_in", 31 0, L_0x556e7a5de350;  alias, 1 drivers
v0x556e7a5bdd70_0 .net "we_in", 0 0, L_0x556e7a5dee00;  alias, 1 drivers
v0x556e7a5bd2e0_0 .array/port v0x556e7a5bd2e0, 0;
v0x556e7a5bd2e0_1 .array/port v0x556e7a5bd2e0, 1;
v0x556e7a5bd2e0_2 .array/port v0x556e7a5bd2e0, 2;
E_0x556e7a5bcc10/0 .event edge, v0x556e7a5b8500_0, v0x556e7a5bd2e0_0, v0x556e7a5bd2e0_1, v0x556e7a5bd2e0_2;
v0x556e7a5bd2e0_3 .array/port v0x556e7a5bd2e0, 3;
v0x556e7a5bd2e0_4 .array/port v0x556e7a5bd2e0, 4;
v0x556e7a5bd2e0_5 .array/port v0x556e7a5bd2e0, 5;
v0x556e7a5bd2e0_6 .array/port v0x556e7a5bd2e0, 6;
E_0x556e7a5bcc10/1 .event edge, v0x556e7a5bd2e0_3, v0x556e7a5bd2e0_4, v0x556e7a5bd2e0_5, v0x556e7a5bd2e0_6;
v0x556e7a5bd2e0_7 .array/port v0x556e7a5bd2e0, 7;
v0x556e7a5bd2e0_8 .array/port v0x556e7a5bd2e0, 8;
v0x556e7a5bd2e0_9 .array/port v0x556e7a5bd2e0, 9;
v0x556e7a5bd2e0_10 .array/port v0x556e7a5bd2e0, 10;
E_0x556e7a5bcc10/2 .event edge, v0x556e7a5bd2e0_7, v0x556e7a5bd2e0_8, v0x556e7a5bd2e0_9, v0x556e7a5bd2e0_10;
v0x556e7a5bd2e0_11 .array/port v0x556e7a5bd2e0, 11;
v0x556e7a5bd2e0_12 .array/port v0x556e7a5bd2e0, 12;
v0x556e7a5bd2e0_13 .array/port v0x556e7a5bd2e0, 13;
v0x556e7a5bd2e0_14 .array/port v0x556e7a5bd2e0, 14;
E_0x556e7a5bcc10/3 .event edge, v0x556e7a5bd2e0_11, v0x556e7a5bd2e0_12, v0x556e7a5bd2e0_13, v0x556e7a5bd2e0_14;
v0x556e7a5bd2e0_15 .array/port v0x556e7a5bd2e0, 15;
v0x556e7a5bd2e0_16 .array/port v0x556e7a5bd2e0, 16;
v0x556e7a5bd2e0_17 .array/port v0x556e7a5bd2e0, 17;
v0x556e7a5bd2e0_18 .array/port v0x556e7a5bd2e0, 18;
E_0x556e7a5bcc10/4 .event edge, v0x556e7a5bd2e0_15, v0x556e7a5bd2e0_16, v0x556e7a5bd2e0_17, v0x556e7a5bd2e0_18;
v0x556e7a5bd2e0_19 .array/port v0x556e7a5bd2e0, 19;
v0x556e7a5bd2e0_20 .array/port v0x556e7a5bd2e0, 20;
v0x556e7a5bd2e0_21 .array/port v0x556e7a5bd2e0, 21;
v0x556e7a5bd2e0_22 .array/port v0x556e7a5bd2e0, 22;
E_0x556e7a5bcc10/5 .event edge, v0x556e7a5bd2e0_19, v0x556e7a5bd2e0_20, v0x556e7a5bd2e0_21, v0x556e7a5bd2e0_22;
v0x556e7a5bd2e0_23 .array/port v0x556e7a5bd2e0, 23;
v0x556e7a5bd2e0_24 .array/port v0x556e7a5bd2e0, 24;
v0x556e7a5bd2e0_25 .array/port v0x556e7a5bd2e0, 25;
v0x556e7a5bd2e0_26 .array/port v0x556e7a5bd2e0, 26;
E_0x556e7a5bcc10/6 .event edge, v0x556e7a5bd2e0_23, v0x556e7a5bd2e0_24, v0x556e7a5bd2e0_25, v0x556e7a5bd2e0_26;
v0x556e7a5bd2e0_27 .array/port v0x556e7a5bd2e0, 27;
v0x556e7a5bd2e0_28 .array/port v0x556e7a5bd2e0, 28;
v0x556e7a5bd2e0_29 .array/port v0x556e7a5bd2e0, 29;
v0x556e7a5bd2e0_30 .array/port v0x556e7a5bd2e0, 30;
E_0x556e7a5bcc10/7 .event edge, v0x556e7a5bd2e0_27, v0x556e7a5bd2e0_28, v0x556e7a5bd2e0_29, v0x556e7a5bd2e0_30;
v0x556e7a5bd2e0_31 .array/port v0x556e7a5bd2e0, 31;
E_0x556e7a5bcc10/8 .event edge, v0x556e7a5bd2e0_31, v0x556e7a5b86c0_0;
E_0x556e7a5bcc10 .event/or E_0x556e7a5bcc10/0, E_0x556e7a5bcc10/1, E_0x556e7a5bcc10/2, E_0x556e7a5bcc10/3, E_0x556e7a5bcc10/4, E_0x556e7a5bcc10/5, E_0x556e7a5bcc10/6, E_0x556e7a5bcc10/7, E_0x556e7a5bcc10/8;
S_0x556e7a5bcd90 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 21, 10 21 0, S_0x556e7a5bc900;
 .timescale -9 -12;
v0x556e7a5bcf90_0 .var/i "i", 31 0;
S_0x556e7a572820 .scope module, "top_level" "top_level" 11 11;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100mhz";
    .port_info 1 /INPUT 16 "sw";
    .port_info 2 /INPUT 4 "btn";
    .port_info 3 /OUTPUT 16 "led";
    .port_info 4 /OUTPUT 3 "rgb0";
    .port_info 5 /OUTPUT 3 "rgb1";
    .port_info 6 /INPUT 32 "instruction";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "addr_out";
    .port_info 9 /OUTPUT 32 "nextPc_out";
o0x7f987d28e4b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x556e7a5df1e0 .functor BUFZ 16, o0x7f987d28e4b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x556e7a5e0c70 .functor BUFZ 5, v0x556e7a5c3bb0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x556e7a5e0b60 .functor AND 1, L_0x556e7a5e0e70, L_0x556e7a5e1120, C4<1>, C4<1>;
L_0x556e7a5e1660 .functor AND 1, L_0x556e7a5e0b60, L_0x556e7a5e1480, C4<1>, C4<1>;
L_0x556e7a5e17f0 .functor BUFZ 32, v0x556e7a5c6150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5e1860 .functor BUFZ 32, L_0x556e7a5dfee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5e1910 .functor BUFZ 32, v0x556e7a5c63f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5c9880_0 .net *"_ivl_24", 31 0, L_0x556e7a5e0280;  1 drivers
L_0x7f987d241840 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c9980_0 .net *"_ivl_27", 27 0, L_0x7f987d241840;  1 drivers
L_0x7f987d241888 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c9a60_0 .net/2u *"_ivl_28", 31 0, L_0x7f987d241888;  1 drivers
v0x556e7a5c9b20_0 .net *"_ivl_30", 0 0, L_0x556e7a5e03f0;  1 drivers
L_0x7f987d2418d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c9be0_0 .net/2s *"_ivl_32", 1 0, L_0x7f987d2418d0;  1 drivers
L_0x7f987d241918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c9cc0_0 .net/2s *"_ivl_34", 1 0, L_0x7f987d241918;  1 drivers
v0x556e7a5c9da0_0 .net *"_ivl_36", 1 0, L_0x556e7a5e04e0;  1 drivers
v0x556e7a5c9e80_0 .net *"_ivl_44", 31 0, L_0x556e7a5e0880;  1 drivers
L_0x7f987d2419f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c9f60_0 .net *"_ivl_47", 27 0, L_0x7f987d2419f0;  1 drivers
L_0x7f987d241a38 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ca0d0_0 .net/2u *"_ivl_48", 31 0, L_0x7f987d241a38;  1 drivers
v0x556e7a5ca1b0_0 .net *"_ivl_50", 0 0, L_0x556e7a5e0980;  1 drivers
v0x556e7a5ca270_0 .net *"_ivl_56", 31 0, L_0x556e7a5e0d80;  1 drivers
L_0x7f987d241a80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ca350_0 .net *"_ivl_59", 27 0, L_0x7f987d241a80;  1 drivers
L_0x7f987d241ac8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ca430_0 .net/2u *"_ivl_60", 31 0, L_0x7f987d241ac8;  1 drivers
v0x556e7a5ca510_0 .net *"_ivl_62", 0 0, L_0x556e7a5e0e70;  1 drivers
v0x556e7a5ca5d0_0 .net *"_ivl_64", 31 0, L_0x556e7a5e1030;  1 drivers
L_0x7f987d241b10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ca6b0_0 .net *"_ivl_67", 27 0, L_0x7f987d241b10;  1 drivers
L_0x7f987d241b58 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x556e7a5ca8a0_0 .net/2u *"_ivl_68", 31 0, L_0x7f987d241b58;  1 drivers
v0x556e7a5ca980_0 .net *"_ivl_70", 0 0, L_0x556e7a5e1120;  1 drivers
v0x556e7a5caa40_0 .net *"_ivl_73", 0 0, L_0x556e7a5e0b60;  1 drivers
v0x556e7a5cab00_0 .net *"_ivl_74", 31 0, L_0x556e7a5e1390;  1 drivers
L_0x7f987d241ba0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5cabe0_0 .net *"_ivl_77", 26 0, L_0x7f987d241ba0;  1 drivers
L_0x7f987d241be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5cacc0_0 .net/2u *"_ivl_78", 31 0, L_0x7f987d241be8;  1 drivers
v0x556e7a5cada0_0 .net *"_ivl_80", 0 0, L_0x556e7a5e1480;  1 drivers
v0x556e7a5cae60_0 .net "addr", 31 0, L_0x556e7a5dfee0;  1 drivers
v0x556e7a5caf20_0 .net "addr_out", 31 0, L_0x556e7a5e1860;  1 drivers
v0x556e7a5cafe0_0 .net "aluFunc", 3 0, v0x556e7a5c3080_0;  1 drivers
v0x556e7a5cb0a0_0 .net "brFunc", 2 0, v0x556e7a5c3180_0;  1 drivers
o0x7f987d28e308 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556e7a5cb160_0 .net "btn", 3 0, o0x7f987d28e308;  0 drivers
o0x7f987d28c3e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556e7a5cb240_0 .net "clk_100mhz", 0 0, o0x7f987d28c3e8;  0 drivers
v0x556e7a5cb2e0_0 .net/s "data_out", 31 0, L_0x556e7a5e17f0;  1 drivers
v0x556e7a5cb3c0_0 .net "effective_mem_addr", 11 0, L_0x556e7a5e01e0;  1 drivers
v0x556e7a5cb4b0_0 .net "effective_pc", 11 0, L_0x556e7a5df380;  1 drivers
v0x556e7a5cb570_0 .net "iType", 3 0, v0x556e7a5c3500_0;  1 drivers
v0x556e7a5cb630_0 .net/s "imm", 31 0, v0x556e7a5c36c0_0;  1 drivers
v0x556e7a5cb6f0_0 .var "inst", 31 0;
v0x556e7a5cb7b0_0 .net "inst_fetched", 31 0, L_0x556e7a5df420;  1 drivers
o0x7f987d28e398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556e7a5cb850_0 .net "instruction", 31 0, o0x7f987d28e398;  0 drivers
v0x556e7a5cb910_0 .net "led", 15 0, L_0x556e7a5df1e0;  1 drivers
v0x556e7a5cb9f0_0 .net "mem_addr", 31 0, L_0x556e7a5e0110;  1 drivers
v0x556e7a5cbad0_0 .net/s "mem_output", 31 0, v0x556e7a5c2230_0;  1 drivers
v0x556e7a5cbbc0_0 .net "nextPc", 31 0, v0x556e7a5c63f0_0;  1 drivers
v0x556e7a5cbc90_0 .net "nextPc_out", 31 0, L_0x556e7a5e1910;  1 drivers
v0x556e7a5cbd50_0 .var "pc", 31 0;
v0x556e7a5cbe40_0 .net "rd", 4 0, v0x556e7a5c3bb0_0;  1 drivers
v0x556e7a5cbf10_0 .net/s "result", 31 0, v0x556e7a5c6150_0;  1 drivers
L_0x7f987d241600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5cc000_0 .net "rgb0", 2 0, L_0x7f987d241600;  1 drivers
L_0x7f987d2415b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5cc0e0_0 .net "rgb1", 2 0, L_0x7f987d2415b8;  1 drivers
v0x556e7a5cc1c0_0 .net "rs1", 4 0, v0x556e7a5c3d70_0;  1 drivers
v0x556e7a5cc2d0_0 .net "rs2", 4 0, v0x556e7a5c3f30_0;  1 drivers
v0x556e7a5cc3e0_0 .net/s "rval1", 31 0, v0x556e7a5c8a80_0;  1 drivers
v0x556e7a5cc4f0_0 .net/s "rval2", 31 0, v0x556e7a5c8b40_0;  1 drivers
v0x556e7a5cc600_0 .net "sw", 15 0, o0x7f987d28e4b8;  0 drivers
v0x556e7a5cc6e0_0 .net "sys_rst", 0 0, L_0x556e7a5df250;  1 drivers
v0x556e7a5cc780_0 .net "wa", 4 0, L_0x556e7a5e0c70;  1 drivers
v0x556e7a5cc840_0 .net/s "wd", 31 0, L_0x556e7a5e0ac0;  1 drivers
v0x556e7a5cc8e0_0 .net "we", 0 0, L_0x556e7a5e1660;  1 drivers
v0x556e7a5cc980_0 .net "writing", 0 0, L_0x556e7a5e06f0;  1 drivers
L_0x556e7a5df250 .part o0x7f987d28e308, 0, 1;
L_0x556e7a5df380 .part v0x556e7a5cbd50_0, 2, 12;
L_0x556e7a5df4e0 .part L_0x556e7a5df380, 0, 7;
L_0x556e7a5e0110 .arith/sum 32, v0x556e7a5c8a80_0, v0x556e7a5c36c0_0;
L_0x556e7a5e01e0 .part L_0x556e7a5e0110, 2, 12;
L_0x556e7a5e0280 .concat [ 4 28 0 0], v0x556e7a5c3500_0, L_0x7f987d241840;
L_0x556e7a5e03f0 .cmp/eq 32, L_0x556e7a5e0280, L_0x7f987d241888;
L_0x556e7a5e04e0 .functor MUXZ 2, L_0x7f987d241918, L_0x7f987d2418d0, L_0x556e7a5e03f0, C4<>;
L_0x556e7a5e06f0 .part L_0x556e7a5e04e0, 0, 1;
L_0x556e7a5e0880 .concat [ 4 28 0 0], v0x556e7a5c3500_0, L_0x7f987d2419f0;
L_0x556e7a5e0980 .cmp/eq 32, L_0x556e7a5e0880, L_0x7f987d241a38;
L_0x556e7a5e0ac0 .functor MUXZ 32, v0x556e7a5c6150_0, v0x556e7a5c2230_0, L_0x556e7a5e0980, C4<>;
L_0x556e7a5e0d80 .concat [ 4 28 0 0], v0x556e7a5c3500_0, L_0x7f987d241a80;
L_0x556e7a5e0e70 .cmp/ne 32, L_0x556e7a5e0d80, L_0x7f987d241ac8;
L_0x556e7a5e1030 .concat [ 4 28 0 0], v0x556e7a5c3500_0, L_0x7f987d241b10;
L_0x556e7a5e1120 .cmp/ne 32, L_0x556e7a5e1030, L_0x7f987d241b58;
L_0x556e7a5e1390 .concat [ 5 27 0 0], v0x556e7a5c3bb0_0, L_0x7f987d241ba0;
L_0x556e7a5e1480 .cmp/ne 32, L_0x556e7a5e1390, L_0x7f987d241be8;
S_0x556e7a5c1420 .scope module, "data_mem" "xilinx_single_port_ram_read_first" 11 139, 5 10 0, S_0x556e7a572820;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x556e7a5bee20 .param/str "INIT_FILE" 0 5 14, "\000";
P_0x556e7a5bee60 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000001000000000000>;
P_0x556e7a5beea0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x556e7a5beee0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x556e7a5c2330 .array "BRAM", 0 4095, 31 0;
v0x556e7a5c2410_0 .net "addra", 11 0, L_0x556e7a5e01e0;  alias, 1 drivers
v0x556e7a5c24f0_0 .net "clka", 0 0, o0x7f987d28c3e8;  alias, 0 drivers
v0x556e7a5c25c0_0 .net "dina", 31 0, v0x556e7a5c6150_0;  alias, 1 drivers
v0x556e7a5c26a0_0 .net "douta", 31 0, v0x556e7a5c2230_0;  alias, 1 drivers
L_0x7f987d241960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c27d0_0 .net "ena", 0 0, L_0x7f987d241960;  1 drivers
v0x556e7a5c2890_0 .var "ram_data", 31 0;
L_0x7f987d2419a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c2970_0 .net "regcea", 0 0, L_0x7f987d2419a8;  1 drivers
v0x556e7a5c2a30_0 .net "rsta", 0 0, L_0x556e7a5df250;  alias, 1 drivers
v0x556e7a5c2af0_0 .net "wea", 0 0, L_0x556e7a5e06f0;  alias, 1 drivers
S_0x556e7a5c1940 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x556e7a5c1420;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x556e7a5c1940
v0x556e7a5c1c40_0 .var/i "depth", 31 0;
TD_top_level.data_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x556e7a5c1c40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x556e7a5c1c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556e7a5c1c40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x556e7a5c1d20 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 31, 5 31 0, S_0x556e7a5c1420;
 .timescale -9 -12;
v0x556e7a5c1f20_0 .var/i "ram_index", 31 0;
S_0x556e7a5c2000 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x556e7a5c1420;
 .timescale -9 -12;
v0x556e7a5c2230_0 .var "douta_reg", 31 0;
E_0x556e7a4b6260 .event posedge, v0x556e7a5c24f0_0;
S_0x556e7a5c2cb0 .scope module, "decoder" "decode" 11 76, 6 4 0, S_0x556e7a572820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /OUTPUT 4 "iType_out";
    .port_info 3 /OUTPUT 4 "aluFunc_out";
    .port_info 4 /OUTPUT 3 "brFunc_out";
    .port_info 5 /OUTPUT 32 "imm_out";
    .port_info 6 /OUTPUT 5 "rs1_out";
    .port_info 7 /OUTPUT 5 "rs2_out";
    .port_info 8 /OUTPUT 5 "rd_out";
enum0x556e7a5204b0 .enum2/s (32)
   "R" 0,
   "I" 1,
   "S" 2,
   "B" 3,
   "U" 4,
   "J" 5,
   "N" 6
 ;
v0x556e7a5c3080_0 .var "aluFunc_out", 3 0;
v0x556e7a5c3180_0 .var "brFunc_out", 2 0;
v0x556e7a5c3260_0 .net "clk_in", 0 0, o0x7f987d28c3e8;  alias, 0 drivers
v0x556e7a5c3330_0 .var "funct3", 2 0;
v0x556e7a5c33d0_0 .var "funct7", 6 0;
v0x556e7a5c3500_0 .var "iType_out", 3 0;
v0x556e7a5c35e0_0 .var "imm", 31 0;
v0x556e7a5c36c0_0 .var/s "imm_out", 31 0;
v0x556e7a5c37a0_0 .var/2s "inst_type", 31 0;
v0x556e7a5c3910_0 .net "instruction_in", 31 0, v0x556e7a5cb6f0_0;  1 drivers
v0x556e7a5c39f0_0 .net "opcode", 6 0, L_0x556e7a5df5d0;  1 drivers
v0x556e7a5c3ad0_0 .var "rd", 4 0;
v0x556e7a5c3bb0_0 .var "rd_out", 4 0;
v0x556e7a5c3c90_0 .var "rs1", 4 0;
v0x556e7a5c3d70_0 .var/s "rs1_out", 4 0;
v0x556e7a5c3e50_0 .var "rs2", 4 0;
v0x556e7a5c3f30_0 .var/s "rs2_out", 4 0;
E_0x556e7a5c2f90/0 .event edge, v0x556e7a5c39f0_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0;
E_0x556e7a5c2f90/1 .event edge, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0;
E_0x556e7a5c2f90/2 .event edge, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0;
E_0x556e7a5c2f90/3 .event edge, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c3910_0, v0x556e7a5c35e0_0;
E_0x556e7a5c2f90 .event/or E_0x556e7a5c2f90/0, E_0x556e7a5c2f90/1, E_0x556e7a5c2f90/2, E_0x556e7a5c2f90/3;
L_0x556e7a5df5d0 .part v0x556e7a5cb6f0_0, 0, 7;
S_0x556e7a5c4240 .scope module, "execute_module" "execute" 11 111, 7 4 0, S_0x556e7a572820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "iType_in";
    .port_info 1 /INPUT 4 "aluFunc_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /INPUT 32 "imm_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "rval1_in";
    .port_info 6 /INPUT 32 "rval2_in";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 32 "addr_out";
    .port_info 9 /OUTPUT 32 "nextPc_out";
L_0x556e7a5df760 .functor BUFZ 32, v0x556e7a5c8a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f987d241768 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c56b0_0 .net/2u *"_ivl_0", 31 0, L_0x7f987d241768;  1 drivers
L_0x7f987d2417f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c57b0_0 .net/2u *"_ivl_10", 31 0, L_0x7f987d2417f8;  1 drivers
v0x556e7a5c5890_0 .net *"_ivl_12", 0 0, L_0x556e7a5df940;  1 drivers
v0x556e7a5c5930_0 .net *"_ivl_6", 31 0, L_0x556e7a5df820;  1 drivers
L_0x7f987d2417b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c5a10_0 .net *"_ivl_9", 27 0, L_0x7f987d2417b0;  1 drivers
v0x556e7a5c5b40_0 .net "addr_out", 31 0, L_0x556e7a5dfee0;  alias, 1 drivers
v0x556e7a5c5c20_0 .net "aluFunc_in", 3 0, v0x556e7a5c3080_0;  alias, 1 drivers
v0x556e7a5c5d30_0 .net/s "alu_result", 31 0, v0x556e7a5c4930_0;  1 drivers
v0x556e7a5c5df0_0 .net/s "alu_rval1", 31 0, L_0x556e7a5df760;  1 drivers
v0x556e7a5c5e90_0 .net/s "alu_rval2", 31 0, L_0x556e7a5dfab0;  1 drivers
v0x556e7a5c5fa0_0 .net "brFunc_in", 2 0, v0x556e7a5c3180_0;  alias, 1 drivers
v0x556e7a5c60b0_0 .net "branch_res", 0 0, v0x556e7a5c50c0_0;  1 drivers
v0x556e7a5c6150_0 .var/s "data_out", 31 0;
v0x556e7a5c61f0_0 .net "iType_in", 3 0, v0x556e7a5c3500_0;  alias, 1 drivers
v0x556e7a5c6290_0 .net/s "imm_in", 31 0, v0x556e7a5c36c0_0;  alias, 1 drivers
v0x556e7a5c6330_0 .net "nextPc_default", 31 0, L_0x556e7a5df6c0;  1 drivers
v0x556e7a5c63f0_0 .var "nextPc_out", 31 0;
v0x556e7a5c65e0_0 .net "pc_in", 31 0, v0x556e7a5cbd50_0;  1 drivers
v0x556e7a5c66c0_0 .net/s "rval1_in", 31 0, v0x556e7a5c8a80_0;  alias, 1 drivers
v0x556e7a5c67a0_0 .net/s "rval2_in", 31 0, v0x556e7a5c8b40_0;  alias, 1 drivers
E_0x556e7a5c44d0/0 .event edge, v0x556e7a5c3500_0, v0x556e7a5c4930_0, v0x556e7a5c6330_0, v0x556e7a5c50c0_0;
E_0x556e7a5c44d0/1 .event edge, v0x556e7a5c65e0_0, v0x556e7a5c36c0_0, v0x556e7a5c66c0_0, v0x556e7a5c67a0_0;
E_0x556e7a5c44d0 .event/or E_0x556e7a5c44d0/0, E_0x556e7a5c44d0/1;
L_0x556e7a5df6c0 .arith/sum 32, v0x556e7a5cbd50_0, L_0x7f987d241768;
L_0x556e7a5df820 .concat [ 4 28 0 0], v0x556e7a5c3500_0, L_0x7f987d2417b0;
L_0x556e7a5df940 .cmp/eq 32, L_0x556e7a5df820, L_0x7f987d2417f8;
L_0x556e7a5dfab0 .functor MUXZ 32, v0x556e7a5c8b40_0, v0x556e7a5c36c0_0, L_0x556e7a5df940, C4<>;
L_0x556e7a5dfee0 .arith/sum 32, v0x556e7a5c8a80_0, v0x556e7a5c36c0_0;
S_0x556e7a5c4560 .scope module, "my_alu" "alu" 7 55, 8 6 0, S_0x556e7a5c4240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 4 "aluFunc_in";
    .port_info 3 /OUTPUT 32 "data_out";
L_0x556e7a5dfbd0 .functor BUFZ 32, L_0x556e7a5df760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5dfcd0 .functor BUFZ 32, L_0x556e7a5dfab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5c4820_0 .net "aluFunc_in", 3 0, v0x556e7a5c3080_0;  alias, 1 drivers
v0x556e7a5c4930_0 .var/s "data_out", 31 0;
v0x556e7a5c49f0_0 .net/s "rval1_in", 31 0, L_0x556e7a5df760;  alias, 1 drivers
v0x556e7a5c4ae0_0 .net "rval1_u", 31 0, L_0x556e7a5dfbd0;  1 drivers
v0x556e7a5c4bc0_0 .net/s "rval2_in", 31 0, L_0x556e7a5dfab0;  alias, 1 drivers
v0x556e7a5c4cf0_0 .net "rval2_u", 31 0, L_0x556e7a5dfcd0;  1 drivers
E_0x556e7a5c4790/0 .event edge, v0x556e7a5c3080_0, v0x556e7a5c49f0_0, v0x556e7a5c4bc0_0, v0x556e7a5c4ae0_0;
E_0x556e7a5c4790/1 .event edge, v0x556e7a5c4cf0_0;
E_0x556e7a5c4790 .event/or E_0x556e7a5c4790/0, E_0x556e7a5c4790/1;
S_0x556e7a5c4e50 .scope module, "my_branchAlu" "branchAlu" 7 62, 9 8 0, S_0x556e7a5c4240;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "rval1_in";
    .port_info 1 /INPUT 32 "rval2_in";
    .port_info 2 /INPUT 3 "brFunc_in";
    .port_info 3 /OUTPUT 1 "bool_out";
L_0x556e7a5dfdd0 .functor BUFZ 32, L_0x556e7a5df760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556e7a5dfe40 .functor BUFZ 32, L_0x556e7a5dfab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5c50c0_0 .var "bool_out", 0 0;
v0x556e7a5c51a0_0 .net "brFunc_in", 2 0, v0x556e7a5c3180_0;  alias, 1 drivers
v0x556e7a5c5290_0 .net/s "rval1_in", 31 0, L_0x556e7a5df760;  alias, 1 drivers
v0x556e7a5c5390_0 .net "rval1_u", 31 0, L_0x556e7a5dfdd0;  1 drivers
v0x556e7a5c5430_0 .net/s "rval2_in", 31 0, L_0x556e7a5dfab0;  alias, 1 drivers
v0x556e7a5c5540_0 .net "rval2_u", 31 0, L_0x556e7a5dfe40;  1 drivers
E_0x556e7a5c5050/0 .event edge, v0x556e7a5c3180_0, v0x556e7a5c49f0_0, v0x556e7a5c4bc0_0, v0x556e7a5c5390_0;
E_0x556e7a5c5050/1 .event edge, v0x556e7a5c5540_0;
E_0x556e7a5c5050 .event/or E_0x556e7a5c5050/0, E_0x556e7a5c5050/1;
S_0x556e7a5c6a20 .scope module, "inst_mem" "xilinx_single_port_ram_read_first" 11 44, 5 10 0, S_0x556e7a572820;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra";
    .port_info 1 /INPUT 32 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 32 "douta";
P_0x556e7a5c6c00 .param/str "INIT_FILE" 0 5 14, "data/inst.mem";
P_0x556e7a5c6c40 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000010000000>;
P_0x556e7a5c6c80 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x556e7a5c6cc0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000100000>;
v0x556e7a5c78e0 .array "BRAM", 0 127, 31 0;
v0x556e7a5c79a0_0 .net "addra", 6 0, L_0x556e7a5df4e0;  1 drivers
v0x556e7a5c7a80_0 .net "clka", 0 0, o0x7f987d28c3e8;  alias, 0 drivers
L_0x7f987d241648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c7ba0_0 .net "dina", 31 0, L_0x7f987d241648;  1 drivers
v0x556e7a5c7c60_0 .net "douta", 31 0, L_0x556e7a5df420;  alias, 1 drivers
L_0x7f987d2416d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c7d90_0 .net "ena", 0 0, L_0x7f987d2416d8;  1 drivers
v0x556e7a5c7e50_0 .var "ram_data", 31 0;
L_0x7f987d241720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c7f30_0 .net "regcea", 0 0, L_0x7f987d241720;  1 drivers
v0x556e7a5c7ff0_0 .net "rsta", 0 0, L_0x556e7a5df250;  alias, 1 drivers
L_0x7f987d241690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556e7a5c8090_0 .net "wea", 0 0, L_0x7f987d241690;  1 drivers
S_0x556e7a5c7010 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x556e7a5c6a20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x556e7a5c7010
v0x556e7a5c7310_0 .var/i "depth", 31 0;
TD_top_level.inst_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x556e7a5c7310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x556e7a5c7310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x556e7a5c7310_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x556e7a5c73f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x556e7a5c6a20;
 .timescale -9 -12;
L_0x556e7a5df420 .functor BUFZ 32, v0x556e7a5c75f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556e7a5c75f0_0 .var "douta_reg", 31 0;
S_0x556e7a5c76d0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x556e7a5c6a20;
 .timescale -9 -12;
S_0x556e7a5c8230 .scope module, "registers" "register_file" 11 94, 10 4 0, S_0x556e7a572820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 5 "rs1_in";
    .port_info 3 /INPUT 5 "rs2_in";
    .port_info 4 /INPUT 5 "wa_in";
    .port_info 5 /INPUT 1 "we_in";
    .port_info 6 /INPUT 32 "wd_in";
    .port_info 7 /OUTPUT 32 "rd1_out";
    .port_info 8 /OUTPUT 32 "rd2_out";
v0x556e7a5c89c0_0 .net "clk_in", 0 0, o0x7f987d28c3e8;  alias, 0 drivers
v0x556e7a5c8a80_0 .var "rd1_out", 31 0;
v0x556e7a5c8b40_0 .var "rd2_out", 31 0;
v0x556e7a5c8c10 .array "registers", 0 31, 31 0;
v0x556e7a5c91a0_0 .net "rs1_in", 4 0, v0x556e7a5c3d70_0;  alias, 1 drivers
v0x556e7a5c92b0_0 .net "rs2_in", 4 0, v0x556e7a5c3f30_0;  alias, 1 drivers
v0x556e7a5c9380_0 .net "rst_in", 0 0, L_0x556e7a5df250;  alias, 1 drivers
v0x556e7a5c9470_0 .net "wa_in", 4 0, L_0x556e7a5e0c70;  alias, 1 drivers
v0x556e7a5c9530_0 .net "wd_in", 31 0, L_0x556e7a5e0ac0;  alias, 1 drivers
v0x556e7a5c96a0_0 .net "we_in", 0 0, L_0x556e7a5e1660;  alias, 1 drivers
v0x556e7a5c8c10_0 .array/port v0x556e7a5c8c10, 0;
v0x556e7a5c8c10_1 .array/port v0x556e7a5c8c10, 1;
v0x556e7a5c8c10_2 .array/port v0x556e7a5c8c10, 2;
E_0x556e7a5c8540/0 .event edge, v0x556e7a5c3d70_0, v0x556e7a5c8c10_0, v0x556e7a5c8c10_1, v0x556e7a5c8c10_2;
v0x556e7a5c8c10_3 .array/port v0x556e7a5c8c10, 3;
v0x556e7a5c8c10_4 .array/port v0x556e7a5c8c10, 4;
v0x556e7a5c8c10_5 .array/port v0x556e7a5c8c10, 5;
v0x556e7a5c8c10_6 .array/port v0x556e7a5c8c10, 6;
E_0x556e7a5c8540/1 .event edge, v0x556e7a5c8c10_3, v0x556e7a5c8c10_4, v0x556e7a5c8c10_5, v0x556e7a5c8c10_6;
v0x556e7a5c8c10_7 .array/port v0x556e7a5c8c10, 7;
v0x556e7a5c8c10_8 .array/port v0x556e7a5c8c10, 8;
v0x556e7a5c8c10_9 .array/port v0x556e7a5c8c10, 9;
v0x556e7a5c8c10_10 .array/port v0x556e7a5c8c10, 10;
E_0x556e7a5c8540/2 .event edge, v0x556e7a5c8c10_7, v0x556e7a5c8c10_8, v0x556e7a5c8c10_9, v0x556e7a5c8c10_10;
v0x556e7a5c8c10_11 .array/port v0x556e7a5c8c10, 11;
v0x556e7a5c8c10_12 .array/port v0x556e7a5c8c10, 12;
v0x556e7a5c8c10_13 .array/port v0x556e7a5c8c10, 13;
v0x556e7a5c8c10_14 .array/port v0x556e7a5c8c10, 14;
E_0x556e7a5c8540/3 .event edge, v0x556e7a5c8c10_11, v0x556e7a5c8c10_12, v0x556e7a5c8c10_13, v0x556e7a5c8c10_14;
v0x556e7a5c8c10_15 .array/port v0x556e7a5c8c10, 15;
v0x556e7a5c8c10_16 .array/port v0x556e7a5c8c10, 16;
v0x556e7a5c8c10_17 .array/port v0x556e7a5c8c10, 17;
v0x556e7a5c8c10_18 .array/port v0x556e7a5c8c10, 18;
E_0x556e7a5c8540/4 .event edge, v0x556e7a5c8c10_15, v0x556e7a5c8c10_16, v0x556e7a5c8c10_17, v0x556e7a5c8c10_18;
v0x556e7a5c8c10_19 .array/port v0x556e7a5c8c10, 19;
v0x556e7a5c8c10_20 .array/port v0x556e7a5c8c10, 20;
v0x556e7a5c8c10_21 .array/port v0x556e7a5c8c10, 21;
v0x556e7a5c8c10_22 .array/port v0x556e7a5c8c10, 22;
E_0x556e7a5c8540/5 .event edge, v0x556e7a5c8c10_19, v0x556e7a5c8c10_20, v0x556e7a5c8c10_21, v0x556e7a5c8c10_22;
v0x556e7a5c8c10_23 .array/port v0x556e7a5c8c10, 23;
v0x556e7a5c8c10_24 .array/port v0x556e7a5c8c10, 24;
v0x556e7a5c8c10_25 .array/port v0x556e7a5c8c10, 25;
v0x556e7a5c8c10_26 .array/port v0x556e7a5c8c10, 26;
E_0x556e7a5c8540/6 .event edge, v0x556e7a5c8c10_23, v0x556e7a5c8c10_24, v0x556e7a5c8c10_25, v0x556e7a5c8c10_26;
v0x556e7a5c8c10_27 .array/port v0x556e7a5c8c10, 27;
v0x556e7a5c8c10_28 .array/port v0x556e7a5c8c10, 28;
v0x556e7a5c8c10_29 .array/port v0x556e7a5c8c10, 29;
v0x556e7a5c8c10_30 .array/port v0x556e7a5c8c10, 30;
E_0x556e7a5c8540/7 .event edge, v0x556e7a5c8c10_27, v0x556e7a5c8c10_28, v0x556e7a5c8c10_29, v0x556e7a5c8c10_30;
v0x556e7a5c8c10_31 .array/port v0x556e7a5c8c10, 31;
E_0x556e7a5c8540/8 .event edge, v0x556e7a5c8c10_31, v0x556e7a5c3f30_0;
E_0x556e7a5c8540 .event/or E_0x556e7a5c8540/0, E_0x556e7a5c8540/1, E_0x556e7a5c8540/2, E_0x556e7a5c8540/3, E_0x556e7a5c8540/4, E_0x556e7a5c8540/5, E_0x556e7a5c8540/6, E_0x556e7a5c8540/7, E_0x556e7a5c8540/8;
S_0x556e7a5c86c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 21, 10 21 0, S_0x556e7a5c8230;
 .timescale -9 -12;
v0x556e7a5c88c0_0 .var/i "i", 31 0;
    .scope S_0x556e7a5bbda0;
T_4 ;
    %vpi_call/w 5 33 "$readmemh", P_0x556e7a5bb2d0, v0x556e7a5bbfb0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x556e7a5bbac0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5bbcc0_0, 0, 32;
    %end;
    .thread T_5, $init;
    .scope S_0x556e7a5bbac0;
T_6 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5bc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5bbcc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556e7a5bc600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x556e7a5bc520_0;
    %assign/vec4 v0x556e7a5bbcc0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556e7a5bb0f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5bc520_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x556e7a5bb0f0;
T_8 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5bc460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x556e7a5bc760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x556e7a5bc270_0;
    %load/vec4 v0x556e7a5bc070_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5bbfb0, 0, 4;
T_8.2 ;
    %load/vec4 v0x556e7a5bc070_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5bbfb0, 4;
    %assign/vec4 v0x556e7a5bc520_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556e7a5b7480;
T_9 ;
Ewait_0 .event/or E_0x556e7a49a1d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x556e7a5b8180_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x556e7a5b7f30_0, 0, 32;
T_9.19 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.27;
T_9.26 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.28, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5b80a0_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
    %jmp T_9.31;
T_9.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5b7ac0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5b7b60_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b85e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5b8260_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5b7d70_0, 0, 32;
T_9.31 ;
T_9.29 ;
T_9.27 ;
T_9.25 ;
T_9.23 ;
T_9.21 ;
    %load/vec4 v0x556e7a5b7d70_0;
    %store/vec4 v0x556e7a5b7e50_0, 0, 32;
    %load/vec4 v0x556e7a5b8420_0;
    %store/vec4 v0x556e7a5b8500_0, 0, 5;
    %load/vec4 v0x556e7a5b85e0_0;
    %store/vec4 v0x556e7a5b86c0_0, 0, 5;
    %load/vec4 v0x556e7a5b8260_0;
    %store/vec4 v0x556e7a5b8340_0, 0, 5;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.32, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.34, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.37;
T_9.36 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.38, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.41;
T_9.40 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.42, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.43;
T_9.42 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.44, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.45;
T_9.44 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.47;
T_9.46 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.48, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.49;
T_9.48 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.50, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.51;
T_9.50 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7b60_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.52, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
T_9.52 ;
T_9.51 ;
T_9.49 ;
T_9.47 ;
T_9.45 ;
T_9.43 ;
T_9.41 ;
T_9.39 ;
T_9.37 ;
T_9.35 ;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.54, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.56, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.57;
T_9.56 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_9.58, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.59;
T_9.58 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.60, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.61;
T_9.60 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.62, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.63;
T_9.62 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7d70_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.64, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.65;
T_9.64 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7d70_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.66, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.67;
T_9.66 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7d70_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.68, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.69;
T_9.68 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
    %jmp T_9.71;
T_9.70 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_9.72, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
T_9.72 ;
T_9.71 ;
T_9.69 ;
T_9.67 ;
T_9.65 ;
T_9.63 ;
T_9.61 ;
T_9.59 ;
T_9.57 ;
    %jmp T_9.55;
T_9.54 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x556e7a5b7810_0, 0, 4;
T_9.55 ;
T_9.33 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.74, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.76, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.77;
T_9.76 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_9.78, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.79;
T_9.78 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_9.80, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.81;
T_9.80 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.82, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.83;
T_9.82 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.84, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.85;
T_9.84 ;
    %load/vec4 v0x556e7a5b7ac0_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.86, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
    %jmp T_9.87;
T_9.86 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
T_9.87 ;
T_9.85 ;
T_9.83 ;
T_9.81 ;
T_9.79 ;
T_9.77 ;
    %jmp T_9.75;
T_9.74 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556e7a5b7910_0, 0, 3;
T_9.75 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b8180_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.88, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.89;
T_9.88 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.90, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.91;
T_9.90 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b8180_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.92, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.93;
T_9.92 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b8180_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.94, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.95;
T_9.94 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.96, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.97;
T_9.96 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b8180_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.98, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
    %jmp T_9.99;
T_9.98 ;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556e7a5b7f30_0;
    %pushi/vec4 3, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.100, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5b7c90_0, 0, 4;
T_9.100 ;
T_9.99 ;
T_9.97 ;
T_9.95 ;
T_9.93 ;
T_9.91 ;
T_9.89 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556e7a5bc900;
T_10 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5bda50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_1, S_0x556e7a5bcd90;
    %jmp t_0;
    .scope S_0x556e7a5bcd90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5bcf90_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x556e7a5bcf90_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_10.3, 5;
    %load/vec4 v0x556e7a5bcf90_0;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556e7a5bcf90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5bd2e0, 0, 4;
T_10.4 ;
    %load/vec4 v0x556e7a5bcf90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556e7a5bcf90_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x556e7a5bc900;
t_0 %join;
    %pushi/vec4 72, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5bd2e0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556e7a5bdd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x556e7a5bdc00_0;
    %load/vec4 v0x556e7a5bdb40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5bd2e0, 0, 4;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556e7a5bc900;
T_11 ;
Ewait_1 .event/or E_0x556e7a5bcc10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x556e7a5bd870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5bd2e0, 4;
    %store/vec4 v0x556e7a5bd150_0, 0, 32;
    %load/vec4 v0x556e7a5bd980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5bd2e0, 4;
    %store/vec4 v0x556e7a5bd210_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556e7a5b8cb0;
T_12 ;
Ewait_2 .event/or E_0x556e7a5a2900, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x556e7a5b8f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %add;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %sub;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %and;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %or;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %xor;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x556e7a5b91f0_0;
    %load/vec4 v0x556e7a5b9400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.15, 8;
T_12.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.15, 8;
 ; End of false expr.
    %blend;
T_12.15;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x556e7a5b9100_0;
    %load/vec4 v0x556e7a5b92d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556e7a5b9040_0, 0, 32;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x556e7a5b9560;
T_13 ;
Ewait_3 .event/or E_0x556e7a5a2d00, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x556e7a5b9870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x556e7a5b9960_0;
    %load/vec4 v0x556e7a5b9b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x556e7a5b9960_0;
    %load/vec4 v0x556e7a5b9b00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x556e7a5b9960_0;
    %load/vec4 v0x556e7a5b9b00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v0x556e7a5b9a60_0;
    %load/vec4 v0x556e7a5b9c10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x556e7a5b9b00_0;
    %load/vec4 v0x556e7a5b9960_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x556e7a5b9c10_0;
    %load/vec4 v0x556e7a5b9a60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x556e7a5b9790_0, 0, 1;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x556e7a5b89d0;
T_14 ;
Ewait_4 .event/or E_0x556e7a5a2500, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x556e7a5ba400_0;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5baa00_0;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5ba780_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v0x556e7a5bacb0_0;
    %load/vec4 v0x556e7a5ba960_0;
    %add;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v0x556e7a5baa00_0;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x556e7a5ba960_0;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5baa00_0;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x556e7a5bacb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5bacb0_0;
    %load/vec4 v0x556e7a5ba960_0;
    %add;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %load/vec4 v0x556e7a5bacb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5bad90_0;
    %load/vec4 v0x556e7a5ba960_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x556e7a5bae70_0;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5baa00_0;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x556e7a5ba8c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %load/vec4 v0x556e7a5bacb0_0;
    %load/vec4 v0x556e7a5ba960_0;
    %add;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %load/vec4 v0x556e7a5baa00_0;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5ba820_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x556e7a5baac0_0, 0, 32;
T_14.15 ;
T_14.13 ;
T_14.11 ;
T_14.9 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556e7a59e4c0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a548e70_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x556e7a548e70_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556e7a548e70_0;
    %store/vec4a v0x556e7a5b6b00, 4, 0;
    %load/vec4 v0x556e7a548e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556e7a548e70_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x556e7a5b6870;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a56c980_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_0x556e7a5b6870;
T_17 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5b7200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a56c980_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x556e7a5b7140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x556e7a5b7060_0;
    %assign/vec4 v0x556e7a56c980_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556e7a577ef0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5b7060_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_0x556e7a577ef0;
T_19 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5b6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x556e7a5b72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x556e7a5b6d90_0;
    %load/vec4 v0x556e7a5b6be0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5b6b00, 0, 4;
T_19.2 ;
    %load/vec4 v0x556e7a5b6be0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5b6b00, 4;
    %assign/vec4 v0x556e7a5b7060_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556e7a593ca0;
T_20 ;
    %wait E_0x556e7a4b6ff0;
    %load/vec4 v0x556e7a5c0810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5c0260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5bfce0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556e7a5bfe40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x556e7a5c00d0_0;
    %assign/vec4 v0x556e7a5c0260_0, 0;
    %load/vec4 v0x556e7a5bfda0_0;
    %assign/vec4 v0x556e7a5bfce0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556e7a5a22f0;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0x556e7a5c0fa0_0;
    %nor/r;
    %store/vec4 v0x556e7a5c0fa0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x556e7a5a22f0;
T_22 ;
    %vpi_call/w 3 28 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556e7a5a22f0 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e7a5c0fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5c12f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556e7a5c12f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5c12f0_0, 0, 1;
    %fork t_3, S_0x556e7a590be0;
    %jmp t_2;
    .scope S_0x556e7a590be0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5787d0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x556e7a5787d0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_22.1, 5;
    %vpi_call/w 3 40 "$display", "%d", v0x556e7a5c11e0_0 {0 0 0};
    %delay 10000, 0;
    %load/vec4 v0x556e7a5787d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x556e7a5787d0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_0x556e7a5a22f0;
t_2 %join;
    %delay 10000, 0;
    %fork t_5, S_0x556e7a590fe0;
    %jmp t_4;
    .scope S_0x556e7a590fe0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a59c820_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x556e7a59c820_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 1048595, 0, 32;
    %store/vec4 v0x556e7a5c1140_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0x556e7a59c820_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x556e7a59c820_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_0x556e7a5a22f0;
t_4 %join;
    %vpi_call/w 3 67 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x556e7a5c76d0;
T_23 ;
    %vpi_call/w 5 33 "$readmemh", P_0x556e7a5c6c00, v0x556e7a5c78e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x556e7a5c73f0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c75f0_0, 0, 32;
    %end;
    .thread T_24, $init;
    .scope S_0x556e7a5c73f0;
T_25 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5c7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5c75f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x556e7a5c7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x556e7a5c7e50_0;
    %assign/vec4 v0x556e7a5c75f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x556e7a5c6a20;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c7e50_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x556e7a5c6a20;
T_27 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5c7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x556e7a5c8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x556e7a5c7ba0_0;
    %load/vec4 v0x556e7a5c79a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5c78e0, 0, 4;
T_27.2 ;
    %load/vec4 v0x556e7a5c79a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5c78e0, 4;
    %assign/vec4 v0x556e7a5c7e50_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x556e7a5c2cb0;
T_28 ;
Ewait_5 .event/or E_0x556e7a5c2f90, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_28.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_28.6, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_28.8, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_28.10, 4;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.11;
T_28.10 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_28.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.13;
T_28.12 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 55, 0, 7;
    %jmp/0xz  T_28.14, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.15;
T_28.14 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 23, 0, 7;
    %jmp/0xz  T_28.16, 4;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.17;
T_28.16 ;
    %load/vec4 v0x556e7a5c39f0_0;
    %cmpi/e 115, 0, 7;
    %jmp/0xz  T_28.18, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
    %jmp T_28.19;
T_28.18 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x556e7a5c37a0_0, 0, 32;
T_28.19 ;
T_28.17 ;
T_28.15 ;
T_28.13 ;
T_28.11 ;
T_28.9 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.20, 4;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.21;
T_28.20 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.22, 4;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.23;
T_28.22 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.24, 4;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.25;
T_28.24 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_28.26, 4;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.27;
T_28.26 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.28, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.29;
T_28.28 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.30, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 10, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556e7a5c3910_0;
    %parti/s 8, 23, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
    %jmp T_28.31;
T_28.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5c3330_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x556e7a5c33d0_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3c90_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3e50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556e7a5c3ad0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c35e0_0, 0, 32;
T_28.31 ;
T_28.29 ;
T_28.27 ;
T_28.25 ;
T_28.23 ;
T_28.21 ;
    %load/vec4 v0x556e7a5c35e0_0;
    %store/vec4 v0x556e7a5c36c0_0, 0, 32;
    %load/vec4 v0x556e7a5c3c90_0;
    %store/vec4 v0x556e7a5c3d70_0, 0, 5;
    %load/vec4 v0x556e7a5c3e50_0;
    %store/vec4 v0x556e7a5c3f30_0, 0, 5;
    %load/vec4 v0x556e7a5c3ad0_0;
    %store/vec4 v0x556e7a5c3bb0_0, 0, 5;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.32, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.34, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.35;
T_28.34 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.36, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.37;
T_28.36 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.38, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.39;
T_28.38 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.40, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.41;
T_28.40 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.42, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.43;
T_28.42 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.44, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.45;
T_28.44 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.46, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.47;
T_28.46 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.48, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.49;
T_28.48 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.50, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.51;
T_28.50 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c33d0_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.52, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
T_28.52 ;
T_28.51 ;
T_28.49 ;
T_28.47 ;
T_28.45 ;
T_28.43 ;
T_28.41 ;
T_28.39 ;
T_28.37 ;
T_28.35 ;
    %jmp T_28.33;
T_28.32 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.54, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_28.56, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.57;
T_28.56 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_28.58, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.59;
T_28.58 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_28.60, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.61;
T_28.60 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_28.62, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.63;
T_28.62 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c35e0_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.64, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.65;
T_28.64 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c35e0_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.66, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.67;
T_28.66 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c35e0_0;
    %parti/s 7, 5, 4;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.68, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.69;
T_28.68 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_28.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
    %jmp T_28.71;
T_28.70 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_28.72, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
T_28.72 ;
T_28.71 ;
T_28.69 ;
T_28.67 ;
T_28.65 ;
T_28.63 ;
T_28.61 ;
T_28.59 ;
T_28.57 ;
    %jmp T_28.55;
T_28.54 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x556e7a5c3080_0, 0, 4;
T_28.55 ;
T_28.33 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_28.74, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_28.76, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.77;
T_28.76 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_28.78, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.79;
T_28.78 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_28.80, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.81;
T_28.80 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_28.82, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.83;
T_28.82 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_28.84, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.85;
T_28.84 ;
    %load/vec4 v0x556e7a5c3330_0;
    %pad/u 4;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_28.86, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
    %jmp T_28.87;
T_28.86 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
T_28.87 ;
T_28.85 ;
T_28.83 ;
T_28.81 ;
T_28.79 ;
T_28.77 ;
    %jmp T_28.75;
T_28.74 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x556e7a5c3180_0, 0, 3;
T_28.75 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c39f0_0;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.88, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.89;
T_28.88 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.90, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.91;
T_28.90 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c39f0_0;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.92, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.93;
T_28.92 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c39f0_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.94, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.95;
T_28.94 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.96, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.97;
T_28.96 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c39f0_0;
    %pushi/vec4 23, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.98, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
    %jmp T_28.99;
T_28.98 ;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x556e7a5c37a0_0;
    %pushi/vec4 3, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.100, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556e7a5c3500_0, 0, 4;
T_28.100 ;
T_28.99 ;
T_28.97 ;
T_28.95 ;
T_28.93 ;
T_28.91 ;
T_28.89 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x556e7a5c8230;
T_29 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5c9380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %fork t_7, S_0x556e7a5c86c0;
    %jmp t_6;
    .scope S_0x556e7a5c86c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c88c0_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x556e7a5c88c0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_29.3, 5;
    %load/vec4 v0x556e7a5c88c0_0;
    %cmpi/ne 11, 0, 32;
    %jmp/0xz  T_29.4, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556e7a5c88c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5c8c10, 0, 4;
T_29.4 ;
    %load/vec4 v0x556e7a5c88c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556e7a5c88c0_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %end;
    .scope S_0x556e7a5c8230;
t_6 %join;
    %pushi/vec4 72, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5c8c10, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x556e7a5c96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x556e7a5c9530_0;
    %load/vec4 v0x556e7a5c9470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5c8c10, 0, 4;
T_29.6 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x556e7a5c8230;
T_30 ;
Ewait_6 .event/or E_0x556e7a5c8540, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x556e7a5c91a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5c8c10, 4;
    %store/vec4 v0x556e7a5c8a80_0, 0, 32;
    %load/vec4 v0x556e7a5c92b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5c8c10, 4;
    %store/vec4 v0x556e7a5c8b40_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x556e7a5c4560;
T_31 ;
Ewait_7 .event/or E_0x556e7a5c4790, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x556e7a5c4820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.0 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %add;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.1 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %sub;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.2 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %and;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.3 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %or;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.4 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %xor;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.5 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.6 ;
    %load/vec4 v0x556e7a5c4ae0_0;
    %load/vec4 v0x556e7a5c4cf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_31.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.15, 8;
T_31.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.15, 8;
 ; End of false expr.
    %blend;
T_31.15;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.7 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.8 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.9 ;
    %load/vec4 v0x556e7a5c49f0_0;
    %load/vec4 v0x556e7a5c4bc0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556e7a5c4930_0, 0, 32;
    %jmp T_31.11;
T_31.11 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x556e7a5c4e50;
T_32 ;
Ewait_8 .event/or E_0x556e7a5c5050, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x556e7a5c51a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x556e7a5c5290_0;
    %load/vec4 v0x556e7a5c5430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x556e7a5c5290_0;
    %load/vec4 v0x556e7a5c5430_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x556e7a5c5290_0;
    %load/vec4 v0x556e7a5c5430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x556e7a5c5390_0;
    %load/vec4 v0x556e7a5c5540_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x556e7a5c5430_0;
    %load/vec4 v0x556e7a5c5290_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x556e7a5c5540_0;
    %load/vec4 v0x556e7a5c5390_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x556e7a5c50c0_0, 0, 1;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x556e7a5c4240;
T_33 ;
Ewait_9 .event/or E_0x556e7a5c44d0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x556e7a5c5d30_0;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c6330_0;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c60b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.4, 8;
    %load/vec4 v0x556e7a5c65e0_0;
    %load/vec4 v0x556e7a5c6290_0;
    %add;
    %jmp/1 T_33.5, 8;
T_33.4 ; End of true expr.
    %load/vec4 v0x556e7a5c6330_0;
    %jmp/0 T_33.5, 8;
 ; End of false expr.
    %blend;
T_33.5;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x556e7a5c6290_0;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c6330_0;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_33.8, 4;
    %load/vec4 v0x556e7a5c65e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c65e0_0;
    %load/vec4 v0x556e7a5c6290_0;
    %add;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_33.10, 4;
    %load/vec4 v0x556e7a5c65e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c66c0_0;
    %load/vec4 v0x556e7a5c6290_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_33.12, 4;
    %load/vec4 v0x556e7a5c67a0_0;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c6330_0;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.13;
T_33.12 ;
    %load/vec4 v0x556e7a5c61f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_33.14, 4;
    %load/vec4 v0x556e7a5c65e0_0;
    %load/vec4 v0x556e7a5c6290_0;
    %add;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %load/vec4 v0x556e7a5c6330_0;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
    %jmp T_33.15;
T_33.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c6150_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x556e7a5c63f0_0, 0, 32;
T_33.15 ;
T_33.13 ;
T_33.11 ;
T_33.9 ;
T_33.7 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x556e7a5c1d20;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c1f20_0, 0, 32;
T_34.0 ;
    %load/vec4 v0x556e7a5c1f20_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_34.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x556e7a5c1f20_0;
    %store/vec4a v0x556e7a5c2330, 4, 0;
    %load/vec4 v0x556e7a5c1f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556e7a5c1f20_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %end;
    .thread T_34;
    .scope S_0x556e7a5c2000;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c2230_0, 0, 32;
    %end;
    .thread T_35, $init;
    .scope S_0x556e7a5c2000;
T_36 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5c2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5c2230_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x556e7a5c2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x556e7a5c2890_0;
    %assign/vec4 v0x556e7a5c2230_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x556e7a5c1420;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556e7a5c2890_0, 0, 32;
    %end;
    .thread T_37, $init;
    .scope S_0x556e7a5c1420;
T_38 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5c27d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x556e7a5c2af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x556e7a5c25c0_0;
    %load/vec4 v0x556e7a5c2410_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556e7a5c2330, 0, 4;
T_38.2 ;
    %load/vec4 v0x556e7a5c2410_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x556e7a5c2330, 4;
    %assign/vec4 v0x556e7a5c2890_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x556e7a572820;
T_39 ;
    %wait E_0x556e7a4b6260;
    %load/vec4 v0x556e7a5cc6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x556e7a5cb7b0_0;
    %assign/vec4 v0x556e7a5cb6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556e7a5cbd50_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x556e7a5cb7b0_0;
    %assign/vec4 v0x556e7a5cb6f0_0, 0;
    %load/vec4 v0x556e7a5cbbc0_0;
    %assign/vec4 v0x556e7a5cbd50_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/processor1_tb.sv";
    "hdl/processor.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/decode.sv";
    "hdl/execute.sv";
    "hdl/alu.sv";
    "hdl/branch_alu.sv";
    "hdl/register_file.sv";
    "hdl/top_level.sv";
