<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3524" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3524{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3524{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3524{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3524{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_3524{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t6_3524{left:69px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3524{left:69px;bottom:1036px;letter-spacing:-0.14px;}
#t8_3524{left:95px;bottom:1036px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t9_3524{left:95px;bottom:1011px;letter-spacing:-0.13px;}
#ta_3524{left:121px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tb_3524{left:121px;bottom:995px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_3524{left:95px;bottom:970px;letter-spacing:-0.26px;}
#td_3524{left:121px;bottom:970px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3524{left:121px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_3524{left:95px;bottom:929px;letter-spacing:-0.12px;}
#tg_3524{left:121px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#th_3524{left:121px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3524{left:69px;bottom:888px;letter-spacing:-0.15px;}
#tj_3524{left:95px;bottom:888px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tk_3524{left:95px;bottom:863px;letter-spacing:-0.13px;}
#tl_3524{left:121px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_3524{left:121px;bottom:846px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3524{left:95px;bottom:822px;letter-spacing:-0.26px;}
#to_3524{left:121px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tp_3524{left:121px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tq_3524{left:121px;bottom:788px;letter-spacing:-0.16px;}
#tr_3524{left:95px;bottom:764px;letter-spacing:-0.12px;}
#ts_3524{left:121px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tt_3524{left:121px;bottom:747px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3524{left:69px;bottom:723px;letter-spacing:-0.14px;}
#tv_3524{left:95px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_3524{left:95px;bottom:698px;letter-spacing:-0.13px;}
#tx_3524{left:121px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_3524{left:121px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_3524{left:121px;bottom:664px;letter-spacing:-0.13px;}
#t10_3524{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3524{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_3524{left:69px;bottom:566px;letter-spacing:0.14px;}
#t13_3524{left:151px;bottom:566px;letter-spacing:0.15px;}
#t14_3524{left:69px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3524{left:69px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t16_3524{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t17_3524{left:69px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3524{left:69px;bottom:461px;}
#t19_3524{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1a_3524{left:95px;bottom:448px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t1b_3524{left:95px;bottom:431px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1c_3524{left:69px;bottom:404px;}
#t1d_3524{left:95px;bottom:408px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1e_3524{left:69px;bottom:381px;}
#t1f_3524{left:95px;bottom:385px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3524{left:69px;bottom:357px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1h_3524{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_3524{left:69px;bottom:310px;}
#t1j_3524{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_3524{left:69px;bottom:287px;}
#t1l_3524{left:95px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1m_3524{left:69px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3524{left:69px;bottom:207px;letter-spacing:0.14px;}
#t1o_3524{left:151px;bottom:207px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1p_3524{left:69px;bottom:183px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1q_3524{left:69px;bottom:165px;letter-spacing:-0.14px;}
#t1r_3524{left:69px;bottom:144px;letter-spacing:-0.13px;}
#t1s_3524{left:101px;bottom:151px;}
#t1t_3524{left:117px;bottom:144px;letter-spacing:-0.14px;word-spacing:-0.01px;}

.s1_3524{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3524{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3524{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3524{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3524{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3524{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3524" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3524Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3524" style="-webkit-user-select: none;"><object width="935" height="1210" data="3524/3524.svg" type="image/svg+xml" id="pdf3524" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3524" class="t s1_3524">15-34 </span><span id="t2_3524" class="t s1_3524">Vol. 3B </span>
<span id="t3_3524" class="t s2_3524">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3524" class="t s3_3524">15.6.9 </span><span id="t5_3524" class="t s3_3524">Implicit Reset of Package and Logical Processor Scope Configuration MSRs </span>
<span id="t6_3524" class="t s4_3524">HFI/Intel Thread Director enable bits are reset by hardware in the following scenarios: </span>
<span id="t7_3524" class="t s4_3524">1. </span><span id="t8_3524" class="t s4_3524">When GETSEC[SENTER] is executed: </span>
<span id="t9_3524" class="t s4_3524">a. </span><span id="ta_3524" class="t s4_3524">The processor implicitly resets the HFI/Intel Thread Director enable bits in the IA32_HW_FEEDBACK_- </span>
<span id="tb_3524" class="t s4_3524">CONFIG MSR on all sockets (packages) in the system. </span>
<span id="tc_3524" class="t s4_3524">b. </span><span id="td_3524" class="t s4_3524">The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_- </span>
<span id="te_3524" class="t s4_3524">CONFIG MSR on all logical processors in the system across all sockets. </span>
<span id="tf_3524" class="t s4_3524">c. </span><span id="tg_3524" class="t s4_3524">The processor implicitly clears the HFI/Intel Thread Director table structure pointer in the IA32_HW_FEED- </span>
<span id="th_3524" class="t s4_3524">BACK_PTR package MSR across all sockets. </span>
<span id="ti_3524" class="t s4_3524">2. </span><span id="tj_3524" class="t s4_3524">When GETSEC[ENTERACCS] is executed: </span>
<span id="tk_3524" class="t s4_3524">a. </span><span id="tl_3524" class="t s4_3524">The processor implicitly resets the HFI/Intel Thread Director enable bits in the IA32_HW_FEEDBACK_- </span>
<span id="tm_3524" class="t s4_3524">CONFIG MSR on the socket where the GETSEC[ENTERACCS] instruction was executed. </span>
<span id="tn_3524" class="t s4_3524">b. </span><span id="to_3524" class="t s4_3524">The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_- </span>
<span id="tp_3524" class="t s4_3524">CONFIG MSR on all logical processors on the socket where the GETSEC[ENTERACCS] instruction was </span>
<span id="tq_3524" class="t s4_3524">executed. </span>
<span id="tr_3524" class="t s4_3524">c. </span><span id="ts_3524" class="t s4_3524">The processor implicitly clears the HFI/Intel Thread Director table structure pointer in the IA32_HW_FEED- </span>
<span id="tt_3524" class="t s4_3524">BACK_PTR package MSR on the socket where the GETSEC[ENTERACCS] instruction was executed. </span>
<span id="tu_3524" class="t s4_3524">3. </span><span id="tv_3524" class="t s4_3524">When an INIT or a wait-for-SIPI state are processed by a logical processor: </span>
<span id="tw_3524" class="t s4_3524">a. </span><span id="tx_3524" class="t s4_3524">The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_- </span>
<span id="ty_3524" class="t s4_3524">CONFIG MSR on that logical processor, whether the signal was in the context of GETSEC[ENTERACCS] or </span>
<span id="tz_3524" class="t s4_3524">not. </span>
<span id="t10_3524" class="t s4_3524">If the OS requires HFI/Intel Thread Director to be active after exiting the measured environment or when </span>
<span id="t11_3524" class="t s4_3524">processing a SIPI event, it should re-enable HFI/Intel Thread Director. </span>
<span id="t12_3524" class="t s3_3524">15.6.10 </span><span id="t13_3524" class="t s3_3524">Logical Processor Scope Intel® Thread Director Run Time Characteristics </span>
<span id="t14_3524" class="t s4_3524">The processor provides the operating system with run time feedback about the execution characteristics of the </span>
<span id="t15_3524" class="t s4_3524">software thread executing on logical processors whose IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] is set. </span>
<span id="t16_3524" class="t s4_3524">The run time feedback is communicated via a read-only MSR named IA32_THREAD_FEEDBACK_CHAR. This is a </span>
<span id="t17_3524" class="t s4_3524">logical processor scope MSR whose address is 17D2H. This MSR is structured as follows: </span>
<span id="t18_3524" class="t s5_3524">• </span><span id="t19_3524" class="t s4_3524">Bit 63 – Valid bit. When set to 1 the OS Scheduler can use the Class ID (in bits 7:0) for its scheduling decisions. </span>
<span id="t1a_3524" class="t s4_3524">If this bit is 0, the Class ID field should be ignored. It is recommended that the OS uses the last known Class ID </span>
<span id="t1b_3524" class="t s4_3524">of the software thread for its scheduling decisions. </span>
<span id="t1c_3524" class="t s5_3524">• </span><span id="t1d_3524" class="t s4_3524">Bits 62:8 – Reserved. </span>
<span id="t1e_3524" class="t s5_3524">• </span><span id="t1f_3524" class="t s4_3524">Bits 7:0 – Application Class ID, pointing into the Intel Thread Director structure described in Table 15-8. </span>
<span id="t1g_3524" class="t s4_3524">This MSR is valid only if CPUID.06H:EAX[bit 23] is set. </span>
<span id="t1h_3524" class="t s4_3524">The valid bit is cleared by the hardware in the following cases: </span>
<span id="t1i_3524" class="t s5_3524">• </span><span id="t1j_3524" class="t s4_3524">The hardware does not have enough information to provide the operating system with a reliable Class ID. </span>
<span id="t1k_3524" class="t s5_3524">• </span><span id="t1l_3524" class="t s4_3524">The operating system cleared the logical processor’s IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] bit. </span>
<span id="t1m_3524" class="t s4_3524">The HRESET instruction is executed while configured to reset the Intel Thread Director history. </span>
<span id="t1n_3524" class="t s3_3524">15.6.11 </span><span id="t1o_3524" class="t s3_3524">Logical Processor Scope History </span>
<span id="t1p_3524" class="t s4_3524">The operating system can reset the Intel Thread Director related history accumulated on the current logical pro- </span>
<span id="t1q_3524" class="t s4_3524">cessor it is executing on by issuing the HRESET instruction. See “CPUID—CPU Identification” in Chapter 3 of the </span>
<span id="t1r_3524" class="t s4_3524">Intel </span>
<span id="t1s_3524" class="t s6_3524">® </span>
<span id="t1t_3524" class="t s4_3524">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A, for enumeration of the HRESET </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
