{"Source Block": ["hdl/library/xilinx/axi_dacfifo/util_dacfifo_bypass.v@253:273@HdlStmProcess", "    .din (dac_mem_waddr_m2),\n    .dout (dac_mem_waddr_m2_g2b_s));\n\n  // define underflow\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_xfer_out_m1 <= 1'b0;\n      dac_xfer_out <= 1'b0;\n      dac_dunf <= 1'b0;\n    end else begin\n      dac_xfer_out_m1 <= dma_xfer_req;\n      dac_xfer_out <= dac_xfer_out_m1;\n      dac_dunf <= (dac_valid == 1'b1) ? (dac_xfer_out & ~dac_mem_ready) : dac_dunf;\n    end\n  end\n\n  // DAC data output logic\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/altera/avl_dacfifo/util_dacfifo_bypass.v@248:268", "    .din (dac_mem_waddr_m2),\n    .dout (dac_mem_waddr_m2_g2b_s));\n\n  // define underflow\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n      dac_xfer_out_m1 <= 1'b0;\n      dac_xfer_out <= 1'b0;\n      dac_dunf <= 1'b0;\n    end else begin\n      dac_xfer_out_m1 <= dma_xfer_req;\n      dac_xfer_out <= dac_xfer_out_m1;\n      dac_dunf <= (dac_valid == 1'b1) ? (dac_xfer_out & ~dac_mem_ready) : dac_dunf;\n    end\n  end\n\n  // DAC data output logic\n\n  always @(posedge dac_clk) begin\n    if (dac_rst == 1'b1) begin\n"]], "Diff Content": {"Delete": [[266, "      dac_dunf <= (dac_valid == 1'b1) ? (dac_xfer_out & ~dac_mem_ready) : dac_dunf;\n"]], "Add": [[266, "      if (dac_valid == 1'b1) begin\n"], [266, "        dac_dunf <= dac_mem_empty_s;\n"], [266, "      end\n"]]}}