// Seed: 3718595546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    output wor   id_7
);
  assign id_0 = id_3;
  wire id_9, id_10, id_11, id_12, id_13;
  supply0 id_14 = id_6 == 1;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_9
  );
endmodule
