[options]
isa rv32imc

[depth]
insn            20
reg       15    25
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30
cover     1     15

csrw            15
csr_ill         15
csrc_inc   1    15
csrc_upcnt 1    15

[sort]
reg_ch0

[csrs]
mcycle          inc upcnt
minstret        inc upcnt

[illegal_csrs]
c00     u       w
c80     u       w
c02     u       w
c82     u       w

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`define RISCV_FORMAL_UMODE
`define PICORV32_TESTBUG_NONE
`define DEBUGNETS

[defines liveness]
`define PICORV32_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/@core@.v

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);
