<profile>

<section name = "Vitis HLS Report for 'mp_mul_9_Pipeline_VITIS_LOOP_157_4'" level="0">
<item name = "Date">Tue May 20 14:37:39 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">sikep503_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.040 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 17, 0.110 us, 0.170 us, 2, 8, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_157_4">9, 15, 10, 1, 1, 1 ~ 7, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1273, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 68, -</column>
<column name="Register">-, -, 1191, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln105_fu_498_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln123_fu_428_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln130_46_fu_474_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln130_47_fu_484_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln130_fu_470_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln133_fu_548_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln157_fu_231_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln158_1_fu_294_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln158_fu_256_p2">+, 0, 0, 15, 8, 7</column>
<column name="t_fu_714_p2">+, 0, 0, 11, 3, 3</column>
<column name="tempReg_fu_619_p2">+, 0, 0, 71, 64, 64</column>
<column name="temp_25_fu_504_p2">+, 0, 0, 41, 34, 34</column>
<column name="temp_fu_438_p2">+, 0, 0, 41, 34, 34</column>
<column name="u_fu_634_p2">+, 0, 0, 71, 64, 64</column>
<column name="v_110_fu_560_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln158_fu_277_p2">-, 0, 0, 13, 5, 5</column>
<column name="and_ln160_fu_686_p2">and, 0, 0, 64, 64, 64</column>
<column name="icmp_ln157_fu_225_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="or_ln105_1_fu_578_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln160_1_fu_696_p2">or, 0, 0, 64, 64, 64</column>
<column name="or_ln160_fu_656_p2">or, 0, 0, 64, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln105_3_fu_566_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_4_fu_572_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln105_5_fu_584_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln160_1_fu_652_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln160_3_fu_691_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln160_4_fu_669_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln160_fu_648_p2">xor, 0, 0, 64, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 4, 8</column>
<column name="j_7_fu_106">9, 2, 4, 8</column>
<column name="t_33_fu_98">9, 2, 3, 6</column>
<column name="u_34_out_o">14, 3, 64, 192</column>
<column name="v_35_fu_102">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln105_reg_878">32, 0, 32, 0</column>
<column name="add_ln133_reg_888">32, 0, 64, 32</column>
<column name="add_ln133_reg_888_pp0_iter8_reg">32, 0, 64, 32</column>
<column name="ah_reg_791">32, 0, 32, 0</column>
<column name="al_reg_781">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="bh_reg_796">32, 0, 32, 0</column>
<column name="bl_reg_786">32, 0, 32, 0</column>
<column name="icmp_ln157_reg_767">1, 0, 1, 0</column>
<column name="j_7_fu_106">4, 0, 4, 0</column>
<column name="j_reg_761">4, 0, 4, 0</column>
<column name="t_33_fu_98">3, 0, 3, 0</column>
<column name="tempReg_reg_893">64, 0, 64, 0</column>
<column name="tempReg_reg_893_pp0_iter8_reg">64, 0, 64, 0</column>
<column name="tmp_117_reg_846">32, 0, 32, 0</column>
<column name="tmp_118_reg_867">2, 0, 2, 0</column>
<column name="tmp_119_reg_851">32, 0, 32, 0</column>
<column name="tmp_119_reg_851_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="tmp_120_reg_857">32, 0, 32, 0</column>
<column name="tmp_120_reg_857_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="tmp_121_reg_862">32, 0, 32, 0</column>
<column name="tmp_122_reg_883">2, 0, 2, 0</column>
<column name="trunc_ln106_78_reg_830">32, 0, 32, 0</column>
<column name="trunc_ln106_79_reg_835">32, 0, 32, 0</column>
<column name="trunc_ln106_80_reg_840">32, 0, 32, 0</column>
<column name="trunc_ln106_80_reg_840_pp0_iter5_reg">32, 0, 32, 0</column>
<column name="trunc_ln106_reg_825">32, 0, 32, 0</column>
<column name="trunc_ln125_reg_872">32, 0, 32, 0</column>
<column name="trunc_ln125_reg_872_pp0_iter6_reg">32, 0, 32, 0</column>
<column name="u_34_out_load_reg_902">64, 0, 64, 0</column>
<column name="u_reg_907">64, 0, 64, 0</column>
<column name="v_35_fu_102">64, 0, 64, 0</column>
<column name="zext_ln156_1_cast_reg_756">4, 0, 5, 1</column>
<column name="icmp_ln157_reg_767">64, 32, 1, 0</column>
<column name="tmp_121_reg_862">64, 32, 32, 0</column>
<column name="trunc_ln106_reg_825">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_418_p_din0">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_418_p_din1">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_418_p_dout0">in, 64, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_418_p_ce">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_422_p_din0">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_422_p_din1">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_422_p_dout0">in, 64, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_422_p_ce">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_426_p_din0">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_426_p_din1">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_426_p_dout0">in, 64, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_426_p_ce">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_430_p_din0">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_430_p_din1">out, 32, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_430_p_dout0">in, 64, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="grp_fu_430_p_ce">out, 1, ap_ctrl_hs, mp_mul.9_Pipeline_VITIS_LOOP_157_4, return value</column>
<column name="indvars_iv">in, 3, ap_none, indvars_iv, scalar</column>
<column name="v">in, 64, ap_none, v, scalar</column>
<column name="zext_ln156">in, 4, ap_none, zext_ln156, scalar</column>
<column name="PKB_address0">out, 6, ap_memory, PKB, array</column>
<column name="PKB_ce0">out, 1, ap_memory, PKB, array</column>
<column name="PKB_q0">in, 64, ap_memory, PKB, array</column>
<column name="PKB_address1">out, 6, ap_memory, PKB, array</column>
<column name="PKB_ce1">out, 1, ap_memory, PKB, array</column>
<column name="PKB_q1">in, 64, ap_memory, PKB, array</column>
<column name="zext_ln156_1">in, 4, ap_none, zext_ln156_1, scalar</column>
<column name="v_35_out">out, 64, ap_vld, v_35_out, pointer</column>
<column name="v_35_out_ap_vld">out, 1, ap_vld, v_35_out, pointer</column>
<column name="u_34_out_i">in, 64, ap_ovld, u_34_out, pointer</column>
<column name="u_34_out_o">out, 64, ap_ovld, u_34_out, pointer</column>
<column name="u_34_out_o_ap_vld">out, 1, ap_ovld, u_34_out, pointer</column>
<column name="t_33_out">out, 3, ap_vld, t_33_out, pointer</column>
<column name="t_33_out_ap_vld">out, 1, ap_vld, t_33_out, pointer</column>
</table>
</item>
</section>
</profile>
