 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Thu May  5 22:57:21 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          1.85
  Critical Path Slack:           0.03
  Critical Path Clk Period:      2.22
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9500
  Buf/Inv Cell Count:            1134
  Buf Cell Count:                 360
  Inv Cell Count:                 774
  CT Buf/Inv Cell Count:            5
  Combinational Cell Count:      8999
  Sequential Cell Count:          501
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18106.577783
  Noncombinational Area:  1891.008021
  Buf/Inv Area:           1077.980427
  Total Buffer Area:           404.49
  Total Inverter Area:         673.50
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       77298.09
  Net YLength        :       74195.46
  -----------------------------------
  Cell Area:             19997.585804
  Design Area:           19997.585804
  Net Length        :       151493.55


  Design Rules
  -----------------------------------
  Total Number of Nets:         12266
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-169

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               21.68
  -----------------------------------------
  Overall Compile Time:               22.31
  Overall Compile Wall Clock Time:    22.66

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
