
---------- Begin Simulation Statistics ----------
final_tick                               543143382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701576                       # Number of bytes of host memory used
host_op_rate                                    60774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10112.86                       # Real time elapsed on the host
host_tick_rate                               53708173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612562345                       # Number of instructions simulated
sim_ops                                     614599913                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.543143                       # Number of seconds simulated
sim_ticks                                543143382500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.106022                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83386659                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94643541                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14745861                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121861342                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10665049                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10938862                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          273813                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157488514                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061634                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018194                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8277326                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143211740                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15572449                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058450                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43963217                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580299723                       # Number of instructions committed
system.cpu0.commit.committedOps             581319200                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    992745264                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.585567                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.339858                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    711338760     71.65%     71.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165980125     16.72%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42217316      4.25%     92.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37173895      3.74%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12481406      1.26%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4325758      0.44%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2340133      0.24%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1315422      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15572449      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    992745264                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887118                       # Number of function calls committed.
system.cpu0.commit.int_insts                561292287                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952057                       # Number of loads committed
system.cpu0.commit.membars                    2037575                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037581      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322244621     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970243     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911864     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581319200                       # Class of committed instruction
system.cpu0.commit.refs                     251882135                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580299723                       # Number of Instructions Simulated
system.cpu0.committedOps                    581319200                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.851505                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.851505                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            174826076                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6478457                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81380654                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             644956700                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               372671120                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445453423                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8281861                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9708235                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3071009                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157488514                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108984943                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    631035729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3954399                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          177                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663342632                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29500796                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146579                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         358517146                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94051708                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.617392                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1004303489                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913701                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               536680530     53.44%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               348160730     34.67%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62129891      6.19%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43828469      4.36%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10383374      1.03%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1840157      0.18%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260008      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     438      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1019892      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1004303489                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       70124288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8395996                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147089306                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.573518                       # Inst execution rate
system.cpu0.iew.exec_refs                   274955376                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74333946                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147179577                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            202118050                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021112                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5332786                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75146089                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625264686                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200621430                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7113968                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            616204070                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                973093                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2066853                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8281861                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4151199                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69697                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8998197                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        56822                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5093                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2195193                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22165993                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3216011                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5093                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       874999                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7520997                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274114131                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608936843                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839903                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230229265                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.566755                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608986527                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               750807807                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392069415                       # number of integer regfile writes
system.cpu0.ipc                              0.540101                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.540101                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038429      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337765030     54.19%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213017      0.68%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204638039     32.83%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73645419     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623318038                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     61                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                118                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1217143                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001953                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 192807     15.84%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                890168     73.14%     88.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               134164     11.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622496691                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2252237003                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608936791                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669214485                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622205801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623318038                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058885                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43945483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            80413                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           435                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15233200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1004303489                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.620647                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.845325                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          566279208     56.39%     56.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298092819     29.68%     86.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101835008     10.14%     96.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32434923      3.23%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4820455      0.48%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             312152      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             366950      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              89638      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72336      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1004303489                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.580140                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9712649                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2353412                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           202118050                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75146089                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    874                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1074427777                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11859001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158862559                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370580013                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6745142                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               382288767                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3239090                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10360                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777871879                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             639132741                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          416225227                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438312199                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6320228                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8281861                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16465807                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45645210                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777871835                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92296                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2785                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13917795                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2779                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1602444377                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262132801                       # The number of ROB writes
system.cpu0.timesIdled                       10896264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  841                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.348606                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4415247                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5938574                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           825766                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7558533                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            262858                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         402239                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          139381                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8530964                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3228                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           488769                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095418                       # Number of branches committed
system.cpu1.commit.bw_lim_events               711233                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054407                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3573322                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262622                       # Number of instructions committed
system.cpu1.commit.committedOps              33280713                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190538223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174667                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176387290     92.57%     92.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7152585      3.75%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2500249      1.31%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2114814      1.11%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       432895      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188489      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       935377      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       115291      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       711233      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190538223                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320792                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047401                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248510                       # Number of loads committed
system.cpu1.commit.membars                    2035963                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035963      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082351     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266436     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895825      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280713                       # Class of committed instruction
system.cpu1.commit.refs                      12162273                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262622                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280713                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.937623                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.937623                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            169168045                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               340457                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4249683                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39085402                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6231500                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13390915                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                488966                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               630360                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2031697                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8530964                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6253959                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    183861340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121272                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39912631                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1651934                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044533                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6623739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4678105                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208352                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191311123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213951                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.651762                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166667418     87.12%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14439591      7.55%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5738080      3.00%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3275725      1.71%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  893764      0.47%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166412      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129903      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191311123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         252172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              510109                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7593400                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.185029                       # Inst execution rate
system.cpu1.iew.exec_refs                    12811192                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2944441                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              146883983                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9954661                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018545                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           829003                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2982740                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36848186                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9866751                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           628185                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35444840                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1000108                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1486237                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                488966                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3582479                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          165488                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5807                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          360                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       706151                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        68977                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87434                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        422675                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20305032                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35233935                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.865941                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17582953                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.183928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35241883                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43644802                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23876514                       # number of integer regfile writes
system.cpu1.ipc                              0.168418                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168418                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036062      5.64%      5.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21149682     58.63%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10952532     30.36%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934607      5.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36073025                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1047410                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029036                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 154372     14.74%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803894     76.75%     91.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                89140      8.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35084357                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         264562683                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35233923                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40415759                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33793587                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36073025                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054599                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3567472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58128                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           192                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1543343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191311123                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.188557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.625463                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168234822     87.94%     87.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15867901      8.29%     96.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4006016      2.09%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1472249      0.77%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1287794      0.67%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             142418      0.07%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             217867      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              50571      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31485      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191311123                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.188309                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6175981                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          547110                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9954661                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2982740                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     94                       # number of misc regfile reads
system.cpu1.numCycles                       191563295                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   894704540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              157625366                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412580                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6543864                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7464515                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1351781                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4172                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47593475                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38565078                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26540825                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13822805                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3952852                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                488966                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11883376                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4128245                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47593463                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26095                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               599                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12485031                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           599                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   226680817                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74482260                       # The number of ROB writes
system.cpu1.timesIdled                           4398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3790239                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1646                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3811851                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 94777                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5137749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10243771                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        59632                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26109189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2074259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52192671                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2133891                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3864936                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1583458                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3522420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1271489                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1271486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3864936                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           881                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15380193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15380193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    430072320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               430072320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5137893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5137893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5137893                       # Request fanout histogram
system.membus.respLayer1.occupancy        26553868306                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17874729557                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   543143382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   543143382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    741188062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1040113066.985489                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        88000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2894742000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   537213878000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5929504500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93546472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93546472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93546472                       # number of overall hits
system.cpu0.icache.overall_hits::total       93546472                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15438470                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15438470                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15438470                       # number of overall misses
system.cpu0.icache.overall_misses::total     15438470                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 196845674495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 196845674495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 196845674495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 196845674495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108984942                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108984942                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108984942                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108984942                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141657                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141657                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141657                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141657                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12750.335655                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12750.335655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12750.335655                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12750.335655                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3074                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.550725                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13903234                       # number of writebacks
system.cpu0.icache.writebacks::total         13903234                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1535200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1535200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1535200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1535200                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13903270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13903270                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13903270                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13903270                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 170017428996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 170017428996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 170017428996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 170017428996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127571                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127571                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127571                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127571                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12228.592913                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.592913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12228.592913                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.592913                       # average overall mshr miss latency
system.cpu0.icache.replacements              13903234                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93546472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93546472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15438470                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15438470                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 196845674495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 196845674495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108984942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108984942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141657                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141657                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12750.335655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12750.335655                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1535200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1535200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13903270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13903270                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 170017428996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 170017428996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127571                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127571                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12228.592913                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.592913                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999924                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107448231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13903237                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.728289                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999924                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        231873153                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       231873153                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244521480                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244521480                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244521480                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244521480                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15519729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15519729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15519729                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15519729                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 455641082445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 455641082445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 455641082445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 455641082445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260041209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260041209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260041209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260041209                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059682                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059682                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059682                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059682                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29358.829812                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29358.829812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29358.829812                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29358.829812                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3693599                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       156473                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81328                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2114                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.416081                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.017502                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11142859                       # number of writebacks
system.cpu0.dcache.writebacks::total         11142859                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4769720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4769720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4769720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4769720                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10750009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10750009                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10750009                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10750009                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 215794350830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 215794350830                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 215794350830                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 215794350830                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041340                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041340                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041340                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041340                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20073.876294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20073.876294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20073.876294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20073.876294                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11142859                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177065672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177065672                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12065488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12065488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 296473635000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 296473635000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    189131160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    189131160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24572.038446                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24572.038446                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2647353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2647353                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9418135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9418135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 160724399500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 160724399500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049797                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049797                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17065.416826                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17065.416826                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67455808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67455808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3454241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3454241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159167447445                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159167447445                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048713                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46078.848420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46078.848420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2122367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2122367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1331874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1331874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55069951330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55069951330                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018783                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018783                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41347.718575                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41347.718575                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          723                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          723                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6339000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6339000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.383351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.383351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8767.634855                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8767.634855                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          711                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          711                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006363                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006363                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079062                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4758.620690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4758.620690                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       545000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079062                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3758.620690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3758.620690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612180                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612180                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31229519500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31229519500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398759                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398759                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76917.346446                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76917.346446                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406014                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406014                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30823505500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30823505500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398759                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398759                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75917.346446                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75917.346446                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.949513                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256292678                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11155799                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.973942                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.949513                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998422                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998422                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533282077                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533282077                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13874279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10050104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              200473                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24128221                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13874279                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10050104                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3365                       # number of overall hits
system.l2.overall_hits::.cpu1.data             200473                       # number of overall hits
system.l2.overall_hits::total                24128221                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1090875                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            831487                       # number of demand (read+write) misses
system.l2.demand_misses::total                1953314                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28986                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1090875                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1966                       # number of overall misses
system.l2.overall_misses::.cpu1.data           831487                       # number of overall misses
system.l2.overall_misses::total               1953314                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2648609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 103409000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    183787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83158382500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     189399779500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2648609000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 103409000500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    183787500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83158382500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    189399779500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13903265                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11140979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26081535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13903265                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11140979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26081535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.368786                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.805736                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074893                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.368786                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.805736                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074893                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91375.457117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94794.546121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93482.960326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100011.644800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96963.304159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91375.457117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94794.546121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93482.960326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100011.644800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96963.304159                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2971441                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1583458                       # number of writebacks
system.l2.writebacks::total                   1583458                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58643                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              199071                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58643                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             199071                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       950607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       772844                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1754243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       950607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       772844                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3444428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5198671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2354037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84370724500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    161520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70859101001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 157745383501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2354037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84370724500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    161520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70859101001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 269239204463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 426984587964                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.354530                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.354530                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199324                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81448.948170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88754.579442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85460.582011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91686.163056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89922.196355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81448.948170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88754.579442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85460.582011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91686.163056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78166.593833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82133.412167                       # average overall mshr miss latency
system.l2.replacements                        7161531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2616626                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2616626                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2616626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2616626                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23385565                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23385565                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23385565                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23385565                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3444428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3444428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 269239204463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 269239204463                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78166.593833                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78166.593833                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.918033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3966.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       520000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       601000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.918033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20017.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       199000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           984281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            96240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1080521                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         739029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         638276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1377305                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  71965123500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64281922000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136247045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1723310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2457826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.428843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.868975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.560375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97377.942544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100711.795524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98922.929562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79400                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36504                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           115904                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       659629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       601772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1261401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  59314681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55163175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 114477856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.382769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819277                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89921.275444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91667.899138                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90754.530875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13874279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13877644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            30952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2648609000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    183787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2832396500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13903265                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13908596                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.368786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91375.457117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93482.960326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91509.320884                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1890                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        30792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2354037500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    161520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2515558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.354530                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81448.948170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85460.582011                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81695.180566                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9065823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9170056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       351846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       193211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          545057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31443877000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18876460500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50320337500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9417669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9715113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.649571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89368.294652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97698.684340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92321.238880                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60868                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83007                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       290978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       171072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       462050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25056043500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15695926001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40751969501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.575140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86109.752284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91750.409190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88198.180935                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               113                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1072                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1100                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11725000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       475500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12200500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1181                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1213                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.907705                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.906843                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10937.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16982.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11091.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          857                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          874                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16914993                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       332500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     17247493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.725656                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.531250                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.720528                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19737.448075                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19558.823529                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19733.973684                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                    55265829                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7161863                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.716683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.636467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.619124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.433397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.989602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.310403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.447445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.056549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423842031                       # Number of tag accesses
system.l2.tags.data_accesses                423842031                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1849792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      61214208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        120960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49789632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    215756416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          328731008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1849792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       120960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1970752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101341312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101341312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         956472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1890                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         777963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3371194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5136422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1583458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1583458                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3405716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112703588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           222704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91669407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    397236573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605237988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3405716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       222704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3628419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186582982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186582982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186582982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3405716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112703588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          222704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91669407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    397236573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            791820970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    934501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    762021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3356836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003953278752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96430                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96430                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10037083                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1478779                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5136422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1583458                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5136422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1583458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12529                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            225504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            228040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            246714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            339933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            391908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            454143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            460015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            401740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            348919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           387220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           269641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           246843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           243361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           242025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            121321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            134678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            158378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            156273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70143                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 152476473259                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25420755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            247804304509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29990.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48740.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3996662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  996266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5136422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1583458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1018708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1091622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1165728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  648827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  517140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  359206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1662117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.251900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.629901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.161361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       443019     26.65%     26.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       727540     43.77%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       158890      9.56%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       123341      7.42%     87.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52607      3.17%     90.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27260      1.64%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24066      1.45%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16072      0.97%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        89322      5.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1662117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.723644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.903395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    226.820665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        96425     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96430                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.290636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.813549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            84062     87.17%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1336      1.39%     88.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7645      7.93%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2465      2.56%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              700      0.73%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              157      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96430                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              325385664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3345344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100537984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               328731008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101341312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       599.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  543143369500                       # Total gap between requests
system.mem_ctrls.avgGap                      80826.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1849792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59808064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       120960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48769344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    214837504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100537984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3405715.801020552404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 110114687.809898883104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 222703.624673177314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89790919.987872630358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 395544732.610269784927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185103947.206794857979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       956472                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1890                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       777963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3371194                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1583458                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1154487031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44931706281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     82233405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38690452889                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 162945424903                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12937704626492                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39943.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46976.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43509.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49733.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48334.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8170538.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5875798740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3123038325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17199324660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3838302540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42874827840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      97283089590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126644457120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       296838838815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.520216                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328211171195                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18136560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196795651305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5991802320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3184695690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19101513480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4361826780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42874827840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     147591021690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84279882720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       307385570520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.938167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 217534678921                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18136560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 307472143579                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5731348423.076923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26570882182.805435                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       118000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 204418188000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96098205500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 447045177000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6248097                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6248097                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6248097                       # number of overall hits
system.cpu1.icache.overall_hits::total        6248097                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5862                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5862                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5862                       # number of overall misses
system.cpu1.icache.overall_misses::total         5862                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    253988500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    253988500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    253988500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    253988500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6253959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6253959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6253959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6253959                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000937                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000937                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000937                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000937                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 43327.959741                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43327.959741                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 43327.959741                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43327.959741                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5299                       # number of writebacks
system.cpu1.icache.writebacks::total             5299                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          531                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          531                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          531                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5331                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5331                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5331                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    229869500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    229869500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    229869500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    229869500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000852                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000852                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000852                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000852                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43119.395986                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43119.395986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43119.395986                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43119.395986                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5299                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6248097                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6248097                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5862                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    253988500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    253988500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6253959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6253959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000937                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000937                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 43327.959741                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43327.959741                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          531                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5331                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5331                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    229869500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    229869500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000852                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000852                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43119.395986                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43119.395986                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.210776                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6137721                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5299                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1158.279109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        316611000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.210776                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975337                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975337                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12513249                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12513249                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9387262                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9387262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9387262                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9387262                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2159086                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2159086                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2159086                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2159086                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177795811912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177795811912                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177795811912                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177795811912                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11546348                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11546348                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11546348                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11546348                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186993                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186993                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186993                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186993                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82347.721171                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82347.721171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82347.721171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82347.721171                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       899896                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16018                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            539                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.180297                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.391466                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1031308                       # number of writebacks
system.cpu1.dcache.writebacks::total          1031308                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1539900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1539900                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1539900                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1539900                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       619186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       619186                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       619186                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       619186                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52208456326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52208456326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52208456326                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52208456326                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053626                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053626                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053626                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053626                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84317.888851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84317.888851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84317.888851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84317.888851                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1031308                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8362161                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8362161                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1288774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1288774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88731663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88731663000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9650935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9650935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68849.668755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68849.668755                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       991120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       991120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297654                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20603190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20603190000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030842                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69218.589369                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69218.589369                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1025101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1025101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       870312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       870312                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  89064148912                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  89064148912                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459167                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459167                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102335.885191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102335.885191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       548780                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       548780                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31605266326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31605266326                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98295.865811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98295.865811                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6602500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6602500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.317287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.317287                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45534.482759                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45534.482759                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2919000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2919000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096280                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096280                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 66340.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66340.909091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       628000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       628000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.257075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.257075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5761.467890                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5761.467890                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       521000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       521000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.254717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.254717                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4824.074074                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4824.074074                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592063                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425863                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425863                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35516866000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35516866000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418363                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418363                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83399.745928                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83399.745928                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425863                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425863                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35091003000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35091003000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418363                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418363                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82399.745928                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82399.745928                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.432332                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11023254                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044934                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.549235                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        316622500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.432332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919760                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26175271                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26175271                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 543143382500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23624440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4200084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23466062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5578073                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5297597                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             338                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2483738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2483738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13908601                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9715840                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1213                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41709768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33441234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78275502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1779615872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1426165824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       680320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132048896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3338510912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12486301                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103047296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38569111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062261                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.247948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36227420     93.93%     93.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2282039      5.92%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  59646      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38569111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52179028989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16734756956                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20861215350                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1568108345                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8038416                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               610858301000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 304224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706484                       # Number of bytes of host memory used
host_op_rate                                   305181                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2357.45                       # Real time elapsed on the host
host_tick_rate                               28723806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717193513                       # Number of instructions simulated
sim_ops                                     719448003                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067715                       # Number of seconds simulated
sim_ticks                                 67714918500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.088927                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14313471                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14896067                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2641015                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         25931221                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34954                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          52569                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17615                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27734635                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11366                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5051                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2231996                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11643769                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2679946                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         251914                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       43920090                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53303229                       # Number of instructions committed
system.cpu0.commit.committedOps              53424746                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    115677710                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.461841                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.454779                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     95592829     82.64%     82.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11159429      9.65%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2809149      2.43%     94.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1454811      1.26%     95.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       685809      0.59%     96.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       318459      0.28%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       333459      0.29%     97.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       643819      0.56%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2679946      2.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    115677710                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69727                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52574311                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13293494                       # Number of loads committed
system.cpu0.commit.membars                     183207                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       183891      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38174016     71.45%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6816      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13297971     24.89%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1756908      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53424746                       # Class of committed instruction
system.cpu0.commit.refs                      15055762                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53303229                       # Number of Instructions Simulated
system.cpu0.committedOps                     53424746                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.485699                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.485699                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             51695746                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               411907                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12484527                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             107946676                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12629209                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54810031                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2233772                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1254562                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1984741                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27734635                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7173867                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    110059147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138865                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          478                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122537776                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          192                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5285646                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.209325                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10650738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14348425                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.924843                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         123353499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.998751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.057575                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49568496     40.18%     40.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39026976     31.64%     71.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22812374     18.49%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10614238      8.60%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  448783      0.36%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  560726      0.45%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  221205      0.18%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26641      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   74060      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           123353499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2819                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2045                       # number of floating regfile writes
system.cpu0.idleCycles                        9142297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2489102                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18230527                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.644897                       # Inst execution rate
system.cpu0.iew.exec_refs                    24258174                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1966458                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15970581                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24157273                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            117128                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1139887                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2190926                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97266219                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22291716                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2618547                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85446172                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                132974                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5648625                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2233772                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5870072                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       163356                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31101                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10863779                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       428658                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           337                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       884005                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1605097                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60146002                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82122141                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823778                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49546979                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.619809                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82726239                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               109824363                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62463482                       # number of integer regfile writes
system.cpu0.ipc                              0.402301                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.402301                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185473      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62544250     71.02%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7082      0.01%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1975      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1373      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23339038     26.50%     97.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1983574      2.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            608      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88064719                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3409                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6764                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3294                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3486                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     431522                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004900                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 273393     63.36%     63.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    39      0.01%     63.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.01%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     63.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                146234     33.89%     97.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11725      2.72%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               64      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88307359                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         300038930                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82118847                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141104530                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96896353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88064719                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             369866                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43841475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           131235                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        117952                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17739109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    123353499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.713922                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.170287                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           76101190     61.69%     61.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24887754     20.18%     81.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11841964      9.60%     91.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5521327      4.48%     95.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3342398      2.71%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             820426      0.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             484408      0.39%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             281370      0.23%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              72662      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      123353499                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.664660                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           259792                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17362                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24157273                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2190926                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5038                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       132495796                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2934055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29754097                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39938583                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                803843                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15237418                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14006612                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               419109                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            134200023                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103465905                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77910200                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53665914                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                498354                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2233772                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15833591                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                37971621                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2897                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134197126                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6628707                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            109605                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4640664                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        109638                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   210324842                       # The number of ROB reads
system.cpu0.rob.rob_writes                  202380559                       # The number of ROB writes
system.cpu0.timesIdled                         114144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1497                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.676751                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14119390                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14604742                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2599511                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25420863                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14875                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          19049                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4174                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27126759                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1537                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4417                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2225068                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11242583                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2442996                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44792900                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51327939                       # Number of instructions committed
system.cpu1.commit.committedOps              51423344                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110390771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.465830                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.440120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     90440317     81.93%     81.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11323175     10.26%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2782216      2.52%     94.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1453117      1.32%     96.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       660274      0.60%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       344948      0.31%     96.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       339514      0.31%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604214      0.55%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2442996      2.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110390771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23129                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50628181                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12783656                       # Number of loads committed
system.cpu1.commit.membars                     144084                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       144084      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37066080     72.08%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12788073     24.87%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1424476      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51423344                       # Class of committed instruction
system.cpu1.commit.refs                      14212549                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51327939                       # Number of Instructions Simulated
system.cpu1.committedOps                     51423344                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.345222                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.345222                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             48551944                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               376499                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12409688                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             106888872                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10688358                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54730667                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2225878                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1170358                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1945695                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27126759                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7050837                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    107036247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               105197                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     121390515                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5200642                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.225351                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8505974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14134265                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.008433                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         118142542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.031278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043275                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                44669616     37.81%     37.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39067634     33.07%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22711862     19.22%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10518445      8.90%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  416019      0.35%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  556551      0.47%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128817      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17410      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   56188      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           118142542                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2232887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2488511                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17892744                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.697696                       # Inst execution rate
system.cpu1.iew.exec_refs                    23449310                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1670996                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16353117                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23676938                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             86182                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1094884                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1997437                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96147391                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21778314                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2651959                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83985468                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                133874                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4620829                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2225878                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4847898                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       134423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21070                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10893282                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       568544                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            78                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       914713                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1573798                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59056112                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80748076                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822603                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48579721                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.670802                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81384474                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107900657                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61756097                       # number of integer regfile writes
system.cpu1.ipc                              0.426399                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.426399                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144830      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61998125     71.56%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 307      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22816452     26.34%     98.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1677359      1.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86637427                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     385827                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004453                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 257189     66.66%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                126736     32.85%     99.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1902      0.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              86878424                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         291944245                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80748076                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        140871514                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95872339                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86637427                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             275052                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       44724047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141022                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         77573                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18181204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    118142542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.733330                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.173708                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           71727384     60.71%     60.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24084216     20.39%     81.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11943344     10.11%     91.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5533818      4.68%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3327791      2.82%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             775068      0.66%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             437808      0.37%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             253187      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              59926      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      118142542                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.719727                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           199194                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           18120                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23676938                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1997437                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    746                       # number of misc regfile reads
system.cpu1.numCycles                       120375429                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14977157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               29234631                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38673667                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                744140                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13253913                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13347577                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               433151                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            132911179                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102378290                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77411042                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53576899                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                142734                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2225878                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14739323                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38737375                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       132911179                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5111898                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             80111                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4295836                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         80160                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   204160652                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200198728                       # The number of ROB writes
system.cpu1.timesIdled                          22888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3441410                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5858                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3476987                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 79335                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4325548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8525413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       294954                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       109717                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2719668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1881638                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5440962                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1991355                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4222122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       373354                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3826994                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23449                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10339                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69057                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68928                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4222125                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            89                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12816463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12816463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    298522240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               298522240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30401                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4325059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4325059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4325059                       # Request fanout histogram
system.membus.respLayer1.occupancy        22118920750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10883357107                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    67714918500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    67714918500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11285326.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22164322.146635                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     74108500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    66247826000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1467092500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7056975                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7056975                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7056975                       # number of overall hits
system.cpu0.icache.overall_hits::total        7056975                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116891                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116891                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116891                       # number of overall misses
system.cpu0.icache.overall_misses::total       116891                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7288130987                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7288130987                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7288130987                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7288130987                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7173866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7173866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7173866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7173866                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016294                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016294                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016294                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016294                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62349.804408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62349.804408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62349.804408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62349.804408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15910                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              284                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.021127                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108363                       # number of writebacks
system.cpu0.icache.writebacks::total           108363                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8475                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8475                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8475                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108416                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108416                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108416                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6772515487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6772515487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6772515487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6772515487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015113                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015113                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015113                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015113                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62467.859790                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62467.859790                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62467.859790                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62467.859790                       # average overall mshr miss latency
system.cpu0.icache.replacements                108363                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7056975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7056975                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7288130987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7288130987                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7173866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7173866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016294                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62349.804408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62349.804408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8475                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8475                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108416                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6772515487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6772515487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015113                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62467.859790                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62467.859790                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7166900                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108447                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.086660                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14456147                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14456147                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17512215                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17512215                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17512215                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17512215                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5671153                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5671153                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5671153                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5671153                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 348204672734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 348204672734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 348204672734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 348204672734                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23183368                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23183368                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23183368                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23183368                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.244622                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.244622                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.244622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.244622                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61399.273258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61399.273258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61399.273258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61399.273258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7830291                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127162                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           179812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2104                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.547099                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.438213                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1325882                       # number of writebacks
system.cpu0.dcache.writebacks::total          1325882                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4314438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4314438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4314438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4314438                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1356715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1356715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1356715                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1356715                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  89401533216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  89401533216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  89401533216                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  89401533216                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058521                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058521                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058521                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058521                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65895.588400                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65895.588400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65895.588400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65895.588400                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1325870                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16300414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16300414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5187211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5187211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 318491642500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 318491642500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21487625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21487625                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.241405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.241405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61399.399889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61399.399889                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3924392                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3924392                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1262819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1262819                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  83939010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  83939010000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 66469.549476                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66469.549476                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1211801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1211801                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       483942                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       483942                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29713030234                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29713030234                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1695743                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1695743                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.285386                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.285386                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61397.915936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61397.915936                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       390046                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       390046                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        93896                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        93896                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5462523216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5462523216                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055372                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055372                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58176.314390                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58176.314390                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60697                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60697                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1438                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1438                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     44115000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     44115000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30678.025035                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30678.025035                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1013                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1013                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          425                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          425                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006840                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006840                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9104.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9104.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5787                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5787                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     42959500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     42959500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61361                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61361                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7423.449110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7423.449110                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5702                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5702                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     37279500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     37279500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092925                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092925                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6537.969134                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6537.969134                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       452500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       452500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       430500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       430500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2237                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2814                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     52792000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     52792000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.557117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.557117                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 18760.483298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 18760.483298                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2812                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     49786000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     49786000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.556721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.556721                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 17704.836415                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 17704.836415                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.870810                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18998886                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1347274                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.101724                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.870810                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47971072                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47971072                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41673                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              436538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              415785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   900645                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41673                       # number of overall hits
system.l2.overall_hits::.cpu0.data             436538                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6649                       # number of overall hits
system.l2.overall_hits::.cpu1.data             415785                       # number of overall hits
system.l2.overall_hits::total                  900645                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             66688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            887225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15880                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            808362                       # number of demand (read+write) misses
system.l2.demand_misses::total                1778155                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            66688                       # number of overall misses
system.l2.overall_misses::.cpu0.data           887225                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15880                       # number of overall misses
system.l2.overall_misses::.cpu1.data           808362                       # number of overall misses
system.l2.overall_misses::total               1778155                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6153734000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  81733589494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1504605998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74758399492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164150328984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6153734000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  81733589494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1504605998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74758399492                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164150328984                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1323763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22529                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1224147                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2678800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1323763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22529                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1224147                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2678800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.615424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.670229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.704869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.660347                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.663788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.615424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.670229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.704869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.660347                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.663788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92276.481526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92122.730417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94748.488539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92481.338178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92314.971970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92276.481526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92122.730417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94748.488539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92481.338178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92314.971970                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7582                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       288                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.326389                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2380965                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              373354                       # number of writebacks
system.l2.writebacks::total                    373354                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            476                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         126949                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         110288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              238170                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           476                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        126949                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        110288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             238170                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       760276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       698074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1539985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       760276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       698074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2877469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4417454                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5463444501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67309919510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1327756009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  62024201999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 136125322019                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5463444501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67309919510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1327756009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  62024201999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 205396692090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 341522014109                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.611032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.574329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.684584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.570253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.574879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.611032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.574329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.684584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.570253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.649042                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82514.415831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88533.531915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86089.347663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88850.468574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88393.927226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82514.415831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88533.531915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86089.347663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88850.468574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71381.026899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77311.957093                       # average overall mshr miss latency
system.l2.replacements                        6043059                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1985160                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1985160                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1985166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1985166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2877469                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2877469                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 205396692090                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 205396692090                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71381.026899                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71381.026899                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1204                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1297                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2501                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1307                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2555                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1892500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1834500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3727000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2452                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5056                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.508972                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.501920                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.505340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1516.426282                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1403.596021                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1458.708415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1242                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1302                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     25112495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     26098993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     51211488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.506525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.503165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20219.400161                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20045.309524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20130.301887                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           224                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                391                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          602                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          363                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              965                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3879500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1822000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5701500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          826                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1356                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.728814                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.684906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.711652                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6444.352159                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5019.283747                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5908.290155                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          591                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          361                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          952                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12149000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7213500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19362500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.715496                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.681132                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.702065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20556.683587                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19981.994460                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20338.760504                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21804                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42502                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               91034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4976550500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3098225999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8074776499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.726859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.614627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85768.583148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93854.351549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88700.666773                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18507                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4049                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22556                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3449404000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2566945499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6016349499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.495020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.539239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.512806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87291.325033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88631.499862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87858.136905                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        66688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6153734000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1504605998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7658339998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130890                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.615424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.704869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92276.481526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94748.488539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92751.913550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          476                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          457                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           933                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5463444501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1327756009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6791200510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.611032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.684584                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.623692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82514.415831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86089.347663                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83189.814540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       414734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       395087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            809821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       829202                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       775351                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1604553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  76757038994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71660173493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 148417212487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1243936                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1170438                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2414374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.666595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.662445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.664583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92567.358730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92422.881370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92497.544479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       108442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       106239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       214681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       720760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       669112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1389872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  63860515510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59457256500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123317772010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.579419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.571677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.575666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88601.636481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 88859.946466                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88725.992041                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                70                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           69                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             154                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3422500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1352500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4775000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           83                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.602837                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.831325                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.687500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40264.705882                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19601.449275                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31006.493506                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       627493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1084000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1711493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.198582                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.650602                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.366071                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22410.464286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20074.074074                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20871.865854                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999924                       # Cycle average of tags in use
system.l2.tags.total_refs                     7628316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6043258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.262285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.473698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.372631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.429697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.091168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.025360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.607369                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.257402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.062896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.603240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46985474                       # Number of tag accesses
system.l2.tags.data_accesses                 46985474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4237760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      48768768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        987136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44760960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    175872576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          274627200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4237760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       987136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5224896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23894656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23894656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         762012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         699390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2748009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4291050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       373354                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             373354                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62582369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        720207143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14577822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        661020658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2597250058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4055638050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62582369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14577822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77160190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      352871369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            352871369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      352871369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62582369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       720207143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14577822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       661020658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2597250058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4408509419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    748545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    690881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2738324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000380055750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22013                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22013                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7527684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             342654                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4291053                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     373360                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4291053                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   373360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31664                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10579                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            167520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            203088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            198453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            277560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            207076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            202184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           311831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           353928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           492773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           559150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111708373529                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21296945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            191571917279                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26226.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44976.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3732455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327901                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4291053                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               373360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  545005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  642047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  739518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  570482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  499991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  391730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  273410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  199415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  138089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   91887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  63778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  26987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  14538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       561818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    526.534985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   383.164650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.596776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32118      5.72%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       172198     30.65%     36.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60517     10.77%     47.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53645      9.55%     56.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28476      5.07%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17386      3.09%     64.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15690      2.79%     67.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12629      2.25%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       169159     30.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       561818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     193.493663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.311994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.687697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15584     70.79%     70.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5176     23.51%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          879      3.99%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          209      0.95%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           89      0.40%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           41      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           15      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22013                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.480534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.444106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.160970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17998     81.76%     81.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              536      2.43%     84.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1780      8.09%     92.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              922      4.19%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              434      1.97%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              189      0.86%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.41%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               16      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22013                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              272600896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2026496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23218304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               274627392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23895040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4025.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       342.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4055.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    352.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   67714895000                       # Total gap between requests
system.mem_ctrls.avgGap                      14517.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4237760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47906880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       987136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44216384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    175252736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23218304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62582368.758222758770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 707478958.274165272713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14577821.577087182552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 652978471.797171235085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2588096388.242717742920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 342883141.770302832127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       762012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       699390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2748011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       373360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2713691820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35826241508                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    685031979                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  33096768339                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 119250183633                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1668453221696                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40982.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47015.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44413.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47322.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43395.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4468751.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2453175480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1303897485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17660782860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          967511340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5345524080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29754778620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        945873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58431542985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        862.905018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2152456954                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2261220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63301241546                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1558212180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            828201825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12751254600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          926231580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5345524080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28334285610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2142077760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51885787635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        766.238649                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5214234149                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2261220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60239464351                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                976                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15393554.192229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20612009.368238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          489    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    218293500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            489                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60187470500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7527448000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7026843                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7026843                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7026843                       # number of overall hits
system.cpu1.icache.overall_hits::total        7026843                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23994                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23994                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23994                       # number of overall misses
system.cpu1.icache.overall_misses::total        23994                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1733326500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1733326500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1733326500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1733326500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7050837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7050837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7050837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7050837                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003403                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003403                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003403                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003403                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72239.997499                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72239.997499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72239.997499                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72239.997499                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22529                       # number of writebacks
system.cpu1.icache.writebacks::total            22529                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1465                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1465                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1465                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22529                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22529                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22529                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22529                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1613456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1613456500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1613456500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1613456500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003195                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003195                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003195                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003195                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71616.871588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71616.871588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71616.871588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71616.871588                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22529                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7026843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7026843                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23994                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23994                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1733326500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1733326500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7050837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7050837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003403                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003403                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72239.997499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72239.997499                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22529                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22529                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1613456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1613456500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003195                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71616.871588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71616.871588                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7165079                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22561                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           317.586942                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14124203                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14124203                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17115610                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17115610                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17115610                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17115610                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5339562                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5339562                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5339562                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5339562                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 328861763682                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 328861763682                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 328861763682                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 328861763682                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22455172                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22455172                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22455172                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22455172                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.237788                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.237788                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.237788                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.237788                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61589.651676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61589.651676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61589.651676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61589.651676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6267141                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       131584                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           146993                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2091                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.635643                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.928742                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1223037                       # number of writebacks
system.cpu1.dcache.writebacks::total          1223037                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4084379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4084379                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4084379                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4084379                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1255183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1255183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1255183                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1255183                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  81956135801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  81956135801                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  81956135801                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  81956135801                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055897                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055897                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055897                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055897                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65294.172882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65294.172882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65294.172882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65294.172882                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1223029                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16043560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16043560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5035368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5035368                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 310752783500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 310752783500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21078928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21078928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238882                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238882                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 61714.016433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 61714.016433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3847346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3847346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1188022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1188022                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78455972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78455972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056361                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66039.157524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66039.157524                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1072050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1072050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       304194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       304194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  18108980182                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  18108980182                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.221032                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.221032                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59531.023564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59531.023564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       237033                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       237033                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        67161                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        67161                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3500163801                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3500163801                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048800                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048800                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52116.016751                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52116.016751                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47532                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47532                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          933                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          933                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40674000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40674000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.019251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.019251                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43594.855305                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43594.855305                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          217                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          217                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          716                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          716                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33891.061453                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33891.061453                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42918                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5208                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5208                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32299000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32299000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        48126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        48126                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.108216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6201.804916                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6201.804916                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5086                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27242000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27242000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.105681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.105681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5356.272120                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5356.272120                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       535500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       535500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       506500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       506500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1625                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1625                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2792                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2792                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     59441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     59441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4417                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4417                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21289.756447                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21289.756447                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2791                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2791                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     56645500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     56645500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.631877                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.631877                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20295.772125                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20295.772125                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.426502                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18475496                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1246282                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.824491                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.426502                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982078                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982078                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46358615                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46358615                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  67714918500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2582748                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820445                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2232696                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5669706                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4390280                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25947                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10737                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36684                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           141438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          141438                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2451804                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          224                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          224                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4019074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3714571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8126371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13870336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169576448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2883712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156619264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              342949760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10509052                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26802816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13194500                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.408771                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10869987     82.38%     82.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2214773     16.79%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109722      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13194500                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5401350830                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2033555534                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162730284                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1881647158                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34030525                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
