$comment
	File created using the following command:
		vcd file Codificador.msim.vcd -direction
$end
$date
	Mon Mar 01 19:30:57 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module encoder_p_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # c $end
$var wire 1 $ d $end
$var wire 1 % y0 $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$var wire 1 ( y3 $end
$var wire 1 ) y4 $end
$var wire 1 * y5 $end
$var wire 1 + y6 $end
$var wire 1 , y7 $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_y0 $end
$var wire 1 7 ww_y1 $end
$var wire 1 8 ww_y2 $end
$var wire 1 9 ww_y3 $end
$var wire 1 : ww_y4 $end
$var wire 1 ; ww_y5 $end
$var wire 1 < ww_y6 $end
$var wire 1 = ww_y7 $end
$var wire 1 > ww_a $end
$var wire 1 ? ww_b $end
$var wire 1 @ ww_c $end
$var wire 1 A ww_d $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 H \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 I \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 J \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 L \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 M \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 N \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 O \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 P \a~output_o\ $end
$var wire 1 Q \b~output_o\ $end
$var wire 1 R \c~output_o\ $end
$var wire 1 S \d~output_o\ $end
$var wire 1 T \y5~input_o\ $end
$var wire 1 U \y2~input_o\ $end
$var wire 1 V \y4~input_o\ $end
$var wire 1 W \y3~input_o\ $end
$var wire 1 X \y1~input_o\ $end
$var wire 1 Y \a~0_combout\ $end
$var wire 1 Z \y6~input_o\ $end
$var wire 1 [ \y7~input_o\ $end
$var wire 1 \ \a~1_combout\ $end
$var wire 1 ] \b~0_combout\ $end
$var wire 1 ^ \b~1_combout\ $end
$var wire 1 _ \d~0_combout\ $end
$var wire 1 ` \y0~input_o\ $end
$var wire 1 a \d~1_combout\ $end
$var wire 1 b \d~2_combout\ $end
$var wire 1 c \ALT_INV_d~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
1.
x/
10
11
12
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0L
zM
zN
zO
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#5000000
1%
16
1`
1a
1b
1S
1A
1$
#10000000
0%
1&
06
17
1X
0`
1Y
1\
1P
1>
1!
#15000000
1%
16
1`
#20000000
0%
0&
1'
06
07
18
1U
0X
0`
0Y
1]
1^
0\
0P
1Q
0>
1?
0!
1"
#25000000
1%
16
1`
#30000000
0%
1&
06
17
1X
0`
#35000000
1%
16
1`
#40000000
0%
0&
0'
1(
06
07
08
19
1W
0U
0X
0`
1Y
1\
1P
1>
1!
#45000000
1%
16
1`
#50000000
0%
1&
06
17
1X
0`
#55000000
1%
16
1`
#60000000
0%
0&
1'
06
07
18
1U
0X
0`
#65000000
1%
16
1`
#70000000
0%
1&
06
17
1X
0`
#75000000
1%
16
1`
#80000000
0%
0&
0'
0(
1)
06
07
08
09
1:
1V
0W
0U
0X
0`
0a
0Y
0]
0_
1c
0^
0\
1R
0P
0Q
1@
0>
0?
1#
0!
0"
#85000000
1%
16
1`
1a
#90000000
0%
1&
06
17
1X
0`
#95000000
1%
16
1`
#100000000
