set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set hack_lef_dir /u/bcruik2/hacked_lefs
/u/bcruik2/hacked_lefs
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 0
0
set add_ios 0
0
set pad_design 0
0
set design_size {1000 644 }
1000 644 
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft  1
1
set innovus_enable_manual_macro_placement 0
0
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../../syn/rtl/$top_design.sv ]
../../syn/rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal Cmax.tlup_-40
Cmax.tlup_-40
set fast_metal Cmin.tlup_-40
Cmin.tlup_-40
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
ss0p95vn40c ss0p75vn40c
#set synth_corners_target "ss0p95v125c" 
set tech_lef ${hack_lef_dir}/tech.lef 
/u/bcruik2/hacked_lefs/tech.lef
# set tech_lef ../../cadence_cap_tech/tech.lef
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
/u/bcruik2/hacked_lefs /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
#set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram/lef $lib_dir/io_std/lef $lib_dir/pll/lef ]
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# Get just the main standard cells, srams
#set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/
#declaring sub blocks
set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 4  
        } else { setMultiCpuUsage -localCpu 4 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 4 
}
1
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $ndm_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $i/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/../tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/milkyway/
set tlu_dir "$lib_dir/../tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  \
#                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  \
#                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
if { [ info exists fc_rtl ] && $fc_rtl } {
   set verilog_file $rtl_list
}
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
#import_designs $verilog_file \
#	-format verilog \
#	-cel $top_design \
#	-top $top_design
if { [ info exists fc_rtl ] && $fc_rtl } {
    analyze $rtl_list  -define SYNTHESIS -format sverilog
    elaborate ${top_design} 
    set_top_module $top_design  
    uniquify
    change_names -rules verilog -hierarchy

    if { [ info exists add_ios ] && $add_ios } {
       source -echo -verbose ../../syn/scripts/add_ios.tcl
       # Source the design dependent code that will put IOs on different sides
       source ../../$top_design.add_ios.tcl
    }
     
} else {
   create_block ${top_design}
   open_block ${top_design}
   read_verilog  -top $top_design  $verilog_file
}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
Information: The command 'open_block' cleared the undo history. (UNDO-016)
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
Loading verilog file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.vg'
Number of modules read: 65
Top level ports: 242
Total ports in all modules: 2713
Total nets in all modules: 44201
Total instances in all modules: 39051
Elapsed = 00:00:00.93, CPU = 00:00:00.88
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
	switch $synopsys_program_name {
	 "fc_shell" -
         "icc2_shell"  {
		# If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
		# We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [ info exists fc_rtl ] && $fc_rtl } {
		    puts " Sourcing the RTL UPF"
		    source ../../constraints/ORCA_TOP.upf
                } elseif { [info exists flow ] } {
		    puts " Sourcing the Physical Synthesis DCT UPF"
		    source ../../syn/outputs/ORCA_TOP.dct.upf
		} else {
		    puts " Sourcing the Logical Synthesis DC UPF"
		    source ../../syn/outputs/ORCA_TOP.dc.upf
		}

		puts " Creating ICC2 MCMM "
		foreach mode { func test } {
		  create_mode $mode
		}
		foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
		  set corner_name [lindex $corner 0 ]
		  set corner_temp [lindex $corner 1 ]
		  set corner_op_cond [ lindex $corner 2 ]
		  create_corner $corner_name
		  # Read the TLUplus file and give it a name.  
		  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
		  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
		  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
		  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
		  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
		  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
		  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
		  # UPF may indicate additional information for the voltage in a multivoltage design.
		  set_operating_condition $corner_op_cond -library saed32lvt_c
		}

		foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
		  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
		  current_scenario [lindex $scenario 0]
		  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
		  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
		}

		set_scenario_status func_worst -active true -hold false -setup true
		set_scenario_status func_best  -active true -hold true  -setup false
		set_scenario_status test_worst -active true -hold false -setup true
		set_scenario_status test_best  -active true -hold true  -setup false

		current_scenario "func_worst"

	 }
	 "dc_shell" {
		 set upf_create_implicit_supply_sets false
		source ../../constraints/ORCA_TOP.upf
		set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		source ../../constraints/ORCA_TOP_func_worst.sdc
		set_false_path -from SDRAM_CLK -to SD_DDR_CLK

		# Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
		# In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
		if { [ info exists mw_lib ] } {
		   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
		}
	 }
	 "pt_shell" {
		source $topdir/apr/outputs/ORCA_TOP.route2.upf
		if [ regexp "max" $corner_name ] {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		if [ regexp "min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		if [ regexp "max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
		 if [ regexp "cc_min" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_func_best.sdc
		}
		 if [ regexp "cc_max" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_func_worst.sdc
		}
		 if [ regexp "cc_min_test" $corner_name]  {
		    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
		    source $topdir/constraints/ORCA_TOP_test_best.sdc
		}
		 if [ regexp "cc_max_test" $corner_name]  {
		    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
		    source $topdir/constraints/ORCA_TOP_test_worst.sdc
		}
	 }
	}
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design -1801
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32sram_c saed32io_wb_5v
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
Information: The command 'create_supply_net' cleared the undo history. (UNDO-016)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
	set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 4 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
	set_timing_derate -early -net_delay 0.95 
	set_timing_derate -early -cell_delay 0.95 
	set_voltage 0  -min 0  -object_list VSS
	set_voltage 0.75  -min 0.75  -object_list VDD
	set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 263; /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis x [get_ports pll_bypass]
set_case_analysis 0 [get_ports occ_bypass]
1
set_case_analysis 0 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis x [get_ports pll_bypass]
set_case_analysis 0 [get_ports occ_bypass]
1
set_case_analysis 0 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 266; /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 58.28%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

	if { $synopsys_program_name == "dc_shell" } {
	
		set auto_insert_level_shifters_on_clocks all
    	}

      	if { ($synopsys_program_name == "icc2_shell") || ($synopsys_program_name == "fc_shell") } {

		####### FLOORPLANNING OPTIONS
		if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
		  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
		  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
		}

		set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
		set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
		place_pins -self
		#set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
	    #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

		if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
			create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
		#	create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
		}

		
		if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
		create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
		create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
		create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
		create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
		
		}
		######PLACE

		set_app_option -name place.coarse.continue_on_missing_scandef -value true

		set_app_option -name place_opt.initial_place.effort -value medium
		set_app_option -name place_opt.final_place.effort -value medium


		#set enable_recovery_removal_arcs true
		set_app_option -name time.disable_recovery_removal_checks -value false
		#set timing_enable_multiple_clocks_per_reg true
		#set timing_remove_clock_reconvergence_pessimism true
		set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

		#set physopt_enable_via_res_support true
		#set physopt_hard_keepout_distance 5
		#set_preferred_routing_direction -direction vertical -l {M2 M4}
		#set_preferred_routing_direction -direction horizontal -l {M3 M5}
		set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


		# To optimize DW components (I think only adders right now??) - default is false
		#set physopt_dw_opto true

		#set_ahfs_options -remove_effort high
		#set_buffer_opt_strategy -effort medium


		###########################  CTS Related
		create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
		#set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
		set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
		set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

		set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

		# don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
		set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

		# dont allow INV* for CTS since I think they are unbalanced rise/fall
		set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

		# potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
		set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
		#set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

		# dont allow slower cells on clock trees.  
		set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

		set_max_transition 0.15 -clock_path $cts_clks 

		# Other potential options
		# set_max_capacitance cap_value -clock_path $cts_clks
		# set_app_option -name cts.common.max_net_length  -value float
		# set_app_option -name cts.common.max_fanout  -value <2-1000000>
		# set_clock_tree_options -target_skew value -clock $cts_clks 
		# set_clock_tree_options -target_latency value -clock $cts_clks

		#set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name compile.flow.trial_clock_tree -value false
                set_app_options -name place_opt.flow.trial_clock_tree -value false
		set_app_options -name compile.flow.enable_ccd -value false
		set_app_options -name place_opt.flow.enable_ccd -value false
		set_app_options -name clock_opt.flow.enable_ccd -value false
		set_app_options -name route_opt.flow.enable_ccd -value false
		set_app_options -name ccd.max_postpone -value 0
		set_app_options -name ccd.max_prepone -value 0


		# If design blows up, try turning hold fixing off. 
		# set_app_option -name clock_opt.flow.skip_hold -value true

		# Dont use delay buffers
		#set_dont_use [get_lib_cells */DELLN* ]
		set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
		set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

		########################## Route related
		set_app_option -name route_opt.flow.xtalk_reduction -value true
		set_app_option -name time.si_enable_analysis -value true

   	}
} elseif {[get_db root: .program_short_name] == "innovus"} {

	#Read in upf dumped from genus	
	read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
	commit_power_intent
	#Edit box when you reduce fp size
	if [is_common_ui_mode ] { update_power_domain PD_RISC_CORE -box 11 433 417 649 
        } else { modifyPowerDomainAttr PD_RISC_CORE -box 11 433 417 649 }

	set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]


        #set_max_transition 0.1 -clock_path $cts_clks
	if [is_common_ui_mode ] { set_db cts_target_max_transition_time 0.3ns
        } else { set_ccopt_property target_max_trans 0.3ns }

        # Try reducing the search and repair iterations for now.
    
        if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 5 
        } else { setNanoRouteMode -drouteEndIteration 5 }
    
        if [is_common_ui_mode ] {
            if { [ regexp 23 [get_db program_version] ] } { set_db opt_enable_podv2_clock_opt_flow false }
            set_db design_early_clock_flow false
            #set_db route_design_with_via_in_pin true
            set_db route_design_with_via_only_for_block_cell_pin false
            set_db route_design_with_via_only_for_stdcell_pin 1:1
            set_db opt_useful_skew false
            set_db opt_useful_skew_ccopt none
            set_db opt_useful_skew_post_route false
            set_db opt_useful_skew_pre_cts false
        } else {
            if { [ regexp 23 [get_db program_version] ] } {  setOptMode -opt_enable_podv2_clock_opt_flow false }
            setDesignMode -earlyClockFlow false
            #setNanoRouteMode -routeWithViaInPin true
            #setNanoRouteMode -routeWithViaInPin 1:1
            setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
            setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
        
            setOptMode -usefulSkew false
            setOptMode -usefulSkewCCOpt none
            setOptMode -usefulSkewPostRoute false
            setOptMode -usefulSkewPreCTS false
        }    
        #Cadence method.  Not floating with these statements
        if [is_common_ui_mode ] { set_db assign_pins_edit_in_batch true 
        } else { setPinAssignMode -pinEditInBatch true }
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        if [is_common_ui_mode ] {
          edit_pin -edge 3 -pin [get_db $ports1 .name ] -layer M6 -spread_direction counterclockwise -spread_type start -offset_start 500 -spacing 1 -unit micron -fixed_pin 1 
          edit_pin -edge 3 -pin [get_db $ports2 .name ] -layer M8 -spread_direction counterclockwise -spread_type start -offset_start 500 -spacing 1 -unit micron -fixed_pin 1 
          set_db assign_pins_edit_in_batch false
        } else {
          editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
          editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1 
        }
        if [is_common_ui_mode ] { set_db assign_pins_edit_in_batch false
        } else { setPinAssignMode -pinEditInBatch false }
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-05-17 16:06:42 / Session:  00:01:00 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 616 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.00s 00:00:00.05e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 242
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 242
CPU Time for Pin Creation: 00:00:00.87u 00:00:00.00s 00:00:00.89e: 
Total Pin Placement CPU Time: 00:00:01.03u 00:00:00.01s 00:00:01.06e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-05-17 16:06:43 / Session:  00:01:01 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 632 MB (FLW-8100)
Information: Trying to create a secondary Voltage Area. (NDMUI-1073)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 242 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: V-2023.12
Date   : Fri May 17 16:06:45 2024
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/36694
Power net VDDH                 0/2293
Ground net VSS                 0/38987
--------------------------------------------------------------------------------
Information: connections of 77974 power/ground pin(s) are created or changed.
1
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_clk' of port 'sys_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 0/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 241/241
PINPROPERTIES                  : 0/238
BLOCKAGES                      : 11/11
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-05-17 16:06:45 / Session:  00:01:03 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 663 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.12u 00:00:00.00s 00:00:00.12e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

Found 1 voltage-area regions.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {500.020 0.000} {500.076 0.286} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {519.476 0.000} {519.532 0.286} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {520.084 0.000} {520.140 0.286} on layer M4. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M6. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {1019.855 -1.064} on layer M6. (ZRT-625)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   50  Alloctr   51  Proc 7949 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,1021.53um,665.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    1 
[End of Build Tech Data] Total (MB): Used   56  Alloctr   57  Proc 7954 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Net statistics:
Total number of nets to route for block pin placement     = 199
Number of interface nets to route for block pin placement = 199
Number of single or zero port nets = 2
185 nets are fully connected,
 of which 185 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 116, Total Half Perimeter Wire Length (HPWL) 4865 microns
HPWL   0 ~   50 microns: Net Count      111	Total HPWL          453 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        1	Total HPWL          388 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        1	Total HPWL          964 microns
HPWL     > 1000 microns: Net Count        3	Total HPWL         3060 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Build All Nets] Total (MB): Used   57  Alloctr   58  Proc 7958 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Average gCell capacity  54.53	 on layer (1)	 M1
Average gCell capacity  56.22	 on layer (2)	 M2
Average gCell capacity  27.77	 on layer (3)	 M3
Average gCell capacity  28.50	 on layer (4)	 M4
Average gCell capacity  14.03	 on layer (5)	 M5
Average gCell capacity  20.77	 on layer (6)	 M6
Average gCell capacity  10.15	 on layer (7)	 M7
Average gCell capacity  10.38	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 81.28	 on layer (1)	 M1
Average number of tracks per gCell 83.11	 on layer (2)	 M2
Average number of tracks per gCell 40.67	 on layer (3)	 M3
Average number of tracks per gCell 41.57	 on layer (4)	 M4
Average number of tracks per gCell 20.35	 on layer (5)	 M5
Average number of tracks per gCell 20.80	 on layer (6)	 M6
Average number of tracks per gCell 10.19	 on layer (7)	 M7
Average number of tracks per gCell 10.41	 on layer (8)	 M8
Average number of tracks per gCell 5.11	 on layer (9)	 M9
Average number of tracks per gCell 2.60	 on layer (10)	 MRDL
Number of gCells = 43740
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc   29 
[End of Build Congestion Map] Total (MB): Used   58  Alloctr   59  Proc 7988 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   58  Alloctr   59  Proc 7988 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    4  Proc   34 
[End of Build Data] Total (MB): Used   58  Alloctr   59  Proc 7988 
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   70  Alloctr   71  Proc 7988 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (64 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 81 gCells x 54 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   70  Alloctr   71  Proc 7988 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 243.72
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 230.58
Initial. Layer M5 wire length = 7.92
Initial. Layer M6 wire length = 5.23
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   16  Proc   34 
[End of Whole Chip Routing] Total (MB): Used   70  Alloctr   71  Proc 7988 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   14  Alloctr   15  Proc   34 
[End of Global Routing] Total (MB): Used   69  Alloctr   70  Proc 7988 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 7988 
CPU Time for Global Route: 00:00:01.16u 00:00:00.08s 00:00:01.14e: 
Number of block ports: 242
Number of block pin locations assigned from router: 3
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 242
CPU Time for Pin Creation: 00:00:00.83u 00:00:00.00s 00:00:00.83e: 
Total Pin Placement CPU Time: 00:00:02.21u 00:00:00.09s 00:00:02.19e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-05-17 16:06:47 / Session:  00:01:05 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 736 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}   \
    {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 284 wires for strategy mesh_strat.
Number of threads: 4
Number of partitions: 12
Direction of partitions: vertical
Number of wires: 124
Checking DRC for 124 wires:100%
Number of threads: 4
Number of partitions: 15
Direction of partitions: horizontal
Number of wires: 160
Checking DRC for 160 wires:25% 35% 40% 45% 50% 55% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 284 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 526 wires for strategy lmesh_strat.
Number of threads: 4
Number of partitions: 12
Direction of partitions: vertical
Number of wires: 526
Checking DRC for 526 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 85% 90% 95% 100%
Creating 534 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Number of threads: 4
Working on strategy mesh_strat.
Number of detected intersections: 9920
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 9920 stacked vias for strategy mesh_strat.
Number of threads: 4
Number of partitions: 15
Direction of partitions: horizontal
Number of vias: 9920
Checking DRC for 9920 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 2.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 4
Number of partitions: 36
Direction of partitions: horizontal
Number of wires: 1978
Checking DRC for 1978 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 2011 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 38384 stacked vias.
Number of vias: 14
Checking DRC for 14 stacked vias:0% 5% 10% 20% 25% 35% 40% 50% 55% 60% 70% 75% 85% 90% 100%
1 large vertical vias are not fixed
Number of threads: 4
Number of partitions: 47
Direction of partitions: horizontal
Number of vias: 38370
Checking DRC for 38370 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
15147 regular vias are not fixed
Via DRC checking runtime 62.00 seconds.
via connection runtime: 63 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9920 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 23236 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 5705 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9920 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 17531 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 2777 wires.
Committed 53299 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 71 seconds.
Successfully compiled PG.
Overall runtime: 71 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Warning: Detected use of obsolete/unsupported feature.  The following
        	will not be available in a future release of the application:
        	compile_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
	10% complete ...
	20% complete ...
	30% complete ...
	40% complete ...
	50% complete ...
	60% complete ...
	70% complete ...
	80% complete ...
	90% complete ...
Information: Total 2019 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 1913 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 3932 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604 \
 -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Fri May 17 16:08:04 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 385
TRACKS                         : 20
VIAS                           : 73
COMPONENTS                     : 40
PINS                           : 245
PINPROPERTIES                  : 242
BLOCKAGES                      : 11
SPECIALNETS                    : 3
NETS                           : 41554
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Fri May 17 16:08:06 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 245
PINPROPERTIES                  : 242
BLOCKAGES                      : 11
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_clk' of port 'sys_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 0/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 245/245
PINPROPERTIES                  : 0/242
BLOCKAGES                      : 11/11
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-05-17 16:08:07 / Session:  00:02:24 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 746 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 42919 out of total 43287 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.0900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 128 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      555931        40640        Yes DEFAULT_VA
       87696         2607        Yes RISC_CORE_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U2 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U10 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U43 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U57 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U102 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U103 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U106 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U474 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U501 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U504 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 38947 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
	are simply snapped to their nearest legal location, the
	displacements are:
	    Average displacement:   15.610 um (9.34 rows)
	    Max Displacement:       70.739 um (42.31 rows)
	    Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
	from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 70.739 um (42.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 69.371 um (41.49 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 68.003 um (40.67 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 66.635 um (39.85 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 65.267 um (39.04 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 63.899 um (38.22 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 62.531 um (37.40 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 61.163 um (36.58 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 59.795 um (35.76 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (871.840 11.672)
    Displacement to legal location: 58.427 um (34.94 rows)
    Optimization Step: unknown
There were 26 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/3) (0 sec)
Warning: Exclusive bound 'RISC_CORE_VA' has no cells.

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0003-colored_displacements.gif'.
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  43247
number of references:               128
number of site rows:                385
number of locations attempted:    16956
number of locations failed:        3970  (23.4%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      12107      2220 ( 18.3%)       4849      1750 ( 36.1%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      12107      2220 ( 18.3%)       4849      1750 ( 36.1%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           28.862 um (17.26 row height)
rms weighted cell displacement:  28.862 um (17.26 row height)
max cell displacement:           94.990 um (56.81 row height)
avg cell displacement:           15.185 um ( 9.08 row height)
avg weighted cell displacement:  15.185 um ( 9.08 row height)
number of cells moved:              368
number of large displacements:      131
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/sram_fixcell_169 (NBUFFX16_LVT)
  Input location: (147.245,522.955)
  Legal location: (129.32,429.672)
  Displacement:  94.990 um (56.81 row height)
Cell: I_RISC_CORE/sram_fixcell_161 (NBUFFX16_LVT)
  Input location: (168.087,522.955)
  Legal location: (182.976,429.672)
  Displacement:  94.464 um (56.50 row height)
Cell: I_RISC_CORE/sram_fixcell_152 (NBUFFX16_LVT)
  Input location: (168.087,521.587)
  Legal location: (148.32,429.672)
  Displacement:  94.016 um (56.23 row height)
Cell: I_RISC_CORE/sram_fixcell_165 (NBUFFX16_LVT)
  Input location: (168.087,520.219)
  Legal location: (165.04,428)
  Displacement:  92.269 um (55.19 row height)
Cell: I_RISC_CORE/sram_fixcell_163 (NBUFFX16_LVT)
  Input location: (168.087,518.851)
  Legal location: (157.744,428)
  Displacement:  91.438 um (54.69 row height)
Cell: I_RISC_CORE/sram_fixcell_173 (NBUFFX16_LVT)
  Input location: (147.245,520.219)
  Legal location: (144.672,429.672)
  Displacement:  90.584 um (54.18 row height)
Cell: I_RISC_CORE/sram_fixcell_171 (NBUFFX16_LVT)
  Input location: (147.245,518.851)
  Legal location: (137.376,429.672)
  Displacement:  89.723 um (53.66 row height)
Cell: I_RISC_CORE/sram_fixcell_156 (NBUFFX16_LVT)
  Input location: (168.087,517.483)
  Legal location: (162.912,429.672)
  Displacement:  87.963 um (52.61 row height)
Cell: I_RISC_CORE/sram_fixcell_168 (NBUFFX16_LVT)
  Input location: (147.245,514.747)
  Legal location: (125.672,429.672)
  Displacement:  87.768 um (52.49 row height)
Cell: I_RISC_CORE/sram_fixcell_155 (NBUFFX16_LVT)
  Input location: (168.087,516.115)
  Legal location: (159.264,429.672)
  Displacement:  86.892 um (51.97 row height)

Legalization succeeded.
Total Legalizer CPU: 7.184
Total Legalizer Wall Time: 7.473
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2024-05-17 16:08:14 / Session:  00:02:32 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 755 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
READING SCANDEF
Information: Loading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1/1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: The command 'commit_upf' cleared the undo history. (UNDO-016)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 242 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-05-17 16:08:15 / Session:  00:02:33 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 755 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
INFO: EarlyGR flow is not enabled.
.Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running power improvement flow (1)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-05-17 16:08:25 / Session:  00:02:43 / Command:  00:00:10 / CPU:  00:00:20 / Memory: 1347 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-05-17 16:08:25 / Session:  00:02:43 / Command:  00:00:10 / CPU:  00:00:20 / Memory: 1347 MB (FLW-8100)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst	(Mode: func; Corner: Cmax)
   func_best	(Mode: func; Corner: Cmin)
   test_worst	(Mode: test; Corner: Cmax)
   test_best	(Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 27 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       27
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   27
      Unique                  27
    ICG at the end            27


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information:  initializing PDM....
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
PDM initilization successfull...
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
Information:  uninitializing PDM....
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
PDM uninitilization successfull...
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
nplLib: default vr hor dist = 1581
nplLib: default vr ver dist = 1581
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Start transferring placement data.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085026 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.103133 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41901, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)

Warning: a large fraction of the nets have zero toggle rate (53.2756%)

****** eLpp estimated wire length 
2.18863% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.13309e+08
Total net wire length: 9.74622e+09
****** eLpp weights (no caps)
Number of nets: 41901, of which 41797 non-clock nets
Number of nets with 0 toggle rate: 22323
Max toggle rate = 0.833333, average toggle rate = 0.00225093
Max non-clock toggle rate = 0.416667
eLpp weight range = (0, 370.218)
*** 761 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 41901
Amt power = 0.1
Non-default weight range: (0.9, 24)
Information: Automatic repeater spreading is enabled.
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 65 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=test_worst
Information: Adding extra scenario func_worst.
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 845 sequential cells for slack balancing.
coarse place 9% done.
coarse place 18% done.
coarse place 27% done.
coarse place 36% done.
coarse place 45% done.

Warning: a large fraction of the nets have zero toggle rate (53.278%)

coarse place 55% done.

Warning: a large fraction of the nets have zero toggle rate (53.2732%)

coarse place 64% done.

Warning: a large fraction of the nets have zero toggle rate (53.2732%)

coarse place 73% done.

Warning: a large fraction of the nets have zero toggle rate (53.2732%)

coarse place 82% done.

Warning: a large fraction of the nets have zero toggle rate (53.2732%)

coarse place 91% done.

Warning: a large fraction of the nets have zero toggle rate (53.2732%)

coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.41012e+10
Information: Extraction observers are detached as design net change threshold is reached.
Stored 2 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
START_CMD: optimize_dft        CPU:    724 s ( 0.20 hr) ELAPSE:    313 s ( 0.09 hr) MEM-PEAK:  1900 Mb Fri May 17 16:10:55 2024
Information: There exists MV crossing from I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/Q to test_so[1] in scan chain 5, and MV aware optimize_dft will be employed. (DFT-026)
Information: There exists MV crossing from test_si[1] to I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI in scan chain 5, and MV aware optimize_dft will be employed. (DFT-026)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5106
  VALIDATED :  5
  FAILED    :  0

DFT: MV domain crossings detected. Proceeding to repair SCANDEF MV crossings.
Information: splitting chain 5 to 1 sub-chains, dropping 2 elements to maximize number of optimizable elements. (DFT-2999)
DFT: Repaired SCANDEF MV crossings.
DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xdcc00a80): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xdcc00a80): 2500
Total 1.3800 seconds to load 43247 cell instances into cellmap, 38935 cells are off site row
Moveable cells: 39315; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2152, cell height 1.6720, cell area 3.7039 for total 39315 placed and application fixed cells
Information: Switching output filtering off (MSG-3401)
Running DFT optimization using 4 thread(s)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 123113
DFT: post-opt wirelength: 42023
DFT: post-opt wirelength difference: -81090 (ratio: -65.866166 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    728 s ( 0.20 hr) ELAPSE:    316 s ( 0.09 hr) MEM-PEAK:  1900 Mb Fri May 17 16:10:58 2024
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-05-17 16:10:58 / Session:  00:05:16 / Command:  00:02:43 / CPU:  00:06:23 / Memory: 1900 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2024-05-17 16:10:58 / Session:  00:05:16 / Command:  00:02:43 / CPU:  00:06:23 / Memory: 1900 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-05-17 16:10:58 / Session:  00:05:16 / Command:  00:02:43 / CPU:  00:06:23 / Memory: 1900 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-05-17 16:10:58 / Session:  00:05:16 / Command:  00:02:43 / CPU:  00:06:23 / Memory: 1900 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.086155 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.105215 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41853, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41851, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 821. (TIM-112)
Running initial HFS and DRC step.
Information: Current block utilization is '0.35770', effective utilization is '0.37211'. (OPT-055)

    Scenario func_worst  WNS = 0.931038, TNS = 62.636481, NVP = 163
    Scenario test_worst  WNS = 0.625158, TNS = 0.838601, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:28     0.931    63.475 3.822e+05   248.741 18647.896      3333      4170         0     0.000      1900 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 885 nets gobbled, 1 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 0.931038, TNS = 62.531551, NVP = 163
    Scenario test_worst  WNS = 0.625158, TNS = 0.838601, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:44     0.931    63.370 3.822e+05   248.741 18647.893      3333      4170         0     0.000      2091 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario func_worst  WNS = 0.931038, TNS = 62.531551, NVP = 163
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 0.625158, TNS = 0.838601, NVP = 2
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.232393, TNHS = 6.783459, NHVP = 32
    Scenario test_best  WNHS = 0.232393, TNHS = 6.783459, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:05:47     0.931    63.370 3.822e+05   248.741 18761.533      3333      4170         0     0.000      2108    -0.232

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5
WINFO: 41853 None; 0 M5; 0 Total
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Running clock data isolation flow.
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435718186 0 1 (1809.573364)

Processing Buffer Trees  (ROI) ... 

    [0] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            4
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            4
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 1165 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1809.573364)

Processing Buffer Trees  (ROI) ... 

    [117]  10% ...
    [234]  20% ...
    [351]  30% ...
    [468]  40% ...
    [585]  50% ...
    [702]  60% ...
    [819]  70% ...
    [936]  80% ...
    [1053]  90% ...
    [1165] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1871         1348
  Inverters:          690          964
------------ ------------ ------------
      Total:         2561         2312
------------ ------------ ------------

Number of Drivers Sized: 495 [42.49%]

                      P: 248 [21.29%]
                      N: 247 [21.20%]

WINFO: 41608 None; 0 M5; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 29.58 sec ELAPSE 0 hr : 0 min : 26.48 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 2329012 K / inuse 2322908 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.086012 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.105138 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41608, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41606, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 820. (TIM-112)

    Scenario func_worst  WNS = 0.813575, TNS = 57.511349, NVP = 161
    Scenario test_worst  WNS = 0.625043, TNS = 0.838430, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:18     0.814    58.350 3.848e+05    35.556  4501.702      2814      4444         0     0.000      2274 


    Scenario func_worst  WNS = 0.813575, TNS = 57.511349, NVP = 161
    Scenario test_worst  WNS = 0.625043, TNS = 0.838430, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:18     0.814    58.350 3.848e+05    35.556  4501.702      2814      4444         0     0.000      2274 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-05-17 16:12:00 / Session:  00:06:18 / Command:  00:03:45 / CPU:  00:09:32 / Memory: 2274 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2024-05-17 16:12:00 / Session:  00:06:18 / Command:  00:03:45 / CPU:  00:09:32 / Memory: 2274 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-05-17 16:12:00 / Session:  00:06:18 / Command:  00:03:45 / CPU:  00:09:32 / Memory: 2274 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-05-17 16:12:00 / Session:  00:06:18 / Command:  00:03:45 / CPU:  00:09:32 / Memory: 2274 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.086012 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.105138 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 41608, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 41606, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 820. (TIM-112)

    Scenario func_worst  WNS = 0.814970, TNS = 57.543649, NVP = 161
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 0.625292, TNS = 0.838779, NVP = 2
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:26     0.815    58.382 3.848e+05    35.552  4727.692      2814      4444         0     0.000      2274 

Running initial optimization step.
Place-opt command begin                   CPU:   910 s (  0.25 hr )  ELAPSE:   387 s (  0.11 hr )  MEM-PEAK:  2274 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   910 s (  0.25 hr )  ELAPSE:   388 s (  0.11 hr )  MEM-PEAK:  2274 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 19 ****
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.6529     2.0290      8        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.8150    54.6727    146        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0644     0.1789      4        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.3276     0.6631      3        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.6253     0.6253      1        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.2135     0.2135      1        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.8150    57.5436  55.5147    161        -          -      -      241    35.2794      364 1221365504
    2   *        -          -        -      -        -          -      -       74     1.7165      309 161271087104
    3   *   0.6253     0.8388   0.8388      2        -          -      -      241    35.2949      364  672346560
    4   *        -          -        -      -        -          -      -       74     1.7165      309 169489416192
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.8150    58.3824  56.3535    163   0.0000     0.0000      0      241    35.2949      376 169489416192    379255.81      38658       2814       4444
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.8150    58.3824  56.3535    163   0.0000     0.0000      0      241      376 169489416192    379255.81      38658
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:  1097 s (  0.30 hr )  ELAPSE:   446 s (  0.12 hr )  MEM-PEAK:  2531 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        58.38       56.35      0.00       619     379255.81  169489416192.00       38658              0.12      2531

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfc33e000): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfc33e000): 27132
Total 1.3900 seconds to load 42954 cell instances into cellmap, 36328 cells are off site row
Moveable cells: 39022; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2688, cell height 1.6720, cell area 3.7934 for total 39022 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        58.38       56.35      0.00       616     379255.81  169489416192.00       38658              0.13      2531

Place-opt optimization Phase 17 Iter  1        58.38       56.35      0.00       616     379255.81  169489416192.00       38658              0.13      2531

Place-opt optimization Phase 18 Iter  1        58.38       56.35      0.00       616     378986.66  143997353984.00       38658              0.14      2551
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        58.38       56.35      0.00       616     378986.66  143997353984.00       38658              0.14      2551
Place-opt optimization Phase 18 Iter  3        58.38       56.35      0.00       616     379012.34  142136049664.00       38658              0.14      2551
Place-opt optimization Phase 18 Iter  4        58.38       56.35      0.00       616     379012.34  142138769408.00       38658              0.14      2551
Place-opt optimization Phase 18 Iter  5        58.38       56.35      0.00       616     379012.84  142157430784.00       38658              0.14      2551

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9918 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :	 false               
common.allow_pg_as_shield                               :	 true                
common.check_shield                                     :	 true                
common.clock_net_max_layer_mode                         :	 unknown             
common.clock_net_min_layer_mode                         :	 unknown             
common.clock_topology                                   :	 normal              
common.color_based_dpt_flow                             :	 false               
common.comb_distance                                    :	 2                   
common.concurrent_redundant_via_effort_level            :	 low                 
common.concurrent_redundant_via_mode                    :	 off                 
common.connect_floating_shapes                          :	 false               
common.connect_within_pins_by_layer_name                :	                     
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:	 false               
common.debug_read_patterned_metal_shapes                :	 true                
common.eco_fix_drc_in_changed_area_only                 :	 false               
common.eco_route_concurrent_redundant_via_effort_level  :	 low                 
common.eco_route_concurrent_redundant_via_mode          :	 off                 
common.eco_route_fix_existing_drc                       :	 true                
common.enable_explicit_cut_metal_generation             :	 false               
common.enable_multi_thread                              :	 true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:	                     
common.extra_via_cost_multiplier_by_layer_name          :	                     
common.extra_via_off_grid_cost_multiplier_by_layer_name :	                     
common.filter_redundant_via_mapping                     :	 true                
common.focus_scenario                                   :	 none                
common.forbid_new_metal_by_layer_name                   :	                     
common.freeze_layer_by_layer_name                       :	                     
common.freeze_via_to_frozen_layer_by_layer_name         :	                     
common.global_backside_max_layer_mode                   :	 soft                
common.global_backside_min_layer_mode                   :	 soft                
common.global_max_layer_mode                            :	 soft                
common.global_min_layer_mode                            :	 soft                
common.high_resistance_flow                             :	 true                
common.ignore_var_spacing_to_blockage                   :	 false               
common.ignore_var_spacing_to_pg                         :	 false               
common.ignore_var_spacing_to_shield                     :	 true                
common.mark_clock_nets_minor_change                     :	 true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:	                     
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:	                     
common.min_max_layer_distance_threshold                 :	 0                   
common.min_shield_length_by_layer_name                  :	                     
common.ndr_by_delta_voltage                             :	 false               
common.net_max_layer_mode                               :	 hard                
common.net_max_layer_mode_soft_cost                     :	 medium              
common.net_min_layer_mode                               :	 soft                
common.net_min_layer_mode_soft_cost                     :	 medium              
common.number_of_secondary_pg_pin_connections           :	 0                   
common.number_of_vias_over_global_backside_max_layer    :	 1                   
common.number_of_vias_over_global_max_layer             :	 1                   
common.number_of_vias_over_net_max_layer                :	 1                   
common.number_of_vias_under_global_backside_min_layer   :	 1                   
common.number_of_vias_under_global_min_layer            :	 1                   
common.number_of_vias_under_net_min_layer               :	 1                   
common.pg_shield_distance_threshold                     :	 0                   
common.post_detail_route_fix_soft_violations            :	 false               
common.post_detail_route_redundant_via_insertion        :	 off                 
common.post_eco_route_fix_soft_violations               :	 false               
common.post_group_route_fix_soft_violations             :	 false               
common.post_incremental_detail_route_fix_soft_violations:	 false               
common.rc_driven_setup_effort_level                     :	 medium              
common.redundant_via_exclude_weight_group_by_layer_name :	                     
common.redundant_via_include_weight_group_by_layer_name :	                     
common.relax_soft_spacing_outside_min_max_layer         :	 true                
common.reroute_clock_shapes                             :	 false               
common.reroute_user_shapes                              :	 false               
common.reshield_modified_nets                           :	 off                 
common.rotate_default_vias                              :	 true                
common.route_soft_rule_effort_level                     :	 medium              
common.route_top_boundary_mode                          :	 stay_inside         
common.routing_rule_effort_level                        :	                     
common.separate_tie_off_from_secondary_pg               :	 false               
common.shielding_nets                                   :	                     
common.single_connection_to_pins                        :	 off                 
common.soft_rule_weight_to_effort_level_map             :	 {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :	 0.35                
common.tie_off_mode                                     :	 all                 
common.track_auto_fill                                  :	 true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :	 false               
common.treat_via_array_as_big_via                       :	 false               
common.verbose_level                                    :	 1                   
common.via_array_mode                                   :	 all                 
common.via_ladder_top_layer_overrides_net_min_layer     :	 false               
common.via_on_grid_by_layer_name                        :	                     
common.wide_macro_pin_as_fat_wire                       :	 false               
common.wire_on_grid_by_layer_name                       :	                     
common.write_instance_via_color                         :	 false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :	 true                
global.connect_pins_outside_routing_corridor            :	 true                
global.crosstalk_driven                                 :	 false               
global.custom_track_modeling_enhancement                :	 false               
global.deterministic                                    :	 on                  
global.double_pattern_utilization_by_layer_name         :	                     
global.eco_honor_target_dly                             :	 false               
global.effort_level                                     :	 medium              
global.enable_gr_graph_lock                             :	 true                
global.exclude_blocked_gcells_from_congestion_report    :	 false               
global.export_soft_congestion_maps                      :	 false               
global.extra_blocked_layer_utilization_reduction        :	 0                   
global.force_earlygr_flow                               :	 auto                
global.force_full_effort                                :	 false               
global.force_rerun_after_global_route_opt               :	 false               
global.insert_gr_via_ladders                            :	 false               
global.interactive_multithread_mode                     :	 true                
global.macro_area_iterations                            :	 0                   
global.macro_area_track_utilization                     :	 0                   
global.macro_boundary_track_utilization                 :	 100                 
global.macro_boundary_width                             :	 5                   
global.macro_corner_track_utilization                   :	 100                 
global.net_type_based_blockage_boundary_gcell_enhancement:	 false               
global.report_congestion_enable_cell_snapping           :	 false               
global.timing_driven                                    :	 false               
global.timing_driven_effort_level                       :	 high                
global.via_cut_modeling                                 :	 false               
global.voltage_area_corner_track_utilization            :	 100                 

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell I_PCI_TOP/HFSINV_1002_1167 is placed overlapping with other cells at {{71.560 10.000} {74.600 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSBUF_2_53 is placed overlapping with other cells at {{79.768 10.000} {82.048 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_267_1150 is placed overlapping with other cells at {{211.400 10.000} {212.616 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_1618_1195 is placed overlapping with other cells at {{279.648 71.864} {282.688 73.536}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__3_ is placed overlapping with other cells at {{384.642 14.861} {390.114 16.534}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_25_64 is placed overlapping with other cells at {{430.280 10.000} {433.320 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_539 is placed overlapping with other cells at {{479.832 10.000} {482.112 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__21_ is placed overlapping with other cells at {{560.301 10.487} {565.773 12.159}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_ is placed overlapping with other cells at {{685.686 10.712} {690.854 12.384}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_ is placed overlapping with other cells at {{720.205 14.653} {725.372 16.325}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/icc_clock88 is placed overlapping with other cells at {{871.080 31.193} {871.840 32.865}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSBUF_487_1098 is placed overlapping with other cells at {{140.872 137.072} {143.152 138.744}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_299_1005 is placed overlapping with other cells at {{165.496 140.416} {168.536 142.088}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U7011 is placed overlapping with other cells at {{281.826 85.574} {283.345 87.246}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6713 is placed overlapping with other cells at {{321.138 84.282} {322.658 85.954}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U4949 is placed overlapping with other cells at {{406.020 79.345} {409.364 81.017}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_ is placed overlapping with other cells at {{487.214 86.831} {492.686 88.503}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_ is placed overlapping with other cells at {{568.560 83.210} {574.032 84.882}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_ is placed overlapping with other cells at {{638.050 80.042} {643.522 81.714}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__13_ is placed overlapping with other cells at {{723.564 108.672} {729.036 110.343}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_2_ is placed overlapping with other cells at {{146.351 175.819} {151.823 177.491}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U204 is placed overlapping with other cells at {{177.582 162.836} {180.470 164.508}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U7527 is placed overlapping with other cells at {{247.083 165.782} {248.603 167.454}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U7849 is placed overlapping with other cells at {{326.414 163.759} {327.934 165.431}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3631 is placed overlapping with other cells at {{416.853 162.951} {418.373 164.623}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__7_ is placed overlapping with other cells at {{483.202 159.905} {488.674 161.577}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_1__8_ is placed overlapping with other cells at {{559.022 163.156} {564.494 164.828}}. (ZRT-763)
Warning: Cell I_BLENDER_0/result_reg_29_ is placed overlapping with other cells at {{706.647 158.834} {710.903 160.506}}. (ZRT-763)
Warning: Cell HFSINV_4_139 is placed overlapping with other cells at {{726.072 160.480} {729.112 162.152}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/U164 is placed overlapping with other cells at {{804.428 217.328} {805.188 219.000}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_272_706 is placed overlapping with other cells at {{909.536 239.064} {912.576 240.736}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4428 is placed overlapping with other cells at {{144.131 247.690} {145.347 249.362}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3840 is placed overlapping with other cells at {{169.637 242.069} {171.157 243.741}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U1293 is placed overlapping with other cells at {{247.837 241.118} {249.357 242.790}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U2602 is placed overlapping with other cells at {{325.893 246.843} {327.413 248.515}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U2427 is placed overlapping with other cells at {{413.083 242.219} {414.603 243.891}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_29__30_ is placed overlapping with other cells at {{483.481 245.975} {488.953 247.647}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_39__2_ is placed overlapping with other cells at {{567.201 242.958} {572.673 244.630}}. (ZRT-763)
Warning: Cell I_BLENDER_0/HFSBUF_4431_1638 is placed overlapping with other cells at {{646.272 242.408} {648.552 244.080}}. (ZRT-763)
Warning: Cell I_BLENDER_1/result_reg_19_ is placed overlapping with other cells at {{725.049 240.030} {729.609 241.702}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U1736 is placed overlapping with other cells at {{802.835 244.106} {803.747 245.778}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_294_733 is placed overlapping with other cells at {{34.776 347.744} {37.816 349.416}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6490 is placed overlapping with other cells at {{154.186 320.430} {155.402 322.102}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6494 is placed overlapping with other cells at {{164.310 321.333} {165.526 323.005}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4793 is placed overlapping with other cells at {{240.334 323.731} {241.854 325.403}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U8848 is placed overlapping with other cells at {{324.874 326.828} {326.394 328.500}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_10__27_ is placed overlapping with other cells at {{430.805 322.696} {436.277 324.368}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_17__26_ is placed overlapping with other cells at {{482.245 323.165} {487.717 324.837}}. (ZRT-763)
Warning: Cell I_PARSER/U398 is placed overlapping with other cells at {{566.886 326.506} {568.710 328.178}}. (ZRT-763)
Warning: Cell I_BLENDER_1/mega_shift_reg_9__3_ is placed overlapping with other cells at {{635.301 325.933} {640.773 327.605}}. (ZRT-763)
Warning: Cell I_BLENDER_1/s2_op1_reg_5_ is placed overlapping with other cells at {{721.541 320.180} {726.709 321.852}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U327 is placed overlapping with other cells at {{801.745 323.266} {803.721 324.938}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U320 is placed overlapping with other cells at {{155.215 426.608} {156.431 428.280}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U343 is placed overlapping with other cells at {{167.586 423.630} {168.802 425.302}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U260 is placed overlapping with other cells at {{281.051 402.662} {282.267 404.334}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U1031 is placed overlapping with other cells at {{326.070 405.467} {327.590 407.139}}. (ZRT-763)
Warning: Cell I_RISC_CORE/HFSINV_449_983 is placed overlapping with other cells at {{430.888 404.592} {432.104 406.264}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3997 is placed overlapping with other cells at {{548.957 400.373} {550.173 402.045}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U3982 is placed overlapping with other cells at {{560.437 403.378} {561.957 405.050}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U993 is placed overlapping with other cells at {{639.929 400.449} {641.904 402.121}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U1831 is placed overlapping with other cells at {{721.034 406.341} {722.098 408.013}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/U66 is placed overlapping with other cells at {{812.160 399.658} {813.984 401.330}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U796 is placed overlapping with other cells at {{165.952 497.662} {168.232 499.334}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_68 is placed overlapping with other cells at {{319.162 507.269} {319.922 508.941}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_90 is placed overlapping with other cells at {{325.410 500.712} {326.170 502.384}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2374 is placed overlapping with other cells at {{595.804 479.930} {596.716 481.602}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U1291 is placed overlapping with other cells at {{645.403 484.134} {646.923 485.806}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U2134 is placed overlapping with other cells at {{733.101 488.251} {734.317 489.923}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/ram_write_addr_reg_0_ is placed overlapping with other cells at {{815.097 488.497} {820.569 490.169}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_239_1218 is placed overlapping with other cells at {{911.968 489.864} {914.248 491.536}}. (ZRT-763)
Warning: Cell I_RISC_CORE/U50 is placed overlapping with other cells at {{176.417 559.906} {178.697 561.578}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_79 is placed overlapping with other cells at {{323.596 560.177} {324.356 561.849}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_307_753 is placed overlapping with other cells at {{618.304 571.792} {621.344 573.464}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_210_1286 is placed overlapping with other cells at {{825.936 570.120} {828.216 571.792}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_2_11 is placed overlapping with other cells at {{816.816 652.048} {818.336 653.720}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_17_12 is placed overlapping with other cells at {{918.808 652.048} {921.848 653.720}}. (ZRT-763)
Total number of nets = 41630, of which 0 are not extracted
Total number of open nets = 40887, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:03 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used   71  Alloctr   72  Proc   78 
[DBIn Done] Total (MB): Used   82  Alloctr   84  Proc 9997 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Read DB] Stage (MB): Used   72  Alloctr   74  Proc   78 
[End of Read DB] Total (MB): Used   80  Alloctr   82  Proc 9997 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   88  Alloctr   90  Proc 9997 
Net statistics:
Total number of nets     = 41630
Number of nets to route  = 40887
Number of single or zero port nets = 19
724 nets are fully connected,
 of which 724 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 40887, Total Half Perimeter Wire Length (HPWL) 989699 microns
HPWL   0 ~   50 microns: Net Count    37099	Total HPWL       424007 microns
HPWL  50 ~  100 microns: Net Count     2306	Total HPWL       161231 microns
HPWL 100 ~  200 microns: Net Count      759	Total HPWL       104338 microns
HPWL 200 ~  300 microns: Net Count      240	Total HPWL        61387 microns
HPWL 300 ~  400 microns: Net Count      183	Total HPWL        63272 microns
HPWL 400 ~  500 microns: Net Count       91	Total HPWL        41070 microns
HPWL 500 ~  600 microns: Net Count       95	Total HPWL        52226 microns
HPWL 600 ~  700 microns: Net Count       62	Total HPWL        39698 microns
HPWL 700 ~  800 microns: Net Count       34	Total HPWL        25225 microns
HPWL 800 ~  900 microns: Net Count       13	Total HPWL        10911 microns
HPWL 900 ~ 1000 microns: Net Count        2	Total HPWL         1832 microns
HPWL     > 1000 microns: Net Count        3	Total HPWL         4503 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   28  Alloctr   28  Proc   22 
[End of Build All Nets] Total (MB): Used  116  Alloctr  118  Proc 10019 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  3.98	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.44	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc   50 
[End of Build Congestion Map] Total (MB): Used  147  Alloctr  150  Proc 10069 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  149  Alloctr  152  Proc 10069 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   69  Alloctr   69  Proc   72 
[End of Build Data] Total (MB): Used  149  Alloctr  152  Proc 10069 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  121 
[End of Blocked Pin Detection] Total (MB): Used  253  Alloctr  256  Proc 10191 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:06
[rtAllBotParts] Elapsed real time: 0:00:14 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:14 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[End of Initial Routing] Stage (MB): Used   37  Alloctr   37  Proc   25 
[End of Initial Routing] Total (MB): Used  291  Alloctr  294  Proc 10216 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  2120 Max =  7 GRCs =  6554 (1.34%)
Initial. H routing: Dmd-Cap  =  1892 Max =  7 (GRCs =  2) GRCs =  6362 (2.61%)
Initial. V routing: Dmd-Cap  =   227 Max =  6 (GRCs =  3) GRCs =   192 (0.08%)
Initial. Both Dirs: Overflow =  9760 Max = 11 GRCs = 17092 (3.51%)
Initial. H routing: Overflow =  6410 Max =  7 (GRCs =  2) GRCs = 13790 (5.66%)
Initial. V routing: Overflow =  3350 Max = 11 (GRCs =  1) GRCs =  3302 (1.35%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3216 Max = 11 (GRCs =  1) GRCs =  3022 (1.24%)
Initial. M3         Overflow =  4903 Max =  7 (GRCs =  2) GRCs =  7972 (3.27%)
Initial. M4         Overflow =    60 Max =  3 (GRCs =  1) GRCs =   108 (0.04%)
Initial. M5         Overflow =   704 Max =  3 (GRCs =  3) GRCs =   780 (0.32%)
Initial. M6         Overflow =    73 Max =  2 (GRCs = 11) GRCs =   172 (0.07%)
Initial. M7         Overflow =   802 Max =  3 (GRCs =  2) GRCs =  5036 (2.07%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1036 Max =  4 GRCs =  5552 (3.20%)
Initial. H routing: Overflow =   927 Max =  4 (GRCs =  5) GRCs =  5288 (6.10%)
Initial. V routing: Overflow =   108 Max =  3 (GRCs =  3) GRCs =   264 (0.30%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    23 Max =  3 (GRCs =  2) GRCs =    39 (0.04%)
Initial. M3         Overflow =   109 Max =  4 (GRCs =  5) GRCs =   150 (0.17%)
Initial. M4         Overflow =    17 Max =  3 (GRCs =  1) GRCs =    58 (0.07%)
Initial. M5         Overflow =    59 Max =  3 (GRCs =  2) GRCs =   144 (0.17%)
Initial. M6         Overflow =    68 Max =  2 (GRCs = 11) GRCs =   167 (0.19%)
Initial. M7         Overflow =   758 Max =  3 (GRCs =  2) GRCs =  4992 (5.76%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1064798.19
Initial. Layer M1 wire length = 96.01
Initial. Layer M2 wire length = 282264.90
Initial. Layer M3 wire length = 353029.64
Initial. Layer M4 wire length = 171148.52
Initial. Layer M5 wire length = 165554.42
Initial. Layer M6 wire length = 71229.89
Initial. Layer M7 wire length = 21474.82
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 338457
Initial. Via VIA12SQ_C count = 148005
Initial. Via VIA23SQ_C count = 141795
Initial. Via VIA34SQ_C count = 32977
Initial. Via VIA45SQ_C count = 11390
Initial. Via VIA56SQ_C count = 3052
Initial. Via VIA67SQ_C count = 1238
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:14:31 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:20 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:21 Elapsed real time: 0:00:09
[rtAllParts] Elapsed real time: 0:00:10 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:11 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc   13 
[End of Phase1 Routing] Total (MB): Used  294  Alloctr  298  Proc 10229 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   493 Max = 5 GRCs =   357 (0.07%)
phase1. H routing: Dmd-Cap  =   461 Max = 5 (GRCs =  3) GRCs =   330 (0.14%)
phase1. V routing: Dmd-Cap  =    31 Max = 4 (GRCs =  2) GRCs =    27 (0.01%)
phase1. Both Dirs: Overflow =  2660 Max = 6 GRCs =  2218 (0.45%)
phase1. H routing: Overflow =  1633 Max = 5 (GRCs =  3) GRCs =  1278 (0.52%)
phase1. V routing: Overflow =  1026 Max = 6 (GRCs =  4) GRCs =   940 (0.39%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M2         Overflow =  1024 Max = 6 (GRCs =  4) GRCs =   938 (0.38%)
phase1. M3         Overflow =  1511 Max = 5 (GRCs =  3) GRCs =  1160 (0.48%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =   118 Max = 2 (GRCs =  6) GRCs =   112 (0.05%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    27 Max =  2 GRCs =    22 (0.01%)
phase1. H routing: Overflow =    27 Max =  2 (GRCs =  5) GRCs =    22 (0.03%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    18 Max =  2 (GRCs =  5) GRCs =    13 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1095330.03
phase1. Layer M1 wire length = 221.24
phase1. Layer M2 wire length = 284998.89
phase1. Layer M3 wire length = 348198.05
phase1. Layer M4 wire length = 194567.78
phase1. Layer M5 wire length = 177400.96
phase1. Layer M6 wire length = 76512.43
phase1. Layer M7 wire length = 13430.69
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 351604
phase1. Via VIA12SQ_C count = 147946
phase1. Via VIA23SQ_C count = 141625
phase1. Via VIA34SQ_C count = 39899
phase1. Via VIA45SQ_C count = 16427
phase1. Via VIA56SQ_C count = 4640
phase1. Via VIA67SQ_C count = 1067
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 70
[End of Whole Chip Routing] Elapsed real time: 0:00:32 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:02 total=0:01:04
[End of Whole Chip Routing] Stage (MB): Used  213  Alloctr  215  Proc  232 
[End of Whole Chip Routing] Total (MB): Used  294  Alloctr  298  Proc 10229 

Congestion utilization per direction:
Average vertical track utilization   = 15.93 %
Peak    vertical track utilization   = 136.36 %
Average horizontal track utilization = 18.14 %
Peak    horizontal track utilization = 400.00 %

[End of Global Routing] Elapsed real time: 0:00:32 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:03 total=0:01:05
[End of Global Routing] Stage (MB): Used  178  Alloctr  180  Proc  232 
[End of Global Routing] Total (MB): Used  259  Alloctr  263  Proc 10229 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -115  Alloctr -118  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10229 
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        58.38       56.35      0.00       616     379012.84  142157430784.00       38658              0.15      2923
Place-opt optimization Phase 19 Iter  2        58.38       56.35      0.00       616     379021.75  142464057344.00       38658              0.15      2939
Place-opt optimization Phase 19 Iter  3        58.38       56.35      0.00       616     379026.31  142606008320.00       38658              0.15      2939
Place-opt optimization Phase 19 Iter  4        58.38       56.35      0.00       616     379028.84  142661206016.00       38658              0.15      2939
Place-opt optimization Phase 19 Iter  5        58.38       56.35      0.00       616     379030.62  142701576192.00       38658              0.15      2939
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  6        58.38       56.35      0.00       616     379031.16  142714486784.00       38658              0.16      2956
Place-opt optimization Phase 19 Iter  7        58.38       56.35      0.00       616     379317.06  142667464704.00       38658              0.16      2976
Place-opt optimization Phase 19 Iter  8        58.38       56.35      0.00       616     379318.59  142673494016.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter  9        58.38       56.35      0.00       616     379319.34  142673395712.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 10        58.38       56.35      0.00       616     379320.09  142674395136.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 11        58.38       56.35      0.00       616     379320.34  142689222656.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 12        58.38       56.35      0.00       616     379320.34  142692696064.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 13        58.38       56.35      0.00       616     379320.34  142692876288.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 14        58.38       56.35      0.00       616     379327.22  142724481024.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 15        58.38       56.35      0.00       616     379327.72  142727643136.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 16        58.38       56.35      0.00       616     379327.72  142727643136.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 17        58.38       56.35      0.00       616     379327.72  142727643136.00       38658              0.16      2986
Place-opt optimization Phase 19 Iter 18        58.38       56.35      0.00       616     379327.72  142727643136.00       38658              0.16      2986

Place-opt optimization Phase 20 Iter  1         0.32        0.32      0.00       607     379327.72  142727643136.00       38760              0.16      2986

Disable clock slack update for ideal clocks
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 21 Iter  1         0.32        0.32      0.00       607     377738.31  140171493376.00       38137              0.16      2986
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.32        0.32      0.00       607     377692.06  140009226240.00       38137              0.17      2986
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.32        0.32      0.00       607     375900.84  158927929344.00       37216              0.18      2986
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 19 ****
Information: Activity propagation will be performed for scenario func_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Place-opt optimization Phase 24 Iter  1         0.32        0.32      0.00       607     372867.38  128606961664.00       37216              0.19      2986
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.32        0.32      0.00       472     374696.97  99775447040.00       37216              0.21      2986
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.32        0.32      0.00       468     374685.03  69370716160.00       37216              0.24      2996


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-05-17 16:19:59 / Session:  00:14:17 / Command:  00:11:44 / CPU:  00:32:37 / Memory: 2996 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.32        0.32      0.00       471     374685.03  69370716160.00       37216              0.24      2996

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2024-05-17 16:20:02 / Session:  00:14:20 / Command:  00:11:47 / CPU:  00:32:48 / Memory: 2996 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-05-17 16:20:04 / Session:  00:14:21 / Command:  00:11:48 / CPU:  00:32:53 / Memory: 2996 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-05-17 16:20:05 / Session:  00:14:23 / Command:  00:11:50 / CPU:  00:32:58 / Memory: 2996 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.32        0.32      0.00       468     374685.03  69370716160.00       37216              0.24      2996
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2800 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 37580 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 24 cells remain unaligned.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10339 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell I_PCI_TOP/HFSINV_1002_1167 is placed overlapping with other cells at {{71.560 10.000} {72.776 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSBUF_2_53 is placed overlapping with other cells at {{79.768 10.000} {81.288 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_267_1150 is placed overlapping with other cells at {{211.400 10.000} {212.312 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_1618_1195 is placed overlapping with other cells at {{279.648 71.864} {280.864 73.536}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__15_ is placed overlapping with other cells at {{364.160 40.096} {369.632 41.768}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_25_64 is placed overlapping with other cells at {{430.280 10.000} {432.104 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_539 is placed overlapping with other cells at {{479.832 10.000} {481.352 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__21_ is placed overlapping with other cells at {{560.240 10.000} {565.712 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_ is placed overlapping with other cells at {{685.640 10.000} {693.696 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_ is placed overlapping with other cells at {{720.144 15.016} {725.312 16.688}}. (ZRT-763)
Warning: Cell I_PCI_TOP/HFSINV_299_1005 is placed overlapping with other cells at {{165.496 140.416} {168.536 142.088}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U7011 is placed overlapping with other cells at {{281.776 85.240} {283.296 86.912}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3383 is placed overlapping with other cells at {{322.512 78.552} {323.272 80.224}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U4949 is placed overlapping with other cells at {{405.960 78.552} {409.304 80.224}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_ is placed overlapping with other cells at {{487.280 86.912} {492.752 88.584}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_ is placed overlapping with other cells at {{568.600 83.568} {574.072 85.240}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U6560 is placed overlapping with other cells at {{643.688 78.552} {647.032 80.224}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_40__8_ is placed overlapping with other cells at {{724.400 117.008} {729.872 118.680}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_1_ is placed overlapping with other cells at {{141.176 182.216} {146.648 183.888}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U204 is placed overlapping with other cells at {{177.656 162.152} {180.544 163.824}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/HFSINV_25_301 is placed overlapping with other cells at {{259.280 158.808} {261.104 160.480}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U7894 is placed overlapping with other cells at {{332.240 162.152} {333.000 163.824}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U3631 is placed overlapping with other cells at {{416.904 162.152} {418.424 163.824}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5149 is placed overlapping with other cells at {{498.680 162.152} {502.024 163.824}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1159 is placed overlapping with other cells at {{565.408 162.152} {568.752 163.824}}. (ZRT-763)
Warning: Cell I_BLENDER_0/result_reg_29_ is placed overlapping with other cells at {{706.616 158.808} {710.872 160.480}}. (ZRT-763)
Warning: Cell I_BLENDER_0/result_reg_27_ is placed overlapping with other cells at {{719.080 160.480} {723.336 162.152}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/U164 is placed overlapping with other cells at {{804.352 217.328} {805.112 219.000}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_272_706 is placed overlapping with other cells at {{909.536 239.064} {912.576 240.736}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U4428 is placed overlapping with other cells at {{144.064 247.424} {145.280 249.096}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_2842 is placed overlapping with other cells at {{165.952 247.424} {170.208 249.096}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_4650 is placed overlapping with other cells at {{254.720 247.424} {258.368 249.096}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_4412 is placed overlapping with other cells at {{361.576 245.752} {362.488 247.424}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_28__5_ is placed overlapping with other cells at {{435.752 239.064} {441.224 240.736}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_14206_2356 is placed overlapping with other cells at {{485.456 247.424} {487.736 249.096}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1876 is placed overlapping with other cells at {{560.240 240.736} {563.584 242.408}}. (ZRT-763)
Warning: Cell I_BLENDER_0/HFSBUF_4431_1638 is placed overlapping with other cells at {{646.272 242.408} {648.552 244.080}}. (ZRT-763)
Warning: Cell HFSINV_1755_1433 is placed overlapping with other cells at {{719.384 242.408} {722.424 244.080}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U1729 is placed overlapping with other cells at {{801.160 247.424} {802.072 249.096}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_294_733 is placed overlapping with other cells at {{34.776 347.744} {37.816 349.416}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_408_754 is placed overlapping with other cells at {{108.344 359.448} {111.384 361.120}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U6494 is placed overlapping with other cells at {{164.280 320.992} {165.496 322.664}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_3309 is placed overlapping with other cells at {{260.040 326.008} {260.952 327.680}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U8848 is placed overlapping with other cells at {{324.944 326.008} {326.464 327.680}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U965 is placed overlapping with other cells at {{479.072 322.664} {480.592 324.336}}. (ZRT-763)
Warning: Cell I_PARSER/U173 is placed overlapping with other cells at {{522.392 322.664} {523.608 324.336}}. (ZRT-763)
Warning: Cell I_PARSER/U390 is placed overlapping with other cells at {{571.944 324.336} {572.856 326.008}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U269 is placed overlapping with other cells at {{673.024 326.008} {674.240 327.680}}. (ZRT-763)
Warning: Cell I_BLENDER_1/HFSINV_648_1206 is placed overlapping with other cells at {{719.384 319.320} {720.296 320.992}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U357 is placed overlapping with other cells at {{813.624 322.664} {814.536 324.336}}. (ZRT-763)
Warning: Cell I_RISC_CORE/ctmTdsLR_1_3465 is placed overlapping with other cells at {{281.928 402.920} {282.688 404.592}}. (ZRT-763)
Warning: Cell I_RISC_CORE/ctmTdsLR_2_3679 is placed overlapping with other cells at {{321.296 406.264} {323.576 407.936}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_ is placed overlapping with other cells at {{402.160 406.264} {409.000 407.936}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U4123 is placed overlapping with other cells at {{543.064 402.920} {544.584 404.592}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2992 is placed overlapping with other cells at {{607.968 402.920} {608.728 404.592}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2142 is placed overlapping with other cells at {{698.256 402.920} {699.776 404.592}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U1831 is placed overlapping with other cells at {{721.056 406.264} {722.120 407.936}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/U66 is placed overlapping with other cells at {{812.104 399.576} {813.928 401.248}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_355 is placed overlapping with other cells at {{319.624 508.256} {320.384 509.928}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_330 is placed overlapping with other cells at {{325.856 511.600} {326.616 513.272}}. (ZRT-763)
Warning: Cell I_BLENDER_1/U2375 is placed overlapping with other cells at {{596.568 481.504} {598.088 483.176}}. (ZRT-763)
Warning: Cell I_BLENDER_1/HFSINV_140_874 is placed overlapping with other cells at {{666.184 481.504} {666.944 483.176}}. (ZRT-763)
Warning: Cell I_BLENDER_0/U2094 is placed overlapping with other cells at {{748.416 479.832} {749.176 481.504}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/ram_write_addr_reg_0_ is placed overlapping with other cells at {{815.144 488.192} {820.616 489.864}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_239_1218 is placed overlapping with other cells at {{911.968 489.864} {914.248 491.536}}. (ZRT-763)
Warning: Cell I_RISC_CORE/xoendcap_DCAP_HVT_79 is placed overlapping with other cells at {{323.576 560.088} {324.336 561.760}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_307_753 is placed overlapping with other cells at {{618.304 571.792} {621.344 573.464}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_210_1286 is placed overlapping with other cells at {{825.936 570.120} {828.216 571.792}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSBUF_2_11 is placed overlapping with other cells at {{816.816 652.048} {818.336 653.720}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/HFSINV_17_12 is placed overlapping with other cells at {{918.808 652.048} {920.632 653.720}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   73  Alloctr   75  Proc    0 
[End of Read DB] Total (MB): Used   80  Alloctr   83  Proc 10339 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   88  Alloctr   90  Proc 10339 
Net statistics:
Total number of nets     = 40188
Number of nets to route  = 39552
Number of single or zero port nets = 19
617 nets are fully connected,
 of which 617 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 39552, Total Half Perimeter Wire Length (HPWL) 989826 microns
HPWL   0 ~   50 microns: Net Count    35824	Total HPWL       419181 microns
HPWL  50 ~  100 microns: Net Count     2230	Total HPWL       155801 microns
HPWL 100 ~  200 microns: Net Count      726	Total HPWL       100337 microns
HPWL 200 ~  300 microns: Net Count      270	Total HPWL        69107 microns
HPWL 300 ~  400 microns: Net Count      199	Total HPWL        68738 microns
HPWL 400 ~  500 microns: Net Count       94	Total HPWL        42300 microns
HPWL 500 ~  600 microns: Net Count       97	Total HPWL        53397 microns
HPWL 600 ~  700 microns: Net Count       60	Total HPWL        38499 microns
HPWL 700 ~  800 microns: Net Count       34	Total HPWL        25222 microns
HPWL 800 ~  900 microns: Net Count       13	Total HPWL        10912 microns
HPWL 900 ~ 1000 microns: Net Count        2	Total HPWL         1831 microns
HPWL     > 1000 microns: Net Count        3	Total HPWL         4503 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    1 
[End of Build All Nets] Total (MB): Used  115  Alloctr  118  Proc 10341 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.42	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.44	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc   49 
[End of Build Congestion Map] Total (MB): Used  147  Alloctr  150  Proc 10391 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  148  Alloctr  152  Proc 10391 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   68  Alloctr   68  Proc   51 
[End of Build Data] Total (MB): Used  148  Alloctr  152  Proc 10391 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  122 
[End of Blocked Pin Detection] Total (MB): Used  253  Alloctr  256  Proc 10513 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:05
[rtAllBotParts] Elapsed real time: 0:00:13 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:13 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[End of Initial Routing] Stage (MB): Used   37  Alloctr   37  Proc   23 
[End of Initial Routing] Total (MB): Used  290  Alloctr  293  Proc 10537 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  2612 Max =  7 GRCs =  6388 (1.31%)
Initial. H routing: Dmd-Cap  =  2402 Max =  7 (GRCs =  2) GRCs =  6193 (2.54%)
Initial. V routing: Dmd-Cap  =   209 Max =  5 (GRCs =  6) GRCs =   195 (0.08%)
Initial. Both Dirs: Overflow =  9867 Max = 11 GRCs = 13201 (2.71%)
Initial. H routing: Overflow =  6522 Max =  6 (GRCs =  2) GRCs = 10041 (4.12%)
Initial. V routing: Overflow =  3345 Max = 11 (GRCs =  1) GRCs =  3160 (1.30%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3206 Max = 11 (GRCs =  1) GRCs =  2881 (1.18%)
Initial. M3         Overflow =  5035 Max =  6 (GRCs =  2) GRCs =  4151 (1.70%)
Initial. M4         Overflow =    54 Max =  3 (GRCs =  2) GRCs =    90 (0.04%)
Initial. M5         Overflow =   621 Max =  3 (GRCs =  1) GRCs =   702 (0.29%)
Initial. M6         Overflow =    84 Max =  2 (GRCs = 13) GRCs =   189 (0.08%)
Initial. M7         Overflow =   865 Max =  3 (GRCs =  2) GRCs =  5186 (2.13%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =  1048 Max =  4 GRCs =  5661 (3.27%)
Initial. H routing: Overflow =   936 Max =  4 (GRCs =  2) GRCs =  5392 (6.22%)
Initial. V routing: Overflow =   111 Max =  3 (GRCs =  5) GRCs =   269 (0.31%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    17 Max =  3 (GRCs =  3) GRCs =    32 (0.04%)
Initial. M3         Overflow =    66 Max =  4 (GRCs =  2) GRCs =   114 (0.13%)
Initial. M4         Overflow =    16 Max =  3 (GRCs =  2) GRCs =    54 (0.06%)
Initial. M5         Overflow =    41 Max =  3 (GRCs =  1) GRCs =   127 (0.15%)
Initial. M6         Overflow =    78 Max =  2 (GRCs = 13) GRCs =   183 (0.21%)
Initial. M7         Overflow =   828 Max =  3 (GRCs =  2) GRCs =  5149 (5.94%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1070780.87
Initial. Layer M1 wire length = 71.96
Initial. Layer M2 wire length = 292826.99
Initial. Layer M3 wire length = 358977.79
Initial. Layer M4 wire length = 168478.51
Initial. Layer M5 wire length = 159202.60
Initial. Layer M6 wire length = 70747.33
Initial. Layer M7 wire length = 20475.68
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 329352
Initial. Via VIA12SQ_C count = 145204
Initial. Via VIA23SQ_C count = 138173
Initial. Via VIA34SQ_C count = 31703
Initial. Via VIA45SQ_C count = 10226
Initial. Via VIA56SQ_C count = 2910
Initial. Via VIA67SQ_C count = 1136
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:20:32 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:17 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:07
[rtAllParts] Elapsed real time: 0:00:08 
[rtAllParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:19 total=0:00:20
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:21
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    3  Proc   12 
[End of Phase1 Routing] Total (MB): Used  292  Alloctr  297  Proc 10549 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   733 Max = 5 GRCs =   564 (0.12%)
phase1. H routing: Dmd-Cap  =   689 Max = 5 (GRCs =  3) GRCs =   522 (0.21%)
phase1. V routing: Dmd-Cap  =    44 Max = 5 (GRCs =  1) GRCs =    42 (0.02%)
phase1. Both Dirs: Overflow =  3083 Max = 7 GRCs =  2520 (0.52%)
phase1. H routing: Overflow =  1669 Max = 5 (GRCs =  4) GRCs =  1309 (0.54%)
phase1. V routing: Overflow =  1414 Max = 7 (GRCs =  3) GRCs =  1211 (0.50%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M2         Overflow =  1407 Max = 7 (GRCs =  3) GRCs =  1204 (0.49%)
phase1. M3         Overflow =  1551 Max = 5 (GRCs =  4) GRCs =  1194 (0.49%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M5         Overflow =    95 Max = 2 (GRCs =  4) GRCs =    91 (0.04%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    36 Max =  1 GRCs =    36 (0.02%)
phase1. H routing: Overflow =    33 Max =  1 (GRCs = 33) GRCs =    33 (0.04%)
phase1. V routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     7 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
phase1. M4         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    20 Max =  1 (GRCs = 20) GRCs =    20 (0.02%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1097054.34
phase1. Layer M1 wire length = 149.47
phase1. Layer M2 wire length = 293222.55
phase1. Layer M3 wire length = 358132.08
phase1. Layer M4 wire length = 191217.79
phase1. Layer M5 wire length = 168757.64
phase1. Layer M6 wire length = 74122.73
phase1. Layer M7 wire length = 11452.07
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 339683
phase1. Via VIA12SQ_C count = 145219
phase1. Via VIA23SQ_C count = 138203
phase1. Via VIA34SQ_C count = 37243
phase1. Via VIA45SQ_C count = 13921
phase1. Via VIA56SQ_C count = 4156
phase1. Via VIA67SQ_C count = 941
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:28 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:53 total=0:00:55
[End of Whole Chip Routing] Stage (MB): Used  212  Alloctr  213  Proc  209 
[End of Whole Chip Routing] Total (MB): Used  292  Alloctr  296  Proc 10549 

Congestion utilization per direction:
Average vertical track utilization   = 15.69 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 17.03 %
Peak    horizontal track utilization = 400.00 %

[End of Global Routing] Elapsed real time: 0:00:28 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:54 total=0:00:56
[End of Global Routing] Stage (MB): Used  176  Alloctr  178  Proc  209 
[End of Global Routing] Total (MB): Used  257  Alloctr  261  Proc 10549 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -114  Alloctr -118  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10549 
Using per-layer congestion maps for congestion reduction.
Information: 45.21% of design has horizontal routing density above target_routing_density of 0.80.
Information: 35.34% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 20.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.466 to 0.477. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40166, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40164, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 819. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
nplLib: default vr hor dist = 1581
nplLib: default vr ver dist = 1581
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 19 ****
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
****** eLpp estimated wire length 
0.887342% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 9.24532e+07
Total net wire length: 1.04191e+10
****** eLpp weights (with caps)
Number of nets: 40166, of which 40058 non-clock nets
Number of nets with 0 toggle rate: 8121
Max toggle rate = 0.833333, average toggle rate = 0.00237363
Max non-clock toggle rate = 0.416667
eLpp weight range = (0, 99.5087)
*** 28 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 40166
Amt power = 0.1
Non-default weight range: (0.9, 14.8509)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=test_worst
Information: Adding extra scenario func_worst.
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Factor(1) = 1
Factor(2) = 0.341457
Factor(BASE) = 1
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.06942e+10
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

DFT: Repaired SCANDEF MV crossings.
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40166, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40164, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 819. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xda598ff0): 8000
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xda598ff0): 8000
Total 1.3100 seconds to load 41512 cell instances into cellmap, 37208 cells are off site row
Moveable cells: 37580; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2831, cell height 1.6720, cell area 3.8173 for total 37580 placed and application fixed cells
Information: Switching output filtering off (MSG-3401)
Running DFT optimization using 4 thread(s)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 71821
DFT: post-opt wirelength: 39110
DFT: post-opt wirelength difference: -32710 (ratio: -45.544440 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 2:30 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 265 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39185        Yes DEFAULT_VA
      105360         2303        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (22 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.001-0002-colored_displacements.gif'.
Legalization complete (40 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41488
number of references:               265
number of site rows:                385
number of locations attempted:  1633423
number of locations failed:      598896  (36.7%)

Legality of references at locations:
228 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2587     115476     65558 ( 56.8%)      94370     65187 ( 69.1%)  MUX41X1_RVT
  2100      51672     26750 ( 51.8%)      41352     21844 ( 52.8%)  SDFFARX1_HVT
  3649      97832     24039 ( 24.6%)      60092     22919 ( 38.1%)  AO22X1_RVT
  2704      62326     19943 ( 32.0%)      38160     16565 ( 43.4%)  FADDX1_RVT
  1022      28364     14898 ( 52.5%)      22730     12188 ( 53.6%)  SDFFNARX1_HVT
  2271      54354     13765 ( 25.3%)      34746     13025 ( 37.5%)  AO22X1_HVT
  1533      38908     10908 ( 28.0%)      24064     10238 ( 42.5%)  NOR2X1_RVT
   605      18624      6891 ( 37.0%)      13424      6679 ( 49.8%)  HADDX1_RVT
   776      20054      5657 ( 28.2%)      12594      5408 ( 42.9%)  NOR2X0_RVT
  1497      35584      5285 ( 14.9%)      19032      4616 ( 24.3%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        16 ( 66.7%)         24        21 ( 87.5%)  SDFFASX2_RVT
     1         24        14 ( 58.3%)         16        15 ( 93.8%)  OAI22X1_LVT
    15        704       443 ( 62.9%)        632       443 ( 70.1%)  MUX41X1_HVT
     1         32        23 ( 71.9%)         24        13 ( 54.2%)  SDFFASX2_HVT
    13        568       322 ( 56.7%)        440       311 ( 70.7%)  MUX41X1_LVT
  2587     115476     65558 ( 56.8%)      94370     65187 ( 69.1%)  MUX41X1_RVT
     1         48        26 ( 54.2%)         40        27 ( 67.5%)  OR2X4_RVT
    14        728       424 ( 58.2%)        664       390 ( 58.7%)  SDFFASX1_HVT
     1         32        19 ( 59.4%)         32        18 ( 56.2%)  NOR3X4_HVT
     1         56        30 ( 53.6%)         48        30 ( 62.5%)  NOR4X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37556 (564246 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.890 um ( 0.53 row height)
rms weighted cell displacement:   0.890 um ( 0.53 row height)
max cell displacement:           23.646 um (14.14 row height)
avg cell displacement:            0.657 um ( 0.39 row height)
avg weighted cell displacement:   0.657 um ( 0.39 row height)
number of cells moved:            37257
number of large displacements:       24
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/sram_fixcell_146 (NBUFFX8_HVT)
  Input location: (131.448,650.376)
  Legal location: (148.168,633.656)
  Displacement:  23.646 um (14.14 row height)
Cell: I_RISC_CORE/sram_fixcell_143 (NBUFFX8_HVT)
  Input location: (178.872,650.376)
  Legal location: (164.888,631.984)
  Displacement:  23.104 um (13.82 row height)
Cell: I_RISC_CORE/sram_fixcell_148 (NBUFFX8_HVT)
  Input location: (138.744,650.376)
  Legal location: (150.448,633.656)
  Displacement:  20.409 um (12.21 row height)
Cell: I_RISC_CORE/sram_fixcell_147 (NBUFFX8_HVT)
  Input location: (135.096,650.376)
  Legal location: (148.168,635.328)
  Displacement:  19.933 um (11.92 row height)
Cell: I_RISC_CORE/sram_fixcell_140 (NBUFFX8_HVT)
  Input location: (175.224,650.376)
  Legal location: (164.888,633.656)
  Displacement:  19.657 um (11.76 row height)
Cell: I_RISC_CORE/sram_fixcell_149 (NBUFFX8_HVT)
  Input location: (142.392,650.376)
  Legal location: (148.168,631.984)
  Displacement:  19.278 um (11.53 row height)
Cell: I_RISC_CORE/sram_fixcell_142 (NBUFFX8_HVT)
  Input location: (175.984,652.048)
  Legal location: (164.888,637)
  Displacement:  18.697 um (11.18 row height)
Cell: I_RISC_CORE/sram_fixcell_144 (NBUFFX8_HVT)
  Input location: (142.392,652.048)
  Legal location: (150.448,635.328)
  Displacement:  18.560 um (11.10 row height)
Cell: I_RISC_CORE/sram_fixcell_150 (NBUFFX8_HVT)
  Input location: (146.04,650.376)
  Legal location: (152.728,633.656)
  Displacement:  18.008 um (10.77 row height)
Cell: I_RISC_CORE/sram_fixcell_141 (NBUFFX8_HVT)
  Input location: (172.336,652.048)
  Legal location: (162.608,637)
  Displacement:  17.919 um (10.72 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0:45 
Moved 37244 out of 41513 cells, ratio = 0.897165
Total displacement = 31488.685547(um)
Max displacement = 33.439999(um), I_RISC_CORE/sram_fixcell_146 (131.447998, 650.375977, 0) => (148.167999, 633.656006, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.24(um)
  0 ~  20% cells displacement <=      0.40(um)
  0 ~  30% cells displacement <=      0.53(um)
  0 ~  40% cells displacement <=      0.64(um)
  0 ~  50% cells displacement <=      0.76(um)
  0 ~  60% cells displacement <=      0.86(um)
  0 ~  70% cells displacement <=      1.00(um)
  0 ~  80% cells displacement <=      1.20(um)
  0 ~  90% cells displacement <=      1.51(um)
  0 ~ 100% cells displacement <=     33.44(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40142, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40140, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 819. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-05-17 16:23:29 / Session:  00:17:47 / Command:  00:15:14 / CPU:  00:40:00 / Memory: 3206 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2024-05-17 16:23:31 / Session:  00:17:49 / Command:  00:15:16 / CPU:  00:40:06 / Memory: 3206 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-05-17 16:23:32 / Session:  00:17:50 / Command:  00:15:17 / CPU:  00:40:11 / Memory: 3206 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.32        0.32      0.00       468     374631.16  69305450496.00       37192              0.30      3205
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40142, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40140, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 819. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-05-17 16:23:45 / Session:  00:18:03 / Command:  00:15:30 / CPU:  00:40:48 / Memory: 3206 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2600 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdcff6d0): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdcff6d0): 27132
Total 1.9400 seconds to load 41488 cell instances into cellmap
Moveable cells: 37556; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2837, cell height 1.6720, cell area 3.8183 for total 37556 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdcff6d0): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xfdcff6d0): 27132
Total 1.2800 seconds to load 41488 cell instances into cellmap
Moveable cells: 37556; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2837, cell height 1.6720, cell area 3.8183 for total 37556 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         4.93        4.93      0.00       925     374631.16  69305450496.00       37192              0.30      3205
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         4.93        4.93      0.00       925     374631.16  69305450496.00       37192              0.30      3205
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         4.93        4.93      0.00       925     374631.16  69305450496.00       37192              0.30      3205
Place-opt optimization Phase 41 Iter  3         4.93        4.93      0.00        70     375851.28  68598329344.00       37192              0.31      3205
Place-opt optimization Phase 41 Iter  4         4.93        4.93      0.00        66     375875.44  68606431232.00       37192              0.31      3205

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         4.93        4.93      0.00        63     375875.44  68606431232.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  2         4.93        4.93      0.00        63     375875.94  68609527808.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  3         4.93        4.93      0.00        63     375875.94  68609527808.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  4         4.93        4.93      0.00        63     375875.94  68609527808.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  5         4.93        4.93      0.00        63     375876.72  68687134720.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  6         4.93        4.93      0.00        63     375876.72  68687134720.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  7         4.93        4.93      0.00        63     375876.72  68687134720.00       37673              0.31      3205
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  8         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter  9         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 10         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 11         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 12         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 13         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 14         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205
Place-opt optimization Phase 42 Iter 15         4.93        4.93      0.00        63     375876.72  68860010496.00       37673              0.31      3205

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  1         0.61        0.61      0.00        63     375876.72  68860010496.00       37673              0.31      3205

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.61        0.61      0.00        63     375871.62  50414559232.00       37673              0.32      3205
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.61        0.61      0.00        63     375872.66  50430816256.00       37673              0.32      3205
Place-opt optimization Phase 44 Iter  3         0.61        0.61      0.00        63     375872.66  50430816256.00       37673              0.32      3205
Place-opt optimization Phase 44 Iter  4         0.61        0.61      0.00        63     375872.66  50430816256.00       37673              0.32      3205

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.61        0.61      0.00        63     375872.66  50430816256.00       37673              0.32      3205
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.61        0.61      0.00        63     375872.66  50472976384.00       37673              0.32      3205
CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        307.8          0.0            40623            40623           0
M2                          307.8         30.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.01        0.01      0.00        63     375872.66  50472976384.00       37673              0.33      3205

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario test_worst.
Information: Doing activity propagation for mode 'test' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 18 ****
Information: Activity propagation will be performed for scenario func_worst.
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario test_best identical to that on test_worst (POW-006)
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Place-opt optimization Phase 48 Iter  1         0.01        0.01      0.00        63     375265.75  49986076672.00       37363              0.34      3205
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.01        0.01      0.00        63     375237.28  48462401536.00       37363              0.35      3205
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 22.28681946 cumPct:    57.09 estdown: 16.75277710 cumUp: 5911 numDown: 17999 status= valid
Knee-Processing :  cumEst: 36.29874802 cumPct:    92.99 estdown: 2.74212313 cumUp: 17225 numDown: 6685 status= valid
Knee-Processing :  cumEst: 39.04087067 cumPct:   100.01 estdown: 0.00000000 cumUp: 31993 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.01        0.01      0.00        63     375136.91  42241564672.00       37363              0.37      3205
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.01        0.01      0.00        63     375136.91  42241564672.00       37363              0.37      3205

Place-opt optimization Phase 52 Iter  1         0.01        0.01      0.00        63     375136.91  42241564672.00       37363              0.37      3205

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-05-17 16:27:51 / Session:  00:22:09 / Command:  00:19:35 / CPU:  00:52:20 / Memory: 3206 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-05-17 16:27:52 / Session:  00:22:10 / Command:  00:19:37 / CPU:  00:52:25 / Memory: 3206 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3455 s ( 0.96 hr) ELAPSE :   1331 s ( 0.37 hr) MEM-PEAK :  3205 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3455 s ( 0.96 hr) ELAPSE :   1331 s ( 0.37 hr) MEM-PEAK :  3205 Mb
Place-opt optimization Phase 55 Iter  1         0.01        0.01      0.00        63     375136.91  42241564672.00       37363              0.37      3205
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 257 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39325        Yes DEFAULT_VA
      105360         2334        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (15 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (28 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41659
number of references:               257
number of site rows:                385
number of locations attempted:  1063527
number of locations failed:      312403  (29.4%)

Legality of references at locations:
221 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2579      57752     26651 ( 46.1%)      42678     24079 ( 56.4%)  MUX41X1_RVT
  2250      37784     19198 ( 50.8%)      28308     13755 ( 48.6%)  SDFFARX1_HVT
  2619      43498     13136 ( 30.2%)      24330      8832 ( 36.3%)  FADDX1_RVT
  3184      56692     11575 ( 20.4%)      33944      9561 ( 28.2%)  AO22X1_RVT
  1158      20648     10704 ( 51.8%)      15430      7487 ( 48.5%)  SDFFNARX1_HVT
  2747      48306      9268 ( 19.2%)      28963      7421 ( 25.6%)  AO22X1_HVT
  1091      18592      3947 ( 21.2%)      10424      3022 ( 29.0%)  NOR2X1_RVT
   484       8128      4105 ( 50.5%)       6008      2657 ( 44.2%)  SDFFX1_HVT
   863      17216      3703 ( 21.5%)       8688      2629 ( 30.3%)  NBUFFX8_HVT
  1099      18424      3246 ( 17.6%)      10492      2521 ( 24.0%)  OR2X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        12 ( 75.0%)  IBUFFX16_HVT
     7        184       103 ( 56.0%)        160       100 ( 62.5%)  MUX41X1_HVT
     3         56        31 ( 55.4%)         32        20 ( 62.5%)  INVX8_RVT
     2         40        23 ( 57.5%)         40        23 ( 57.5%)  OAI22X2_RVT
     7        128        61 ( 47.7%)         80        55 ( 68.8%)  NAND3X1_RVT
     7        136        65 ( 47.8%)         48        35 ( 72.9%)  OAI221X1_LVT
     3         56        26 ( 46.4%)         48        29 ( 60.4%)  NOR2X0_LVT
    14        256       139 ( 54.3%)        208       103 ( 49.5%)  SDFFASX1_RVT
     1         32        13 ( 40.6%)         16        12 ( 75.0%)  OA22X2_RVT
    16        296       156 ( 52.7%)        272       139 ( 51.1%)  MUX41X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37727 (566236 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.209 um ( 0.13 row height)
rms weighted cell displacement:   0.209 um ( 0.13 row height)
max cell displacement:            5.128 um ( 3.07 row height)
avg cell displacement:            0.029 um ( 0.02 row height)
avg weighted cell displacement:   0.029 um ( 0.02 row height)
number of cells moved:             1261
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U9615 (INVX0_HVT)
  Input location: (459.312,10)
  Legal location: (458.248,15.016)
  Displacement:   5.128 um ( 3.07 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U135 (NBUFFX2_HVT)
  Input location: (554.16,10)
  Legal location: (549.752,10)
  Displacement:   4.408 um ( 2.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U139 (NBUFFX4_HVT)
  Input location: (555.376,10)
  Legal location: (550.968,10)
  Displacement:   4.408 um ( 2.64 row height)
Cell: I_PCI_TOP/ZBUF_2_inst_5142 (NBUFFX2_HVT)
  Input location: (451.256,10)
  Legal location: (448.52,13.344)
  Displacement:   4.321 um ( 2.58 row height)
Cell: ZINV_11_f_inst_4996 (INVX16_HVT)
  Input location: (554.464,10)
  Legal location: (551.88,13.344)
  Displacement:   4.226 um ( 2.53 row height)
Cell: ZINV_9_f_inst_5004 (INVX16_HVT)
  Input location: (555.68,10)
  Legal location: (551.88,11.672)
  Displacement:   4.152 um ( 2.48 row height)
Cell: HFSINV_22_f_389 (INVX16_HVT)
  Input location: (555.68,11.672)
  Legal location: (553.4,15.016)
  Displacement:   4.047 um ( 2.42 row height)
Cell: HFSINV_22_f_372 (INVX16_HVT)
  Input location: (552.488,11.672)
  Legal location: (548.84,13.344)
  Displacement:   4.013 um ( 2.40 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1876 (MUX41X1_RVT)
  Input location: (554.16,230.704)
  Legal location: (550.512,229.032)
  Displacement:   4.013 um ( 2.40 row height)
Cell: I_PCI_TOP/U9629 (NAND2X1_RVT)
  Input location: (455.664,10)
  Legal location: (453.688,13.344)
  Displacement:   3.884 um ( 2.32 row height)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 829. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-05-17 16:28:37 / Session:  00:22:55 / Command:  00:20:22 / CPU:  00:53:39 / Memory: 3206 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-05-17 16:28:38 / Session:  00:22:56 / Command:  00:20:23 / CPU:  00:53:44 / Memory: 3206 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9ea5c920): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9ea5c920): 27132
Total 1.4100 seconds to load 41659 cell instances into cellmap
Moveable cells: 37727; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2813, cell height 1.6720, cell area 3.8144 for total 37727 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.24        0.24      0.00        79     375136.91  42241564672.00       37363              0.38      3205
CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        307.8          0.0            40313            40313           0
M2                          307.8         30.8                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.24        0.24      0.00        79     375136.91  42241564672.00       37363              0.39      3205
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.24        0.24      0.00        79     375136.91  42241564672.00       37363              0.39      3205
Place-opt optimization Phase 60 Iter  3         0.24        0.24      0.00        50     375150.12  42215948288.00       37363              0.40      3205
Place-opt optimization Phase 60 Iter  4         0.24        0.24      0.00        50     375150.12  42215948288.00       37363              0.40      3205

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 152 from GR congestion map (611/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.24        0.24      0.00        47     375150.12  42215948288.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  2         0.24        0.24      0.00        47     375150.62  42216611840.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  3         0.24        0.24      0.00        47     375150.88  42216935424.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  4         0.24        0.24      0.00        47     375150.88  42216935424.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  5         0.24        0.24      0.00        47     375150.88  42216935424.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  6         0.24        0.24      0.00        47     375150.88  42216935424.00       37363              0.40      3205
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.24        0.24      0.00        47     375150.88  42216935424.00       37363              0.40      3205
Place-opt optimization Phase 61 Iter  8         0.24        0.24      0.00        47     375161.53  42223214592.00       37363              0.40      3205

Place-opt optimization Phase 62 Iter  1         0.01        0.01      0.00        47     375161.53  42223214592.00       37367              0.40      3205

Place-opt optimization Phase 63 Iter  1         0.01        0.01      0.00        47     375121.66  42214375424.00       37349              0.40      3205
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  2         0.01        0.01      0.00        47     375121.66  42214375424.00       37349              0.40      3205
Place-opt optimization Phase 63 Iter  3         0.01        0.01      0.00        36     375194.59  42238345216.00       37349              0.40      3205
Place-opt optimization Phase 63 Iter  4         0.01        0.01      0.00        36     375194.59  42238345216.00       37349              0.40      3205

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-05-17 16:29:49 / Session:  00:24:07 / Command:  00:21:34 / CPU:  00:56:43 / Memory: 3206 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-05-17 16:29:50 / Session:  00:24:08 / Command:  00:21:35 / CPU:  00:56:49 / Memory: 3206 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3719 s ( 1.03 hr) ELAPSE :   1450 s ( 0.40 hr) MEM-PEAK :  3205 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3719 s ( 1.03 hr) ELAPSE :   1450 s ( 0.40 hr) MEM-PEAK :  3205 Mb
Place-opt optimization Phase 66 Iter  1         0.01        0.01      0.00        33     375194.59  42238345216.00       37392              0.40      3205
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 258 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39355        Yes DEFAULT_VA
      105360         2333        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (2 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (15 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41688
number of references:               258
number of site rows:                385
number of locations attempted:   498624
number of locations failed:      115493  (23.2%)

Legality of references at locations:
208 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2250      18908      9682 ( 51.2%)      10532      3922 ( 37.2%)  SDFFARX1_HVT
  2579      23928      7951 ( 33.2%)      13920      4778 ( 34.3%)  MUX41X1_RVT
  2619      21722      6445 ( 29.7%)       9432      2681 ( 28.4%)  FADDX1_RVT
  1158      10936      5880 ( 53.8%)       6472      2488 ( 38.4%)  SDFFNARX1_HVT
  3184      27936      4578 ( 16.4%)      14832      2839 ( 19.1%)  AO22X1_RVT
  2746      23706      3511 ( 14.8%)      12331      2019 ( 16.4%)  AO22X1_HVT
   484       4208      2226 ( 52.9%)       2432       695 ( 28.6%)  SDFFX1_HVT
  1634      14462      1824 ( 12.6%)       6820      1010 ( 14.8%)  INVX0_HVT
  1088       9092      1634 ( 18.0%)       4212       736 ( 17.5%)  NOR2X1_RVT
  1098       9368      1467 ( 15.7%)       4700       779 ( 16.6%)  OR2X1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         24        20 ( 83.3%)         16        14 ( 87.5%)  OR4X1_HVT
     1          8         8 (100.0%)          8         5 ( 62.5%)  AND4X2_RVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  NAND3X2_RVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  NOR3X4_HVT
     1          8         5 ( 62.5%)          8         6 ( 75.0%)  IBUFFX16_HVT
     2         40        24 ( 60.0%)         40        24 ( 60.0%)  OR3X2_HVT
     3         24        13 ( 54.2%)          8         6 ( 75.0%)  NAND2X2_RVT
     4         32        18 ( 56.2%)         24        15 ( 62.5%)  OA221X2_HVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  OAI21X2_HVT
     7         64        33 ( 51.6%)          8         7 ( 87.5%)  OAI221X1_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37756 (566463 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.115 um ( 0.07 row height)
rms weighted cell displacement:   0.115 um ( 0.07 row height)
max cell displacement:            5.000 um ( 2.99 row height)
avg cell displacement:            0.006 um ( 0.00 row height)
avg weighted cell displacement:   0.006 um ( 0.00 row height)
number of cells moved:              212
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U148 (NBUFFX2_HVT)
  Input location: (555.528,10)
  Legal location: (550.816,11.672)
  Displacement:   5.000 um ( 2.99 row height)
Cell: ZINV_9_f_inst_5026 (INVX0_HVT)
  Input location: (554.92,13.344)
  Legal location: (550.664,15.016)
  Displacement:   4.573 um ( 2.73 row height)
Cell: ZINV_18_inst_5339 (INVX2_HVT)
  Input location: (554.312,13.344)
  Legal location: (549.904,13.344)
  Displacement:   4.408 um ( 2.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6786 (AO22X1_RVT)
  Input location: (556.44,15.016)
  Legal location: (552.336,15.016)
  Displacement:   4.104 um ( 2.45 row height)
Cell: ZINV_400_inst_5320 (INVX2_HVT)
  Input location: (555.224,15.016)
  Legal location: (551.424,15.016)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_PCI_TOP/U9628 (NAND3X0_HVT)
  Input location: (458.704,10)
  Legal location: (460.072,13.344)
  Displacement:   3.613 um ( 2.16 row height)
Cell: ZINV_11_f_inst_4992 (INVX0_HVT)
  Input location: (452.624,10)
  Legal location: (451.56,13.344)
  Displacement:   3.509 um ( 2.10 row height)
Cell: ZINV_9_f_inst_5350 (INVX16_HVT)
  Input location: (555.072,10)
  Legal location: (552.032,11.672)
  Displacement:   3.469 um ( 2.08 row height)
Cell: I_PCI_TOP/U9616 (AO22X1_HVT)
  Input location: (459.92,11.672)
  Legal location: (459.008,15.016)
  Displacement:   3.466 um ( 2.07 row height)
Cell: ZINV_9_f_inst_5360 (INVX16_HVT)
  Input location: (454.752,10)
  Legal location: (453.992,13.344)
  Displacement:   3.429 um ( 2.05 row height)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40342, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40340, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 829. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-05-17 16:30:22 / Session:  00:24:40 / Command:  00:22:07 / CPU:  00:57:50 / Memory: 3206 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xabdabb60): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xabdabb60): 27132
Total 1.5100 seconds to load 41688 cell instances into cellmap
Moveable cells: 37756; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2805, cell height 1.6720, cell area 3.8130 for total 37756 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.02        0.01      0.00        38     375194.59  42238345216.00       37392              0.41      3205

Place-opt optimization Phase 69 Iter  1         0.02        0.01      0.00        38     375194.59  42238345216.00       37392              0.41      3205

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2024-05-17 16:30:31 / Session:  00:24:49 / Command:  00:22:16 / CPU:  00:58:14 / Memory: 3206 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.02        0.01      0.00        35     375194.59  42238345216.00       37392              0.42      3205
Co-efficient Ratio Summary:
4.193421686542  6.578033901973  2.479634812514  7.744193840401  0.485050000353  3.179565833784  5.567214754587  2.894478487461  6.565924736253  9.017964105874  47984.649618428752  4.322913097228  1.232405652744  2.083692638318  1.156483479699
2.250260813851  6.239505479525  3.702217894624  1.840202493142  4.294066690968  7.527899646613  1.807232944146  5.787956347876  3.589184641581  1.351063560963  89352.040036190373  4.315053985750  6.447892302060  5.316157034588  4.229306522011
6.795077577171  7.396773450673  5.671709658116  7.715016628450  9.589705961115  1.237147012873  9.689272051355  1.216906883513  9.826814356641  9.099760944364  14182.427379062051  2.744204919786  4.969746799976  1.759329134708  7.763654039326
6.767907887716  6.983136105332  0.187885065360  8.323013534353  9.122627003732  6.705045049478  0.240392817363  1.613901754405  4.410024533984  0.127414858965  68869.471941463562  4.805696485307  6.850018478475  9.133699663540  9.027360777260
9.823652815446  6.142533314172  1.676657446550  7.474038595051  3.656796621502  7.570618562611  9.813446103618  1.472337507158  1.675368120282  6.041862107958  59839.330530441728  3.808094105435  8.676145450488  6.823630872458  9.024437768484
3.949944829294  5.490206892222  2.444522032287  0.516919195345  9.076892197041  7.095120915900  0.674435466092  3.084281242690  0.558836270475  2.652275944463  83628.499351307055  5.143759831993  8.874500337185  1.099574527083  7.336514627726
8.389467758459  5.211699627400  0.745299498645  6.230909894097  9.555807261369  9.311313977635  1.007217096252  5.475172574176  9.006495894417  7.110109710435  27598.290293226958  2.600751165493  4.931132943502  1.621822631796  1.214683152773
1.115678242581  2.351914194986  5.616128691463  2.201956028426  0.313258584450  2.480255136313  5.935952135354  0.756368220128  0.412349323236  6.530034620004  21760.235157183388  2.492740840005  7.730991184837  3.112779093680  1.055474767149
4.124225453313  5.316610932845  7.270112362993  7.178452660747  1.109985851474  3.640423276467  6.979434932421  6.938796355119  9.989999100903  8.202668775468  65193.483895821411  6.999271387616  4.186076975155  6.509668709893  6.029424502642
5.459020231381  4.649978403578  1.177467489817  0.473171374721  4.219815920740  0.444331414637  1.380413524984  3.613322810198  6.197454031248  1.031942227924  64728.405434995477  2.620816713463  3.677752637847  0.936646957027  4.113659364766
9.442469798688  2.395659242181  8.021896405130  8.944014138324  5.316104193421  6.051556578038  1.737302479639  2.872783744187  5.404011688654  0.003564479565  7204.389261214754  5.809253040152  4.619286521217  8.639248737505  8.743492470800
9.339863461691  8.516078155281  0.852744230668  1.238318615604  9.079699225026  0.832464623950  0.641382370221  2.269392084029  6.193143595110  6.690999752789  5573.684796723294  4.173936296349  7.879079518112  2.191366903696  0.963022941094
2.700148475973  3.840450096767  3.750206085486  7.663458342299  6.212201167950  7.759678473967  7.862243056717  0.402392877150  0.032846161501  0.596142512371  0638.258902892720  5.162970662942  8.354019868118  3.725321797333  4.436796044586
7.609731654809  3.894385396283  9.819999793076  1.487347587763  2.106393266767  9.078063326983  1.314288630187  8.805822828323  0.072344605836  6.270068326705  6387.465396240392  8.100099116000  2.547775010021  0.066341927471  8.589943257074
6.653063594579  8.808820714902  7.253678407230  3.418263040902  7.926377260982  3.652834062614  2.538674638167  6.652924818747  4.022496127079  6.796652502757  6545.533227981344  6.130076640356  2.100879767536  5.776979404182  2.107246256246
9.756204104820  7.119392148303  7.338065070185  2.345947745890  2.409336848439  4.994489711154  9.020686014924  4.452215910405  1.691900600204  7.689240704170  5449.062106006744  3.573067733967  6.817980605588  3.460940126522  4.824734179456
7.350487002637  1.168271633505  8.717343303178  0.993956770837  3.361785277268  3.894677263765  2.116996953270  7.452909565626  2.309098016683  5.558003613699  9040.100382351007  2.107320028590  1.597462369006  4.932451737110  1.703492151358
1.151966650311  2.673088727576  4.938329636835  1.621695631796  1.214242252773  1.115678210408  2.351914162803  5.616152069380  2.201950835763  0.313204984450  8310.790175913593  5.989598469690  6.348839328041  2.347970212653  0.005518804177
6.031353342791  7.246508557718  5.773718231716  7.311258629368  0.105503386714  9.412422542123  0.531661090076  2.727045633081  0.717849163311  7.110944985147  0294.587366246769  7.970856357784  3.870724711999  8.999942405082  0.262895346850
3.017919648677  1.169627206366  4.141833946084  5.565098179098  9.360291367026  4.254590202092  0.846499784714  9.511708074577  3.404735629084  2.142144559207  0934.988353746371  3.831598354468  6.136708301986  1.974746382061  0.319316079245
2.956234006958  4.772693023473  9.633674424424  8.470930215157  0.274113361564  7.669442469766  5.052395659210  8.748055296473  8.238948921975  3.245363004193  0146.596595178038  1.764765584254  2.875486944187  5.404239885050  0.003821979565
8.337845591677  7.545872287841  3.874616958318  2.178633817937  5.058743104670  8.009339863439  5.098516078123  9.640886144208  3.411232225452  6.049026599225  6190.377403223950  0.678745485846  2.262096384029  6.193361829406  6.690256552789
9.646613112727  2.944146563332  2.247876343557  1.122193735103  6.960963734141  0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996218601167  5367.392791673967  7.899720599467  0.405044277150  0.032016495897  0.596515412371
4.701287328896  7.205135573574  8.278351359673  1.183725390997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632102793266  3455.079002926983  1.341765201952  8.808574228323  0.072514939122  6.270431226705
0.450494712244  3.928173613143  9.852544036940  0.210066710127  4.718589655457  0.746653063562  4.878808820782  6.857253278475  9.133418213650  9.027922277260  4864.007757262614  2.565151790667  6.655676218747  4.022666451365  6.796025402757
0.618562643985  3.446103679552  2.312107119572  5.365776948604  1.822107958456  2.469756204172  7.387119392116  0.867338665048  8.682345997355  8.902405236848  9337.975004311154  9.057163279549  4.455967310405  1.691170934590  7.689613604170
9.512091591124  7.443546600358  8.426814260123  5.883460819326  5.224824446379  4.567350487070  5.451168271601  2.888717943371  8.510993906380  8.373367685277  7620.081205663765  2.143473118895  7.455651965626  2.309268340979  5.558476513699
3.113139777479  0.072170963643  4.751594742887  0.064932320937  1.101703104351  3.581151966626  9.582673088334  2.434938929243  5.021621641941  7.961210142252  2778.302206610408  2.388491327428  5.619885969380  2.201127328426  0.313652484450
2.480255137431  5.935952136472  0.756345121246  0.412347851812  6.530005220004  1.776031353318  3.387246508164  4.855773318848  4.837311204939  3.680102703386  1024.156591742123  0.568187565076  2.720747533081  0.717080656074  7.110287485147
4.364042328764  7.697943494360  1.693877016639  9.998999823005  0.820262507546  8.503017919614  2.141169627813  0.334141433553  7.515565044489  0.989367591367  4000.494643802092  0.873912402839  9.514400974577  3.404976112747  2.142487059207
4.004443315264  3.713804137254  8.436133091116  9.861974827982  0.610319028279  2.452956234072  5.954772693630  0.869633274031  0.378470986525  1.570272413361  9861.715809669766  5.089808249835  8.741757196473  8.238189414638  3.245605004193
4.216051557696  0.381737304484  6.392872779759  1.875404310485  0.500003533179  5.658337845567  2.147545872894  4.543874216565  9.212178689127  9.375056043104  0922.155796063439  5.025029668748  9.643588044208  3.411473718115  6.049368599225
0.260832465741  9.500641384385  2.212269389199  0.296193442429  4.066690968752  7.899646613180  7.232944146578  7.932247476358  9.181122141245  1.036968263734  5634.098167348443  8.840353040689  4.406486506053  1.697808858842  2.996501101167
9.507759679591  9.677862245061  7.170402389982  1.500032145095  8.970596111512  3.714701287396  8.927205135512  1.698278951398  2.681183775200  9.973332736408  6669.913066931622  7.100307975989  9.662545299761  7.591622747087  7.632495293266
7.679078064444  9.831314280645  1.878805819933  3.230072643539  1.226270037326  7.050450494780  2.403928173631  6.139852144054  4.100210016220  1.274716889655  8794.892010263562  4.805311410307  6.850989978475  9.133653663540  9.027215277260
9.823652835180  6.142538676643  1.676652911923  7.474022795051  3.656796621502  7.570618562611  9.813446103618  1.472312707158  1.675365726858  6.041820407958  8786.515113404172  7.314622982731  0.860064365048  8.682580347245  8.902798236848
4.394994485888  1.549020600182  9.244452224188  4.051692209534  5.907689219704  1.709512091590  0.067443546609  2.308426514269  0.055883410439  3.265221824446  7918.613717687070  5.488671861226  2.881443643371  8.510138356270  8.373650685277
2.683894673330  7.652116910021  2.707452918733  6.262300397940  9.795558072613  6.993113139776  3.510072170962  5.254751294741  7.690064982940  9.371108703104  7737.637518166626  9.519186678959  2.437664629243  5.021866091831  7.961503142252
7.731115674387  4.082351938230  8.035616142737  3.802202256928  4.260313258584  4.502480255136  3.135935952135  3.540756045120  1.280412397471  8.126537005220  4265.822498553318  3.314759198789  4.858409018848  4.837556654829  3.680494403386
7.149412428619  1.230531685168  0.762727035301  0.810718145256  0.747110998585  1.474364042327  6.467697943493  2.421693577015  5.119998949443  0.050827262507  9682.659474119614  2.178672217438  0.337877133553  7.515700494379  0.989659191367
0.264254592784  0.920846495313  7.149511770203  5.773405731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820614119028  6913.946774034072  5.981287605130  0.862369974031  0.378615336415  1.570563013361
5.647669443585  7.665052396776  2.108748022913  4.738238144014  6.383245316104  1.934216051556  5.780381737302  4.796392872777  7.441875404010  4.850504803533  5917.979786045567  2.174051925919  4.546500316565  9.212313439017  9.375347643104
6.708009330989  4.395098517195  1.239640853861  2.083411438318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  1.840296193142  4.294060590968  1748.226188013180  7.269456201193  7.935971776358  9.181366391135  1.036259663734
1.410942701264  4.438813841577  0.644403751323  0.531697863458  8.422996212201  1.679507759678  4.739677862243  0.567170402387  9.771500032845  0.958973996111  9346.548222887396  8.954714584887  1.691907551398  2.681328825190  9.973737536408
2.445867600857  6.227173895402  3.649669810016  7.617591687347  0.877632106393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391229670037  7480.884971094780  2.430437522906  6.132581744054  4.100455166110  1.274111689655
4.570746654189  5.624878809947  7.826857254795  4.759133618263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513659196621  9240.304139162611  9.840955552983  1.475041307158  1.675500876748  6.041225207958
4.562469757359  1.727387111573  1.160867339181  0.488682545947  2.458902409336  8.484394994489  7.111549020686  0.149244452200  0.104051691909  5.345900289219  1264.533033691590  0.094952995974  2.301155014269  0.055028560719  3.265627924446
3.794567351532  0.705451160452  6.012888718469  3.718510193956  2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409798158072  0359.727634739776  3.547581529237  5.257480794741  7.690209032220  9.371504803104
3.513581152011  6.269582675269  3.342434939445  2.435021821691  8.317961214242  2.527731115678  2.104082351914  1.628035616128  6.693802201956  9.284263913258  9067.336901855136  3.162444301400  3.543485545120  1.280657447751  8.126933105220
0.041776032408  3.183387248789  1.644855774834  8.484837511254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560740710998  9074.208885642327  6.494106392768  2.424322077015  5.119133099723  0.050223362507
5.468503018064  6.142141161808  8.130334142959  5.537515765094  3.790989360291  3.670264254590  2.020920846499  7.847149511774  6.745773404731  7.127475742198  5715.808525043314  1.490222253400  2.491165333099  1.019006074527  9.820013419028

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0115     0.0115      1        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.1802     4.3464     32
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0113     0.0113      1        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.1802     4.3464     32
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0115     0.0115   0.0000      1        -          -      -        0     0.0000       36  185079264
    2   *        -          -        -      -   0.1802     4.3464     32        0     0.0000        2 38439153664
    3   *   0.0113     0.0113   0.0113      1        -          -      -        0     0.0000       36  160723664
    4   *        -          -        -      -   0.1802     4.3464     32        0     0.0000        2 42238345216
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0115     0.0228   0.0113      2   0.1802     4.3464     32        0     0.0000       36 42238345216    375194.59      37392       2451       4031
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0115     0.0228   0.0113      2   0.1802     4.3464     32        0       36 42238345216    375194.59      37392

Place-opt command complete                CPU:  3831 s (  1.06 hr )  ELAPSE:  1499 s (  0.42 hr )  MEM-PEAK:  3205 MB
Place-opt command statistics  CPU=2921 sec (0.81 hr) ELAPSED=1112 sec (0.31 hr) MEM-PEAK=3.130 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40342, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 40340, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 829. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2024-05-17 16:30:50 / Session:  00:25:08 / Command:  00:22:35 / CPU:  00:59:20 / Memory: 3206 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
    set_db cts_use_inverters false
    set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
    set_ccopt_property use_inverters false 
    set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
  }
}
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2024-05-17 16:31:14 / Session:  00:25:32 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 3206 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-05-17 16:31:18 / Session:  00:25:35 / Command:  00:00:03 / CPU:  00:00:04 / Memory: 3206 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-05-17 16:31:18 / Session:  00:25:35 / Command:  00:00:03 / CPU:  00:00:04 / Memory: 3206 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-05-17 16:31:18 / Session:  00:25:35 / Command:  00:00:03 / CPU:  00:00:04 / Memory: 3206 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-05-17 16:31:18 / Session:  00:25:35 / Command:  00:00:03 / CPU:  00:00:04 / Memory: 3206 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst	(Mode: func; Corner: Cmax)
   func_best	(Mode: func; Corner: Cmin)
   test_worst	(Mode: test; Corner: Cmax)
   test_best	(Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 2.95 sec, cpu time is 0 hr : 0 min : 5.15 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 0 buffer(s) and 2 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2011 total shapes.
Layer M2: cached 482 shapes out of 482 total shapes.
Cached 17597 vias out of 53299 total vias.
Total 1.4100 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xa11601c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xa11601c0): 2500
Total 2.2600 seconds to load 41686 cell instances into cellmap
Moveable cells: 37754; Application fixed cells: 0; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2806, cell height 1.6720, cell area 3.8131 for total 37754 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
 Inserted 3 buffer(s)/inverter(s) to separate data paths from clock trees.

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40343, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 107, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 2. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 3484 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 4.38 sec, cpu time is 0 hr : 0 min : 4.97 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 4
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'occ_int2/U1' did not get relocated
Inst 'occ_int2/fast_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (516.16, 35.08) to (534.10, 85.24). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (516.46, 138.74) to (549.60, 252.44). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (390.46, 436.36) to (388.18, 439.70). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (416.75, 433.02) to (424.05, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (403.53, 412.95) to (412.19, 416.30). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (412.34, 433.02) to (422.38, 443.05). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (403.83, 436.36) to (396.69, 443.05). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (408.39, 409.61) to (410.37, 406.26). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (402.62, 436.36) to (413.56, 446.39). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (403.83, 429.67) to (410.67, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (390.15, 416.30) to (395.32, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (377.54, 416.30) to (380.58, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (397.90, 409.61) to (390.15, 402.92). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (420.86, 402.92) to (436.06, 416.30). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (286.49, 412.95) to (284.51, 416.30). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (280.71, 412.95) to (277.52, 436.36). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (357.93, 416.30) to (354.89, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (349.72, 416.30) to (346.83, 429.67). (CTS-106)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_CLOCKING/occ_int1/U1' from (474.21, 25.05) to (477.86, 28.39). (CTS-106)
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Inst 'occ_int2/slow_clk_2_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' did not get relocated
Inst 'occ_int2/slow_clk_0_clkgt/u_icg' did not get relocated
Inst 'occ_int2/slow_clk_1_clkgt/u_icg' did not get relocated
A total of 19 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.43 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 4
  Level 0 Num Nodes: 20
  Level 1 Num Nodes: 6
  Level 2 Num Nodes: 6
  Level 3 Num Nodes: 3
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner Cmax
INFO: Using corner Cmax for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer M5
new cutoff lpd: 2.58662e-03
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.142324 / 0.142324)
corner=Cmin, tran factor=1.000000 (0.142324 / 0.142324)
ORB: Nominal = 0.0711620  Design MT = 0.142500  Target = 0.1423241 (2.000 nominal)  MaxRC = 0.068252
ORB: Fast Target = 0.127820 ( 1.796 nominal )
ORB: stageDelay=0.2384, stageLength=8274085
INFO: Using corner Cmax for worst leakage corner
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer M5
new cutoff lpd: 2.58662e-03
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.142324 / 0.142324)
corner=Cmin, tran factor=1.000000 (0.142324 / 0.142324)
INFO: Using corner Cmax for worst leakage corner
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer M5
new cutoff lpd: 2.58662e-03
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.142324 / 0.142324)
corner=Cmin, tran factor=1.000000 (0.142324 / 0.142324)
INFO: Using corner Cmax for worst leakage corner
INFO: No active dynamic power scenarios. Dynamic power will be turned off
Using default layer M5
new cutoff lpd: 2.58662e-03
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.142324 / 0.142324)
corner=Cmin, tran factor=1.000000 (0.142324 / 0.142324)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...  100% ...Number of Drivers Sized: 13 [65.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = occ_int2/U1/Y
 Clocks: 
     PCI_CLK (func)
     PCI_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 392
 Number of Gates = 0
 Number of Loads = 392
 Number of ignore loads = 1
 Driver sized from AO21X1_RVT to AO21X1_LVT
 Added 14 Repeaters (B: 14 I: 0). Built 3 Repeater Levels for driver occ_int2/U1/Y
 Phase delay: (max r/f: 0.586815/nan  min r/f: 0.586815/nan) : occ_int2/U1/A1
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks: 
     SDRAM_CLK (func)
     SDRAM_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 1343
 Number of Gates = 0
 Number of Loads = 1343
 Added 36 Repeaters (B: 36 I: 0). Built 2 Repeater Levels for driver I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Phase delay: (max r/f: nan/0.663757  min r/f: nan/0.663757) : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks: 
     SDRAM_CLK (func)
     SDRAM_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 1343
 Number of Gates = 0
 Number of Loads = 1343
 Added 34 Repeaters (B: 34 I: 0). Built 2 Repeater Levels for driver I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Phase delay: (max r/f: 0.637894/nan  min r/f: 0.637894/nan) : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Phase delay: (max r/f: 0.148373/nan  min r/f: 0.148373/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Phase delay: (max r/f: 0.148048/nan  min r/f: 0.148048/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Phase delay: (max r/f: 0.149441/nan  min r/f: 0.149441/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Phase delay: (max r/f: 0.148983/nan  min r/f: 0.148983/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Phase delay: (max r/f: 0.149422/nan  min r/f: 0.149422/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Phase delay: (max r/f: 0.149441/nan  min r/f: 0.149441/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Phase delay: (max r/f: 0.149918/nan  min r/f: 0.149918/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Phase delay: (max r/f: 0.148087/nan  min r/f: 0.148087/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Phase delay: (max r/f: 0.148659/nan  min r/f: 0.148659/nan) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Phase delay: (max r/f: 0.135975/nan  min r/f: 0.135975/nan) : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Phase delay: (max r/f: 0.144157/nan  min r/f: 0.144157/nan) : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Phase delay: (max r/f: 0.208187/nan  min r/f: 0.208187/nan) : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 16
 Number of Gates = 0
 Number of Loads = 16
 Driver sized from CGLPPRX2_LVT to CGLPPRX8_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Phase delay: (max r/f: 0.191479/nan  min r/f: 0.191479/nan) : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 16
 Number of Gates = 0
 Number of Loads = 16
 Driver sized from CGLPPRX2_LVT to CGLPPRX8_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Phase delay: (max r/f: 0.194817/nan  min r/f: 0.194817/nan) : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Driver sized from CGLPPRX8_LVT to CGLPPRX2_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Phase delay: (max r/f: 0.133190/nan  min r/f: 0.133190/nan) : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 17
 Number of Gates = 0
 Number of Loads = 17
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Phase delay: (max r/f: 0.192242/nan  min r/f: 0.192242/nan) : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 2
 Number of Gates = 0
 Number of Loads = 2
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_CLOCKING/occ_int1/U1/Y
 Phase delay: (max r/f: 0.202179/nan  min r/f: 0.202179/nan) : I_CLOCKING/occ_int1/U1/A1
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...   20% ...   30% ...   40% ...Number of Drivers Sized: 2 [50.00%]

Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...   20% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks: 
     PCI_CLK (func)
     PCI_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.586815/__  min r/f: 0.586815/__) : occ_int2/U1/A1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.783787/nan  min r/f: 0.783787/nan) : occ_int2/fast_clk_2_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = occ_int2/U2/Y
 Clocks: 
     SDRAM_CLK (func)
     SDRAM_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 159
 Number of Gates = 2
 Number of Loads = 161
 Number of ignore loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.637894/__  min r/f: 0.637894/__) : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
  2. Phase delay = (max r/f: __/0.663757  min r/f: __/0.663757) : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
 Driver sized from AO21X1_RVT to AO21X1_LVT
 Added 10 Repeaters (B: 10 I: 0). Built 4 Repeater Levels for driver occ_int2/U2/Y
 Phase delay: (max r/f: 0.873871/0.888634  min r/f: 0.873871/0.888634) : occ_int2/U2/A1
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = occ_int2/U3/Y
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
     ate_clk (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 17
 Number of Gates = 16
 Number of Loads = 33
Warning: Exception 'pd_boundary' is applied 1 times . (CTS-080)
 Loads with existing phase delay = 16
   1. Phase delay = (max r/f: 0.208187/__  min r/f: 0.208187/__) : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
   2. Phase delay = (max r/f: 0.194817/__  min r/f: 0.194817/__) : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
   3. Phase delay = (max r/f: 0.192242/__  min r/f: 0.192242/__) : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
   4. Phase delay = (max r/f: 0.191479/__  min r/f: 0.191479/__) : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   5. Phase delay = (max r/f: 0.149918/__  min r/f: 0.149918/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
   6. Phase delay = (max r/f: 0.149441/__  min r/f: 0.149441/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
   7. Phase delay = (max r/f: 0.149441/__  min r/f: 0.149441/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
   8. Phase delay = (max r/f: 0.149422/__  min r/f: 0.149422/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   9. Phase delay = (max r/f: 0.148983/__  min r/f: 0.148983/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
  10. Phase delay = (max r/f: 0.148659/__  min r/f: 0.148659/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
  11. Phase delay = (max r/f: 0.148373/__  min r/f: 0.148373/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
  12. Phase delay = (max r/f: 0.148087/__  min r/f: 0.148087/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
  13. Phase delay = (max r/f: 0.148048/__  min r/f: 0.148048/__) : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
  14. Phase delay = (max r/f: 0.144157/__  min r/f: 0.144157/__) : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
  15. Phase delay = (max r/f: 0.135975/__  min r/f: 0.135975/__) : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
  16. Phase delay = (max r/f: 0.133190/__  min r/f: 0.133190/__) : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
 Driver sized from AO21X1_RVT to AO21X1_LVT
 Added 6 Repeaters (B: 6 I: 0). Built 4 Repeater Levels for driver occ_int2/U3/Y
 Phase delay: (max r/f: 0.456352/nan  min r/f: 0.456352/nan) : occ_int2/U3/A1
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.202179/__  min r/f: 0.202179/__) : I_CLOCKING/occ_int1/U1/A1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.436268/nan  min r/f: 0.436268/nan) : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks: 
     ate_clk (test)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.548782/__  min r/f: 0.548782/__) : occ_int2/U1/A3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.770912/nan  min r/f: 0.770912/nan) : occ_int2/slow_clk_2_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks: 
     ate_clk (test)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 2
 Number of Gates = 1
 Number of Loads = 3
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.140438/__  min r/f: 0.140438/__) : I_CLOCKING/occ_int1/U1/A3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.379162/0.313454  min r/f: 0.379162/0.313454) : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
Processing Echelon 3
Recomputing criticality for non-critical echelon 3
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...   20% ...   30% ...   40% ...Number of Drivers Sized: 0 [0.00%]

Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...   20% ...Number of Drivers Sized: 1 [50.00%]

-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = pclk
 Clocks: 
     PCI_CLK (func)
     PCI_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 1
 Number of Loads = 9
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.783787/__  min r/f: 0.783787/__) : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver pclk
 Phase delay: (max r/f: 0.776241/nan  min r/f: 0.776241/nan) : pclk
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks: 
     SDRAM_CLK (func)
     SDRAM_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.873871/0.888634  min r/f: 0.873871/0.888634) : occ_int2/U2/A1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 1.079979/1.162338  min r/f: 1.079979/1.162338) : occ_int2/fast_clk_1_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.456352/__  min r/f: 0.456352/__) : occ_int2/U3/A1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.683384/nan  min r/f: 0.683384/nan) : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 1
 Number of Loads = 9
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.436268/__  min r/f: 0.436268/__) : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver I_CLOCKING/sys_clk_in_reg/Q
 Phase delay: (max r/f: 1.821384/nan  min r/f: 1.821384/nan) : I_CLOCKING/sys_clk_in_reg/CLK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks: 
     ate_clk (test)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 6
 Number of Gates = 1
 Number of Loads = 7
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.457592/__  min r/f: 0.457592/__) : occ_int2/U3/A3
 Driver sized from CGLNPRX2_LVT to CGLNPRX8_LVT
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 0.825558/0.712013  min r/f: 0.825558/0.712013) : occ_int2/slow_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks: 
     ate_clk (test)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.838871/0.838451  min r/f: 0.838871/0.838451) : occ_int2/U2/A3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Phase delay: (max r/f: 1.064548/1.138878  min r/f: 1.064548/1.138878) : occ_int2/slow_clk_1_clkgt/u_icg/CLK
Processing Echelon 4
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...   20% ...Number of Drivers Sized: 0 [0.00%]

Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = sdram_clk
 Clocks: 
     SDRAM_CLK (func)
     SDRAM_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 1
 Number of Loads = 9
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 1.079979/1.162338  min r/f: 1.079979/1.162338) : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver sdram_clk
 Phase delay: (max r/f: 1.093466/1.172887  min r/f: 1.093466/1.172887) : sdram_clk
-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = sys_2x_clk
 Clocks: 
     SYS_2x_CLK (func)
     SYS_2x_CLK (test)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 2
 Number of Loads = 10
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 1.821384/__  min r/f: 1.821384/__) : I_CLOCKING/sys_clk_in_reg/CLK
  2. Phase delay = (max r/f: 0.683384/__  min r/f: 0.683384/__) : occ_int2/fast_clk_0_clkgt/u_icg/CLK
 Added 2 Repeaters (B: 2 I: 0). Built 2 Repeater Levels for driver sys_2x_clk
 Phase delay: (max r/f: 1.776351/nan  min r/f: 1.776351/nan) : sys_2x_clk
-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = ate_clk
 Clocks: 
     ate_clk (test)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 4
 Number of Loads = 8
 Loads with existing phase delay = 4
  1. Phase delay = (max r/f: 1.064548/1.138878  min r/f: 1.064548/1.138878) : occ_int2/slow_clk_1_clkgt/u_icg/CLK
  2. Phase delay = (max r/f: 0.825558/0.712013  min r/f: 0.825558/0.712013) : occ_int2/slow_clk_0_clkgt/u_icg/CLK
  3. Phase delay = (max r/f: 0.770912/__  min r/f: 0.770912/__) : occ_int2/slow_clk_2_clkgt/u_icg/CLK
  4. Phase delay = (max r/f: 0.379162/0.313473  min r/f: 0.379162/0.313473) : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver ate_clk
 Phase delay: (max r/f: 1.064207/1.128746  min r/f: 1.064207/1.128746) : ate_clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 34.66 sec, cpu time is 0 hr : 1 min : 7.05 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Inst 'I_SDRAM_TOP/I_SDRAM_IF/U303' did not get relocated
Inst 'I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368' did not get relocated
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
Processing Echelon 1
ZBUF_CTS_SANITY_CHECK_FAILED: Computed and given terms are different for driver I_SDRAM_TOP/I_SDRAM_IF/U303/Y
sizeOfNbmSinks = 2; sizeOfCtsSinks = 1
Computed Terms:
    sd_CKn
    I_SDRAM_TOP/I_SDRAM_IF/U303_Y_bdp5365/A
---------------------------------------
Reason         : user_specified_like_cbt
Num sinks      : 2
Num inv-sinks  : 0
Num buf/inv    : 0
Num buffers    : 0
Num inverters  : 0
Num non-opt BI : 0

Curr WL       : 19.869000
Ideal WL      : 19.869000
CI-Ratio      : 1.000000

Expendable Hier Boudaries:
    I_SDRAM_TOP/sd_CKn
    I_SDRAM_TOP/I_SDRAM_IF/sd_CKn

Driver: P ( pin)  {543.520, 14.844} I_SDRAM_TOP/I_SDRAM_IF/U303/Y  [CanBld]
    Sink  : P (port)  {548.688, 0.143} sd_CKn
    Sink  : P ( pin)  {544.130, 14.281} I_SDRAM_TOP/I_SDRAM_IF/U303_Y_bdp5365/A
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 exception drc fixing
 Gate level 3 clock tree synthesis
 Driving pin = I_SDRAM_TOP/I_SDRAM_IF/U303/Y
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_SDRAM_TOP/I_SDRAM_IF/U303/Y
 Phase delay: (max r/f: 0.000000/0.000000  min r/f: 0.000000/0.000000) : I_SDRAM_TOP/I_SDRAM_IF/U303/Y
Processing Echelon 2
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = Cmax, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = Cmin, mode = func)
Design scenario: CTS_DRC_OFF_SCEN2 (corner = Cmax, mode = test)
Design scenario: CTS_DRC_OFF_SCEN3 (corner = Cmin, mode = test)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:Cmax)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN2 (test:Cmax)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN0
   Mode: test  Corner: Cmax  Scenario: CTS_DRC_OFF_SCEN2
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 2 exception drc fixing
 Gate level 2 clock tree synthesis
 Driving pin = I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
 Driver sized from NBUFFX4_LVT to NBUFFX8_LVT
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y
 Phase delay: (max r/f: 0.000000/0.000000  min r/f: 0.000000/0.000000) : I_SDRAM_TOP/I_SDRAM_IF/sdram_clk_bip5368/Y
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.29 sec. (CTS-104)
There are 111 buffers and 0 inverters added (total area 493.04) by Clock Tree Synthesis.
Information: 0 out of 140 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 66 out of 3470, orientation changed without moving: 458
Clock sink displacement max = 4.104000 um, average = 0.028911 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_' snapped from (391.67, 401.25) (MX) to (395.78, 401.25) (MX) displacement = 4.104000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_0__22_' snapped from (520.57, 177.20) (R180) to (522.09, 175.53) (R0) displacement = 3.192000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__20_' snapped from (436.06, 28.39) (MY) to (438.79, 28.39) (MY) displacement = 2.736000 um.
Clock sink inst 'I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg' snapped from (472.38, 18.36) (MY) to (471.62, 20.03) (MX) displacement = 2.432000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__8_' snapped from (431.04, 43.44) (R180) to (431.50, 45.11) (R0) displacement = 2.128000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__1_' snapped from (467.06, 193.92) (MX) to (466.61, 192.25) (R0) displacement = 2.128000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_11__21_' snapped from (461.29, 193.92) (MX) to (459.46, 193.92) (MX) displacement = 1.824000 um.
Clock sink inst 'I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_' snapped from (432.26, 416.30) (MY) to (430.43, 416.30) (R0) displacement = 1.824000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_19__19_' snapped from (457.03, 287.55) (R180) to (458.70, 287.55) (MX) displacement = 1.672000 um.
Clock sink inst 'I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__29_' snapped from (634.87, 51.80) (R0) to (634.87, 53.47) (MX) displacement = 1.672000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 1.38 sec, cpu time is 0 hr : 0 min : 1.38 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell occ_int2/U_clk_control_i_1/ZCTSBUF_326_5630 is placed overlapping with other cells at {{472.384 16.688} {473.600 18.360}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5156 is placed overlapping with other cells at {{517.680 31.736} {521.024 33.408}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__1_ is placed overlapping with other cells at {{587.448 28.392} {592.920 30.064}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5887 is placed overlapping with other cells at {{458.248 127.040} {459.768 128.712}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch is placed overlapping with other cells at {{534.096 85.240} {537.896 86.912}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36822_2238 is placed overlapping with other cells at {{591.552 80.224} {593.832 81.896}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_14300_5536 is placed overlapping with other cells at {{314.152 173.856} {316.432 175.528}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_10756_5534 is placed overlapping with other cells at {{219.000 264.144} {221.280 265.816}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch is placed overlapping with other cells at {{277.520 439.704} {281.928 441.376}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch is placed overlapping with other cells at {{354.888 426.328} {358.384 428.000}}. (ZRT-763)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 144
Information: The run time for clock net global routing is 0 hr : 0 min : 8.25 sec, cpu time is 0 hr : 0 min : 17.04 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40454 nets, 144 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40451, routed nets = 144, across physical hierarchy nets = 0, parasitics cached nets = 217, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 73, GR 7635, DR 0), data (VR 40259, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell occ_int2/U_clk_control_i_1/ZCTSBUF_326_5630 is placed overlapping with other cells at {{472.384 16.688} {473.600 18.360}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5156 is placed overlapping with other cells at {{517.680 31.736} {521.024 33.408}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__1_ is placed overlapping with other cells at {{587.448 28.392} {592.920 30.064}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5887 is placed overlapping with other cells at {{458.248 127.040} {459.768 128.712}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch is placed overlapping with other cells at {{534.096 85.240} {537.896 86.912}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36822_2238 is placed overlapping with other cells at {{591.552 80.224} {593.832 81.896}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_14300_5536 is placed overlapping with other cells at {{314.152 173.856} {316.432 175.528}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_7__0_ is placed overlapping with other cells at {{548.536 200.608} {554.008 202.280}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_10756_5534 is placed overlapping with other cells at {{219.000 264.144} {221.280 265.816}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_27__10_ is placed overlapping with other cells at {{499.136 295.912} {504.608 297.584}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch is placed overlapping with other cells at {{277.520 439.704} {281.928 441.376}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch is placed overlapping with other cells at {{354.888 426.328} {358.384 428.000}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_worst (Mode func Corner Cmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.17	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.44	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ORCA_TOP; type: design; tot_drc_vio: 1; buf_ct: 312; buf_area: 1412.532352; cell_area: 1880.157312
start cto; name: func:PCI_CLK; type: clock; latency: 0.791742; gskew: 0.682449; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 15; buf_area: 58.198976; cell_area: 67.094016
start cto; name: func:SDRAM_CLK; type: clock; latency: 1.207110; gskew: 1.039589; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 81; buf_area: 380.707712; cell_area: 401.801664
start cto; name: func:SYS_2x_CLK; type: clock; latency: 1.779916; gskew: 1.402302; tot_drc_vio: 1; wtran: 0.025654; wcap: 0.000000; buf_ct: 9; buf_area: 35.071872; cell_area: 164.431168
start cto; name: test:PCI_CLK; type: clock; latency: 0.791742; gskew: 0.682449; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 15; buf_area: 58.198976; cell_area: 67.094016
start cto; name: test:SDRAM_CLK; type: clock; latency: 1.207110; gskew: 1.039589; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 81; buf_area: 380.707712; cell_area: 401.801664
start cto; name: test:SYS_2x_CLK; type: clock; latency: 1.779916; gskew: 1.402302; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 9; buf_area: 35.071872; cell_area: 164.431168
start cto; name: test:ate_clk; type: clock; latency: 1.157038; gskew: 1.017064; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 102; buf_area: 464.575232; cell_area: 613.503616
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SYS_2x_CLK mode: test root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: SDRAM_CLK mode: test root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: PCI_CLK mode: test root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before DRC Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.4023; ID = 1.7799; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0257/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 164.4312; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1561; ID = 0.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 164.4312; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.4023; ID = 1.7799; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 164.4312; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1561; ID = 0.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 164.4312; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0396; ID = 1.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1975; ID = 0.2295; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0396; ID = 1.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1975; ID = 0.2295; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6824; ID = 0.7917; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1487; ID = 0.1724; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.6824; ID = 0.7917; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1487; ID = 0.1724; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0171; ID = 1.1570; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2120; ID = 0.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          1
	# Subgraph evaluation success rate in percent =     1.0000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          0

	# Accepted         sizing moves =        1

	# Total CPU time                  = 00h:00m:01s
	# Total elapsed time              = 00h:00m:01s
	# Flow total speed up             =     1.0149
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     2.2847
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9999
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.3632
	# The rest of flow speed up       =     1.0054

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:02.45u 00:00:00.00s 00:00:02.31e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5432; ID = 0.9214; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1561; ID = 0.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.5432; ID = 0.9214; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1561; ID = 0.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0396; ID = 1.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1975; ID = 0.2295; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0396; ID = 1.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1975; ID = 0.2295; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6824; ID = 0.7917; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1487; ID = 0.1724; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.6824; ID = 0.7917; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1487; ID = 0.1724; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0171; ID = 1.1570; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2120; ID = 0.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.87 sec, cpu time is 0 hr : 0 min : 3.98 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 3.14 sec, cpu time is 0 hr : 0 min : 4.45 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner Cmax on transition constraint
Selecting clock SYS_2x_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Select the tightest corner Cmax on transition constraint
Selecting clock SDRAM_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Select the tightest corner Cmax on transition constraint
Selecting clock PCI_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Clock PCI_CLK mode test is pruned
No corner selected from constraint nor user primary corner
Selecting clock ate_clk mode test corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Clock PCI_CLK mode test is pruned
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SYS_2x_CLK mode: test root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: SDRAM_CLK mode: test root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: PCI_CLK mode: test root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Global latency and skew opt:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.5432; ID = 0.9214; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1561; ID = 0.2302; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 9; ClockBufArea = 35.0719; ClockCellArea = 161.6356; ClockWireLen = 3174.6290; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0396; ID = 1.2071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1975; ID = 0.2295; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 83; ClockBufArea = 387.5696; ClockCellArea = 408.6635; ClockWireLen = 16944.0850; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.6824; ID = 0.7917; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1487; ID = 0.1724; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 15; ClockBufArea = 58.1990; ClockCellArea = 67.0940; ClockWireLen = 2932.4280; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0171; ID = 1.1570; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2120; ID = 0.2376; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 104; ClockBufArea = 471.4371; ClockCellArea = 620.3655; ClockWireLen = 22772.4080; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        249
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =        204
	# Failed main graph committ          =          0
	# Successful main graph commit      =         45
	# Subgraph evaluation success rate in percent =     0.1807
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =         10

	# Accepted         sizing moves =       19
	# Accepted     relocation moves =       11
	# Accepted        removal moves =        2
	# Accepted      buffering moves =       13

	# Total CPU time                  = 00h:00m:39s
	# Total elapsed time              = 00h:00m:32s
	# Flow total speed up             =     1.2454
	# Commit CPU time                 = 00h:00m:02s
	# Commit elapsed time             = 00h:00m:01s
	# Commit speed up                 =     2.7987
	# Generator CPU time              = 00h:00m:01s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     2.1893
	# Sg CPU time                     = 00h:00m:35s
	# Sg elapsed time                 = 00h:00m:30s
	# Sg speed up                     =     1.1712
	# The rest of flow speed up       =     1.1943

-------------------------------------------------


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        474
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =        341
	# Failed main graph committ          =          0
	# Successful main graph commit      =        133
	# Subgraph evaluation success rate in percent =     0.2806
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =         38

	# Accepted         sizing moves =       25
	# Accepted     relocation moves =       84
	# Accepted      buffering moves =       43

	# Total CPU time                  = 00h:00m:42s
	# Total elapsed time              = 00h:00m:29s
	# Flow total speed up             =     1.4476
	# Commit CPU time                 = 00h:00m:06s
	# Commit elapsed time             = 00h:00m:02s
	# Commit speed up                 =     2.3998
	# Generator CPU time              = 00h:00m:04s
	# Generator elapsed time          = 00h:00m:01s
	# Generator speed up              =     2.1720
	# Sg CPU time                     = 00h:00m:30s
	# Sg elapsed time                 = 00h:00m:24s
	# Sg speed up                     =     1.2721
	# The rest of flow speed up       =     1.3432

-------------------------------------------------

Global latency and skew opt cpu time 00:01:18.09u 00:00:04.24s 00:01:01.43e: 
Clock QoR After Global latency and skew opt:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 67.8564; ClockCellArea = 194.4202; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0402		0.0000		occ_int2/ZCTSBUF_1476_5632/A
  (1) 0.1789		0.1387		occ_int2/ZCTSBUF_1476_5632/Y
  (2) 0.1956		0.0167		occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (3) 0.3987		0.2031		occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (4) 0.3987		0.0000		occ_int2/U3/A1
  (5) 0.5195		0.1208		occ_int2/U3/Y
  (6) 0.5195		0.0000		I_RISC_CORE/ZCTSBUF_3599_5616/A
  (7) 0.5970		0.0775		I_RISC_CORE/ZCTSBUF_3599_5616/Y
  (8) 0.5990		0.0020		I_RISC_CORE/ctosc_gls_inst_5867/A
  (9) 0.6688		0.0698		I_RISC_CORE/ctosc_gls_inst_5867/Y
  (10) 0.6694		0.0006		I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
  (11) 0.7926		0.1231		I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  (12) 0.7926		0.0001		I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK
Shortest path:
  (0) 0.0401		0.0000		I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.4319		0.3918		I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.4320		0.0000		I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.6290		0.1970		I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.6290		0.0000		I_CLOCKING/occ_int1/U1/A1
  (5) 0.7335		0.1045		I_CLOCKING/occ_int1/U1/Y
  (6) 0.7335		0.0000		I_CLOCKING/sys_rst_ff_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 67.8564; ClockCellArea = 194.4202; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0066		0.0000		occ_int2/ZCTSBUF_1476_5632/A
  (1) 0.0281		0.0215		occ_int2/ZCTSBUF_1476_5632/Y
  (2) 0.0424		0.0143		occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (3) 0.0835		0.0411		occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (4) 0.0835		0.0000		occ_int2/U3/A1
  (5) 0.1107		0.0272		occ_int2/U3/Y
  (6) 0.1107		0.0000		I_RISC_CORE/ZCTSBUF_3599_5616/A
  (7) 0.1323		0.0215		I_RISC_CORE/ZCTSBUF_3599_5616/Y
  (8) 0.1325		0.0002		I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (9) 0.1983		0.0658		I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (10) 0.1986		0.0003		I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK
Shortest path:
  (0) 0.0064		0.0000		I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.0639		0.0575		I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.0639		0.0000		I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.1048		0.0409		I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.1048		0.0000		I_CLOCKING/occ_int1/U1/A1
  (5) 0.1286		0.0238		I_CLOCKING/occ_int1/U1/Y
  (6) 0.1286		0.0000		I_CLOCKING/sys_rst_ff_reg/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 428.4868; ClockCellArea = 449.5807; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0419		0.0000		occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.3150		0.2731		occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.3150		0.0000		occ_int2/U2/A1
  (3) 0.4651		0.1501		occ_int2/U2/Y
  (4) 0.4652		0.0000		ZCTSBUF_15837_5626/A
  (5) 0.5843		0.1191		ZCTSBUF_15837_5626/Y
  (6) 0.5876		0.0033		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.8725		0.2849		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.8727		0.0003		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A
  (9) 1.0366		0.1638		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  (10) 1.0374		0.0009		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/A
  (11) 1.1985		0.1611		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  (12) 1.1994		0.0009		I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__14_/CLK
Shortest path:
  (0) 0.0369		0.0000		occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2427		0.2058		occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2427		0.0000		occ_int2/U2/A1
  (3) 0.3644		0.1217		occ_int2/U2/Y
  (4) 0.3644		0.0000		ZCTSBUF_15837_5626/A
  (5) 0.4843		0.1199		ZCTSBUF_15837_5626/Y
  (6) 0.4902		0.0059		ctosc_gls_inst_5866/A
  (7) 0.6129		0.1227		ctosc_gls_inst_5866/Y
  (8) 0.6138		0.0009		ZCTSBUF_12767_5625/A
  (9) 0.7563		0.1425		ZCTSBUF_12767_5625/Y
  (10) 0.7669		0.0106		I_SDRAM_TOP/ZCTSBUF_6502_5624/A
  (11) 0.9215		0.1546		I_SDRAM_TOP/ZCTSBUF_6502_5624/Y
  (12) 0.9233		0.0018		I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/A
  (13) 1.1016		0.1783		I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5895/Y
  (14) 1.1022		0.0006		I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0259; ID = 0.2357; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 428.4868; ClockCellArea = 449.5807; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0071		0.0000		occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0459		0.0387		occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0459		0.0000		occ_int2/U2/A1
  (3) 0.0707		0.0248		occ_int2/U2/Y
  (4) 0.0707		0.0000		ZCTSBUF_15837_5626/A
  (5) 0.0923		0.0216		ZCTSBUF_15837_5626/Y
  (6) 0.0974		0.0051		ctosc_gls_inst_5866/A
  (7) 0.1219		0.0245		ctosc_gls_inst_5866/Y
  (8) 0.1228		0.0009		ZCTSBUF_12767_5625/A
  (9) 0.1481		0.0253		ZCTSBUF_12767_5625/Y
  (10) 0.1579		0.0097		I_SDRAM_TOP/ZCTSBUF_2490_5619/A
  (11) 0.1890		0.0311		I_SDRAM_TOP/ZCTSBUF_2490_5619/Y
  (12) 0.1973		0.0083		I_SDRAM_TOP/ZCTSBUF_2109_5617/A
  (13) 0.2281		0.0308		I_SDRAM_TOP/ZCTSBUF_2109_5617/Y
  (14) 0.2357		0.0077		I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK
Shortest path:
  (0) 0.0071		0.0000		occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0459		0.0387		occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0459		0.0000		occ_int2/U2/A1
  (3) 0.0707		0.0248		occ_int2/U2/Y
  (4) 0.0707		0.0000		ZCTSBUF_15837_5626/A
  (5) 0.0923		0.0216		ZCTSBUF_15837_5626/Y
  (6) 0.0952		0.0028		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.1460		0.0508		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.1463		0.0003		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A
  (9) 0.1791		0.0328		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  (10) 0.1803		0.0012		I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5892/A
  (11) 0.2089		0.0286		I_SDRAM_TOP/I_SDRAM_IF/ctosc_gls_inst_5892/Y
  (12) 0.2098		0.0010		I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 110.2985; ClockCellArea = 119.1935; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0132		0.0000		occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1988		0.1855		occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1988		0.0000		occ_int2/U1/A1
  (3) 0.3213		0.1225		occ_int2/U1/Y
  (4) 0.3213		0.0000		ZCTSBUF_25576_5540/A
  (5) 0.4395		0.1182		ZCTSBUF_25576_5540/Y
  (6) 0.4466		0.0070		I_PCI_TOP/ZCTSBUF_6999_5539/A
  (7) 0.5626		0.1161		I_PCI_TOP/ZCTSBUF_6999_5539/Y
  (8) 0.5647		0.0021		I_PCI_TOP/ZCTSBUF_5924_5537/A
  (9) 0.7072		0.1425		I_PCI_TOP/ZCTSBUF_5924_5537/Y
  (10) 0.7131		0.0059		I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__9_/CLK
Shortest path:
  (0) 0.0132		0.0000		occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1988		0.1855		occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1988		0.0000		occ_int2/U1/A1
  (3) 0.3213		0.1225		occ_int2/U1/Y
  (4) 0.3213		0.0000		ZCTSBUF_25576_5540/A
  (5) 0.4395		0.1182		ZCTSBUF_25576_5540/Y
  (6) 0.4466		0.0070		I_PCI_TOP/ZCTSBUF_14300_5536/A
  (7) 0.5647		0.1181		I_PCI_TOP/ZCTSBUF_14300_5536/Y
  (8) 0.5737		0.0090		I_PCI_TOP/ctosc_gls_inst_5871/A
  (9) 0.6953		0.1216		I_PCI_TOP/ctosc_gls_inst_5871/Y
  (10) 0.6953		0.0000		I_PCI_TOP/I_PCI_CORE_mega_shift_reg_5__8_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 110.2985; ClockCellArea = 119.1935; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0024		0.0000		occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0424		0.0400		occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0424		0.0000		occ_int2/U1/A1
  (3) 0.0698		0.0274		occ_int2/U1/Y
  (4) 0.0698		0.0000		ZCTSBUF_25576_5540/A
  (5) 0.0921		0.0223		ZCTSBUF_25576_5540/Y
  (6) 0.0986		0.0065		I_PCI_TOP/ZCTSBUF_14300_5536/A
  (7) 0.1217		0.0232		I_PCI_TOP/ZCTSBUF_14300_5536/Y
  (8) 0.1298		0.0080		I_PCI_TOP/ZCTSBUF_12270_5533/A
  (9) 0.1562		0.0264		I_PCI_TOP/ZCTSBUF_12270_5533/Y
  (10) 0.1587		0.0025		I_PCI_TOP/I_PCI_CORE_mega_shift_reg_4__8_/CLK
Shortest path:
  (0) 0.0024		0.0000		occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0424		0.0400		occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0424		0.0000		occ_int2/U1/A1
  (3) 0.0698		0.0274		occ_int2/U1/Y
  (4) 0.0698		0.0000		ZCTSBUF_25576_5540/A
  (5) 0.0921		0.0223		ZCTSBUF_25576_5540/Y
  (6) 0.0980		0.0059		ZCTSBUF_24620_5531/A
  (7) 0.1235		0.0254		ZCTSBUF_24620_5531/Y
  (8) 0.1243		0.0008		ZCTSBUF_21470_5530/A
  (9) 0.1506		0.0263		ZCTSBUF_21470_5530/Y
  (10) 0.1512		0.0006		I_CLOCKING/pci_rst_n_buf_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1260; ID = 1.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 575.1279; ClockCellArea = 724.0563; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0290		0.0000		occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.2896		0.2605		occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.2896		0.0000		occ_int2/U2/A3
  (3) 0.3945		0.1049		occ_int2/U2/Y
  (4) 0.3946		0.0000		ZCTSBUF_15837_5626/A
  (5) 0.5083		0.1137		ZCTSBUF_15837_5626/Y
  (6) 0.5116		0.0033		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.7965		0.2849		I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.7967		0.0003		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/A
  (9) 0.9606		0.1638		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_14149_5610/Y
  (10) 0.9614		0.0009		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/A
  (11) 1.1225		0.1611		I_SDRAM_TOP/I_SDRAM_IF/ZCTSBUF_8945_5606/Y
  (12) 1.1234		0.0009		I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__14_/CLK
Shortest path:
  (0) 0.0257		0.0000		ctosc_gls_inst_5873/A
  (1) 0.1197		0.0941		ctosc_gls_inst_5873/Y
  (2) 0.1197		0.0000		ZCTSBUF_629_5633/A
  (3) 0.1979		0.0781		ZCTSBUF_629_5633/Y
  (4) 0.1980		0.0001		ctosc_gls_inst_5887/A
  (5) 0.2915		0.0935		ctosc_gls_inst_5887/Y
  (6) 0.2921		0.0005		occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (7) 0.6131		0.3211		occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (8) 0.6323		0.0191		occ_int2/U3/A3
  (9) 0.7584		0.1261		occ_int2/U3/Y
  (10) 0.7584		0.0000		I_RISC_CORE/ZCTSBUF_3599_5616/A
  (11) 0.8353		0.0769		I_RISC_CORE/ZCTSBUF_3599_5616/Y
  (12) 0.8368		0.0015		I_RISC_CORE/ZCTSBUF_2913_5613/A
  (13) 0.9051		0.0683		I_RISC_CORE/ZCTSBUF_2913_5613/Y
  (14) 0.9167		0.0117		I_RISC_CORE/ZCTSBUF_1778_5611/A
  (15) 0.9942		0.0774		I_RISC_CORE/ZCTSBUF_1778_5611/Y
  (16) 0.9974		0.0033		I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0556; ID = 0.2479; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 575.1279; ClockCellArea = 724.0563; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0046		0.0000		ctosc_gls_inst_5873/A
  (1) 0.0211		0.0165		ctosc_gls_inst_5873/Y
  (2) 0.0211		0.0000		ZCTSBUF_629_5633/A
  (3) 0.0382		0.0171		ZCTSBUF_629_5633/Y
  (4) 0.0383		0.0001		ctosc_gls_inst_5887/A
  (5) 0.0577		0.0194		ctosc_gls_inst_5887/Y
  (6) 0.0582		0.0005		occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (7) 0.1214		0.0632		occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (8) 0.1378		0.0164		occ_int2/U3/A3
  (9) 0.1599		0.0221		occ_int2/U3/Y
  (10) 0.1599		0.0000		I_RISC_CORE/ZCTSBUF_3599_5616/A
  (11) 0.1815		0.0216		I_RISC_CORE/ZCTSBUF_3599_5616/Y
  (12) 0.1818		0.0002		I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (13) 0.2476		0.0658		I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (14) 0.2479		0.0003		I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK
Shortest path:
  (0) 0.0053		0.0000		ctosc_gls_inst_5873/A
  (1) 0.0206		0.0153		ctosc_gls_inst_5873/Y
  (2) 0.0206		0.0000		ZCTSBUF_629_5633/A
  (3) 0.0372		0.0166		ZCTSBUF_629_5633/Y
  (4) 0.0373		0.0001		ctosc_gls_inst_5887/A
  (5) 0.0553		0.0180		ctosc_gls_inst_5887/Y
  (6) 0.0558		0.0005		occ_int2/slow_clk_0_clkgt/u_icg/CLK
  (7) 0.1211		0.0653		occ_int2/slow_clk_0_clkgt/u_icg/GCLK
  (8) 0.1376		0.0165		snps_clk_chain_1/ZCTSBUF_915_5629/A
  (9) 0.1735		0.0359		snps_clk_chain_1/ZCTSBUF_915_5629/Y
  (10) 0.1923		0.0188		snps_clk_chain_1/U_shftreg_0/ff_3/q_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 1 min : 1.85 sec, cpu time is 0 hr : 1 min : 23.41 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 1 min : 1.93 sec, cpu time is 0 hr : 1 min : 23.49 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner Cmax on transition constraint
Selecting clock SYS_2x_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Select the tightest corner Cmax on transition constraint
Selecting clock SDRAM_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Select the tightest corner Cmax on transition constraint
Selecting clock PCI_CLK mode func corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Clock PCI_CLK mode test is pruned
No corner selected from constraint nor user primary corner
Selecting clock ate_clk mode test corner:  Cmax	 Cmin	
Clock SYS_2x_CLK mode test is pruned
Clock SDRAM_CLK mode test is pruned
Clock PCI_CLK mode test is pruned
-------------------------------------------------------------
Optimizing clock tree area
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SYS_2x_CLK mode: test root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: SDRAM_CLK mode: test root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: PCI_CLK mode: test root: pclk
clock: ate_clk mode: test root: ate_clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =        633
	# Skipped during isValid and estimate          =          1
	# Failed subgraph evaluation           =        302
	# Failed main graph committ          =        308
	# Successful main graph commit      =         22
	# Subgraph evaluation success rate in percent =     0.5222
	# Sg2Main acceptance ratio in percent      =     0.0667
	# NumCTCells changed               =          0

	# Accepted         sizing moves =       22

	# Total CPU time                  = 00h:00m:12s
	# Total elapsed time              = 00h:00m:04s
	# Flow total speed up             =     2.5341
	# Commit CPU time                 = 00h:00m:01s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     3.2823
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.0020
	# Sg CPU time                     = 00h:00m:09s
	# Sg elapsed time                 = 00h:00m:03s
	# Sg speed up                     =     2.7282
	# The rest of flow speed up       =     2.4397

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0257; ID = 0.2354; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1247; ID = 1.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0555; ID = 0.2471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:13.36u 00:00:00.09s 00:00:05.51e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.52 sec, cpu time is 0 hr : 0 min : 13.45 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 5.59 sec, cpu time is 0 hr : 0 min : 13.52 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SYS_2x_CLK mode: test root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: SDRAM_CLK mode: test root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: PCI_CLK mode: test root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before DRC Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0257; ID = 0.2354; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0257; ID = 0.2354; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1247; ID = 1.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0555; ID = 0.2471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9999

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.73u 00:00:00.00s 00:00:00.73e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0591; ID = 0.7926; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0700; ID = 0.1986; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 23; ClockBufArea = 63.2819; ClockCellArea = 189.8456; ClockWireLen = 4391.3070; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0257; ID = 0.2354; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0972; ID = 1.1994; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0257; ID = 0.2354; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 99; ClockBufArea = 393.6691; ClockCellArea = 414.7630; ClockWireLen = 18758.1380; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0178; ID = 0.7131; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0075; ID = 0.1587; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 109.7902; ClockCellArea = 118.6852; ClockWireLen = 3290.7930; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1247; ID = 1.1234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0555; ID = 0.2471; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 530.9068; ClockCellArea = 679.8352; ClockWireLen = 25004.1200; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.15 sec, cpu time is 0 hr : 0 min : 2.00 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 1.15 sec, cpu time is 0 hr : 0 min : 2.00 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =  1073 

No. doRoutes           =  3997 
No. doUnroutes         =  3329 
No. redoRoutes         =   246 
No. redoUnroutes       =   229 
No. undoRoutes         =  3919 
No. undoUnroutes       =  3290 
No. commitRoutes       =   304 
No. commitUnroutes     =   250 
No. uncommitRoutes     =    36 
No. uncommitUnroutes   =    31 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell occ_int2/U_clk_control_i_1/ZCTSBUF_326_5630 is placed overlapping with other cells at {{472.384 10.000} {473.600 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5156 is placed overlapping with other cells at {{517.680 31.736} {521.024 33.408}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__1_ is placed overlapping with other cells at {{587.448 28.392} {592.920 30.064}}. (ZRT-763)
Warning: Cell ZCTSBUF_24620_5531 is placed overlapping with other cells at {{383.616 153.792} {387.264 155.464}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U5887 is placed overlapping with other cells at {{458.248 127.040} {459.768 128.712}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch is placed overlapping with other cells at {{534.096 85.240} {537.896 86.912}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36822_2238 is placed overlapping with other cells at {{591.552 80.224} {593.832 81.896}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_5924_5537 is placed overlapping with other cells at {{242.560 170.512} {244.840 172.184}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_19315_5528 is placed overlapping with other cells at {{349.264 207.296} {352.912 208.968}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ZCTSBUF_10756_5534 is placed overlapping with other cells at {{219.000 264.144} {221.280 265.816}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch is placed overlapping with other cells at {{277.520 439.704} {281.928 441.376}}. (ZRT-763)
Warning: Cell I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch is placed overlapping with other cells at {{354.888 426.328} {358.384 428.000}}. (ZRT-763)
Warning: Cell I_RISC_CORE/HFSBUF_304_1008 is placed overlapping with other cells at {{437.880 401.248} {440.160 402.920}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   82  Proc 10863 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   93  Proc 10863 
Net statistics:
Total number of nets     = 40522
Number of nets to route  = 193
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
59 nets are partially connected,
 of which 0 are detail routed and 59 are global routed.
136 nets are fully connected,
 of which 2 are detail routed and 134 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 59, Total Half Perimeter Wire Length (HPWL) 5392 microns
HPWL   0 ~   50 microns: Net Count       17	Total HPWL          198 microns
HPWL  50 ~  100 microns: Net Count       27	Total HPWL         2134 microns
HPWL 100 ~  200 microns: Net Count        9	Total HPWL         1218 microns
HPWL 200 ~  300 microns: Net Count        3	Total HPWL          702 microns
HPWL 300 ~  400 microns: Net Count        3	Total HPWL         1139 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  117  Alloctr  121  Proc 10863 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.17	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.44	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Congestion Map] Total (MB): Used  149  Alloctr  153  Proc 10863 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  149  Alloctr  153  Proc 10863 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Build Data] Stage (MB): Used   66  Alloctr   67  Proc    0 
[End of Build Data] Total (MB): Used  149  Alloctr  153  Proc 10863 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  217  Alloctr  221  Proc 10863 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  217  Alloctr  222  Proc 10863 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    24 Max = 2 GRCs =    93 (0.02%)
Initial. H routing: Dmd-Cap  =    24 Max = 2 (GRCs =  1) GRCs =    93 (0.04%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    39 Max = 2 GRCs =   123 (0.03%)
Initial. H routing: Overflow =    36 Max = 2 (GRCs =  1) GRCs =   109 (0.04%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M1         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M3         Overflow =    17 Max = 2 (GRCs =  1) GRCs =    20 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    10 Max = 1 (GRCs = 80) GRCs =    80 (0.03%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    10 Max =  1 GRCs =    80 (0.05%)
Initial. H routing: Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 26895.41
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2617.42
Initial. Layer M3 wire length = 11402.75
Initial. Layer M4 wire length = 10744.35
Initial. Layer M5 wire length = 1270.90
Initial. Layer M6 wire length = 727.91
Initial. Layer M7 wire length = 132.09
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11854
Initial. Via VIA12SQ_C count = 3852
Initial. Via VIA23SQ_C count = 3846
Initial. Via VIA34SQ_C count = 3991
Initial. Via VIA45SQ_C count = 121
Initial. Via VIA56SQ_C count = 42
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  134  Alloctr  135  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  217  Alloctr  222  Proc 10863 

Congestion utilization per direction:
Average vertical track utilization   =  4.67 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  1.95 %
Peak    horizontal track utilization = 300.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Global Routing] Total (MB): Used  189  Alloctr  194  Proc 10863 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used  111  Alloctr  116  Proc 10863 
Skip track assign
Skip detail route
Updating the database ...
There are 48 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 3470 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 4041 total shapes.
Layer M2: cached 482 shapes out of 941 total shapes.
Cached 17597 vias out of 65153 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 262 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39500        Yes DEFAULT_VA
      105360         2346        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (12 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (23 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41846
number of references:               262
number of site rows:                385
number of locations attempted:   880479
number of locations failed:      238919  (27.1%)

Legality of references at locations:
206 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2579      42806     20773 ( 48.5%)      34022     19764 ( 58.1%)  MUX41X1_RVT
  2619      42991     13084 ( 30.4%)      24408      8974 ( 36.8%)  FADDX1_RVT
  3184      46476     10156 ( 21.9%)      27597      8655 ( 31.4%)  AO22X1_RVT
  2746      44202      8826 ( 20.0%)      27039      7162 ( 26.5%)  AO22X1_HVT
  2250      14513      7320 ( 50.4%)      10760      5320 ( 49.4%)  SDFFARX1_HVT
  1088      18030      3769 ( 20.9%)       9978      2892 ( 29.0%)  NOR2X1_RVT
  1634      25641      3436 ( 13.4%)      14085      2471 ( 17.5%)  INVX0_HVT
  1098      18336      3197 ( 17.4%)      10292      2409 ( 23.4%)  OR2X1_HVT
   484       6152      3084 ( 50.1%)       4504      2011 ( 44.6%)  SDFFX1_HVT
  1478      23341      2919 ( 12.5%)      12905      2036 ( 15.8%)  NAND2X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        11 ( 68.8%)         16        12 ( 75.0%)  IBUFFX16_HVT
    15         48        24 ( 50.0%)         32        27 ( 84.4%)  SDFFASX1_HVT
     2         65        40 ( 61.5%)         62        39 ( 62.9%)  OR4X1_HVT
     1         24        13 ( 54.2%)         16        11 ( 68.8%)  AND3X2_RVT
    19        350       177 ( 50.6%)        211       143 ( 67.8%)  MUX41X1_LVT
     1         24        13 ( 54.2%)         24        14 ( 58.3%)  OA221X2_RVT
     1         16         6 ( 37.5%)          8         7 ( 87.5%)  AND2X4_RVT
     5         85        41 ( 48.2%)         61        38 ( 62.3%)  NOR3X1_RVT
  2579      42806     20773 ( 48.5%)      34022     19764 ( 58.1%)  MUX41X1_RVT
     1         24        10 ( 41.7%)         16        11 ( 68.8%)  NOR3X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       34255 (440346 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.203 um ( 0.12 row height)
rms weighted cell displacement:   0.203 um ( 0.12 row height)
max cell displacement:            7.485 um ( 4.48 row height)
avg cell displacement:            0.018 um ( 0.01 row height)
avg weighted cell displacement:   0.018 um ( 0.01 row height)
number of cells moved:              413
number of large displacements:        2
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U5156 (MUX41X1_RVT)
  Input location: (517.68,31.736)
  Legal location: (510.384,33.408)
  Displacement:   7.485 um ( 4.48 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U5591 (MUX41X1_RVT)
  Input location: (518.44,30.064)
  Legal location: (522.24,26.72)
  Displacement:   5.062 um ( 3.03 row height)
Cell: I_RISC_CORE/HFSBUF_546_1069 (NBUFFX8_HVT)
  Input location: (440.312,401.248)
  Legal location: (435.6,402.92)
  Displacement:   5.000 um ( 2.99 row height)
Cell: I_RISC_CORE/HFSBUF_304_1008 (NBUFFX8_HVT)
  Input location: (437.88,401.248)
  Legal location: (433.32,402.92)
  Displacement:   4.857 um ( 2.90 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6825 (MUX41X1_RVT)
  Input location: (419.032,142.088)
  Legal location: (414.472,142.088)
  Displacement:   4.560 um ( 2.73 row height)
Cell: I_RISC_CORE/HFSBUF_141557_2563 (NBUFFX8_HVT)
  Input location: (407.176,402.92)
  Legal location: (410.216,406.264)
  Displacement:   4.519 um ( 2.70 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4895 (AO22X1_HVT)
  Input location: (628.64,101.96)
  Legal location: (624.232,101.96)
  Displacement:   4.408 um ( 2.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3064 (MUX41X1_RVT)
  Input location: (394.408,237.392)
  Legal location: (390.456,235.72)
  Displacement:   4.291 um ( 2.57 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U5590 (MUX41X1_RVT)
  Input location: (514.184,33.408)
  Legal location: (510.384,35.08)
  Displacement:   4.152 um ( 2.48 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6068 (MUX41X1_RVT)
  Input location: (662.384,75.208)
  Legal location: (666.184,76.88)
  Displacement:   4.152 um ( 2.48 row height)

Info: 3470 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 29.15 sec, cpu time is 0 hr : 0 min : 29.15 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 187 flat clock tree nets.
There are 263 non-sink instances (total area 969.31) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 159 buffers and 0 inverters (total area 596.73).
88 buffers/inverters were inserted below 3 leaf level Gates.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40503 nets, 193 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40500, routed nets = 193, across physical hierarchy nets = 0, parasitics cached nets = 266, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:04:36.50u 00:00:10.93s 00:03:01.93e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-080    1  Warning  Exception '%s' is applied %d times %s.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xc5417500): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 13.2744 XDim 20.3972
INFO: number of GridCells (0xc5417500): 2500
Total 1.2400 seconds to load 41846 cell instances into cellmap
Moveable cells: 37725; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
Average cell width 2.2802, cell height 1.6720, cell area 3.8125 for total 37914 placed and application fixed cells
Information: Current block utilization is '0.35530', effective utilization is '0.36975'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40500, routed nets = 193, across physical hierarchy nets = 0, parasitics cached nets = 40500, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 831. (TIM-112)

    Scenario func_worst  WNS = 0.084570, TNS = 0.374379, NVP = 15
    Scenario test_worst  WNS = 0.064277, TNS = 0.064277, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:28:49     0.085     0.439 3.813e+05     0.294   790.646      2611      4029         0     0.000      3519 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-05-17 16:34:31 / Session:  00:28:49 / Command:  00:03:17 / CPU:  00:05:15 / Memory: 3520 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-05-17 16:34:31 / Session:  00:28:49 / Command:  00:03:17 / CPU:  00:05:15 / Memory: 3520 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-05-17 16:34:31 / Session:  00:28:49 / Command:  00:03:17 / CPU:  00:05:15 / Memory: 3520 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-05-17 16:34:31 / Session:  00:28:49 / Command:  00:03:17 / CPU:  00:05:15 / Memory: 3520 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   83  Proc 10799 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   91  Alloctr   94  Proc 10799 
Net statistics:
Total number of nets     = 40522
Number of nets to route  = 193
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
194 nets are fully connected,
 of which 1 are detail routed and 193 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  119  Alloctr  121  Proc 10799 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.17	 on layer (1)	 M1
Average gCell capacity  5.91	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.43	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.67	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.96	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.48	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.74	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.37	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2441880
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Build Congestion Map] Total (MB): Used  150  Alloctr  153  Proc 10799 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  150  Alloctr  154  Proc 10799 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   66  Alloctr   67  Proc    0 
[End of Build Data] Total (MB): Used  150  Alloctr  154  Proc 10799 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  154  Proc 10799 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  326  Alloctr  330  Proc 10799 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    26 Max = 2 GRCs =    95 (0.02%)
Initial. H routing: Dmd-Cap  =    26 Max = 2 (GRCs =  1) GRCs =    95 (0.04%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    30 Max = 2 GRCs =   114 (0.02%)
Initial. H routing: Overflow =    27 Max = 2 (GRCs =  1) GRCs =   100 (0.04%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. M3         Overflow =    17 Max = 2 (GRCs =  1) GRCs =    20 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    10 Max = 1 (GRCs = 80) GRCs =    80 (0.03%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    10 Max =  1 GRCs =    80 (0.05%)
Initial. H routing: Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 26895.41
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 2617.42
Initial. Layer M3 wire length = 11402.75
Initial. Layer M4 wire length = 10744.35
Initial. Layer M5 wire length = 1270.90
Initial. Layer M6 wire length = 727.91
Initial. Layer M7 wire length = 132.09
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11854
Initial. Via VIA12SQ_C count = 3852
Initial. Via VIA23SQ_C count = 3846
Initial. Via VIA34SQ_C count = 3991
Initial. Via VIA45SQ_C count = 121
Initial. Via VIA56SQ_C count = 42
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:34:39 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  327  Alloctr  330  Proc 10799 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    10 Max = 2 GRCs =    79 (0.02%)
phase1. H routing: Dmd-Cap  =    10 Max = 2 (GRCs =  1) GRCs =    79 (0.03%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    14 Max = 2 GRCs =    96 (0.02%)
phase1. H routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    83 (0.03%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase1. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    10 Max = 1 (GRCs = 80) GRCs =    80 (0.03%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    10 Max =  1 GRCs =    80 (0.05%)
phase1. H routing: Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    10 Max =  1 (GRCs = 80) GRCs =    80 (0.09%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 26910.19
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 2652.14
phase1. Layer M3 wire length = 11411.21
phase1. Layer M4 wire length = 10721.14
phase1. Layer M5 wire length = 1267.37
phase1. Layer M6 wire length = 726.24
phase1. Layer M7 wire length = 132.09
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11824
phase1. Via VIA12SQ_C count = 3855
phase1. Via VIA23SQ_C count = 3833
phase1. Via VIA34SQ_C count = 3974
phase1. Via VIA45SQ_C count = 119
phase1. Via VIA56SQ_C count = 41
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 17 16:34:39 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  326  Alloctr  329  Proc 10799 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     2 Max = 1 GRCs =    10 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     2 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     2 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 26911.05
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 2650.97
phase2. Layer M3 wire length = 11414.95
phase2. Layer M4 wire length = 10719.44
phase2. Layer M5 wire length = 1267.37
phase2. Layer M6 wire length = 726.24
phase2. Layer M7 wire length = 132.09
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 11827
phase2. Via VIA12SQ_C count = 3856
phase2. Via VIA23SQ_C count = 3834
phase2. Via VIA34SQ_C count = 3975
phase2. Via VIA45SQ_C count = 119
phase2. Via VIA56SQ_C count = 41
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May 17 16:34:40 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  326  Alloctr  329  Proc 10799 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     2 Max = 1 GRCs =    10 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     2 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     2 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 26911.05
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 2650.97
phase3. Layer M3 wire length = 11414.95
phase3. Layer M4 wire length = 10719.44
phase3. Layer M5 wire length = 1267.37
phase3. Layer M6 wire length = 726.24
phase3. Layer M7 wire length = 132.09
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 11827
phase3. Via VIA12SQ_C count = 3856
phase3. Via VIA23SQ_C count = 3834
phase3. Via VIA34SQ_C count = 3975
phase3. Via VIA45SQ_C count = 119
phase3. Via VIA56SQ_C count = 41
phase3. Via VIA67SQ_C count = 2
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  242  Alloctr  242  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  326  Alloctr  329  Proc 10799 

Congestion utilization per direction:
Average vertical track utilization   =  0.46 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  0.47 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[End of Global Routing] Stage (MB): Used  215  Alloctr  215  Proc    0 
[End of Global Routing] Total (MB): Used  299  Alloctr  302  Proc 10799 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used  111  Alloctr  114  Proc 10799 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 4 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    8  Alloctr    7  Proc    0 
[Track Assign: TA init] Total (MB): Used   83  Alloctr   86  Proc 10799 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 2036 of 13606


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   86  Alloctr   89  Proc 10799 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   86  Alloctr   89  Proc 10799 

Number of wires with overlap after iteration 1 = 787 of 12082


Wire length and via report:
---------------------------
Number of M1 wires: 342 		  : 0
Number of M2 wires: 4283 		 VIA12SQ_C: 3866
Number of M3 wires: 4653 		 VIA23SQ_C: 4103
Number of M4 wires: 2689 		 VIA34SQ_C: 3747
Number of M5 wires: 95 		 VIA45SQ_C: 130
Number of M6 wires: 19 		 VIA56SQ_C: 35
Number of M7 wires: 1 		 VIA67SQ_C: 2
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 12082 		 vias: 11883

Total M1 wire length: 114.1
Total M2 wire length: 3754.4
Total M3 wire length: 11877.5
Total M4 wire length: 10147.2
Total M5 wire length: 1262.6
Total M6 wire length: 717.4
Total M7 wire length: 133.2
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 28006.4

Longest M1 wire length: 2.6
Longest M2 wire length: 359.9
Longest M3 wire length: 173.3
Longest M4 wire length: 250.8
Longest M5 wire length: 184.8
Longest M6 wire length: 248.1
Longest M7 wire length: 133.2
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   83  Proc 10799 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  123  Alloctr  126  Proc 10799 
Total number of nets = 40522, of which 0 are not extracted
Total number of open nets = 40309, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	1771/2480 Partitions, Violations =	0
Routed	1772/2480 Partitions, Violations =	0
Routed	1773/2480 Partitions, Violations =	2
Routed	1774/2480 Partitions, Violations =	3
Routed	1775/2480 Partitions, Violations =	3
Routed	1776/2480 Partitions, Violations =	7
Routed	1777/2480 Partitions, Violations =	8
Routed	1778/2480 Partitions, Violations =	13
Routed	1779/2480 Partitions, Violations =	13
Routed	1780/2480 Partitions, Violations =	13
Routed	1781/2480 Partitions, Violations =	28
Routed	1782/2480 Partitions, Violations =	29
Routed	1783/2480 Partitions, Violations =	29
Routed	1784/2480 Partitions, Violations =	29
Routed	1785/2480 Partitions, Violations =	29
Routed	1786/2480 Partitions, Violations =	29
Routed	1787/2480 Partitions, Violations =	35
Routed	1788/2480 Partitions, Violations =	36
Routed	1789/2480 Partitions, Violations =	36
Routed	1790/2480 Partitions, Violations =	28
Routed	1791/2480 Partitions, Violations =	29
Routed	1792/2480 Partitions, Violations =	29
Routed	1793/2480 Partitions, Violations =	29
Routed	1794/2480 Partitions, Violations =	29
Routed	1795/2480 Partitions, Violations =	29
Routed	1796/2480 Partitions, Violations =	29
Routed	1797/2480 Partitions, Violations =	29
Routed	1798/2480 Partitions, Violations =	29
Routed	1799/2480 Partitions, Violations =	29
Routed	1800/2480 Partitions, Violations =	30
Routed	1801/2480 Partitions, Violations =	30
Routed	1802/2480 Partitions, Violations =	30
Routed	1803/2480 Partitions, Violations =	30
Routed	1804/2480 Partitions, Violations =	32
Routed	1805/2480 Partitions, Violations =	32
Routed	1806/2480 Partitions, Violations =	32
Routed	1807/2480 Partitions, Violations =	32
Routed	1808/2480 Partitions, Violations =	30
Routed	1809/2480 Partitions, Violations =	31
Routed	1810/2480 Partitions, Violations =	31
Routed	1811/2480 Partitions, Violations =	31
Routed	1812/2480 Partitions, Violations =	31
Routed	1813/2480 Partitions, Violations =	31
Routed	1814/2480 Partitions, Violations =	34
Routed	1815/2480 Partitions, Violations =	34
Routed	1816/2480 Partitions, Violations =	34
Routed	1817/2480 Partitions, Violations =	34
Routed	1818/2480 Partitions, Violations =	34
Routed	1819/2480 Partitions, Violations =	34
Routed	1820/2480 Partitions, Violations =	34
Routed	1821/2480 Partitions, Violations =	34
Routed	1822/2480 Partitions, Violations =	34
Routed	1823/2480 Partitions, Violations =	34
Routed	1824/2480 Partitions, Violations =	34
Routed	1825/2480 Partitions, Violations =	34
Routed	1826/2480 Partitions, Violations =	34
Routed	1827/2480 Partitions, Violations =	34
Routed	1828/2480 Partitions, Violations =	36
Routed	1829/2480 Partitions, Violations =	36
Routed	1830/2480 Partitions, Violations =	36
Routed	1831/2480 Partitions, Violations =	36
Routed	1832/2480 Partitions, Violations =	39
Routed	1833/2480 Partitions, Violations =	39
Routed	1834/2480 Partitions, Violations =	30
Routed	1835/2480 Partitions, Violations =	38
Routed	1836/2480 Partitions, Violations =	38
Routed	1837/2480 Partitions, Violations =	38
Routed	1838/2480 Partitions, Violations =	38
Routed	1839/2480 Partitions, Violations =	38
Routed	1840/2480 Partitions, Violations =	38
Routed	1841/2480 Partitions, Violations =	38
Routed	1842/2480 Partitions, Violations =	38
Routed	1843/2480 Partitions, Violations =	38
Routed	1844/2480 Partitions, Violations =	38
Routed	1845/2480 Partitions, Violations =	38
Routed	1846/2480 Partitions, Violations =	38
Routed	1847/2480 Partitions, Violations =	38
Routed	1848/2480 Partitions, Violations =	44
Routed	1849/2480 Partitions, Violations =	44
Routed	1850/2480 Partitions, Violations =	44
Routed	1851/2480 Partitions, Violations =	44
Routed	1852/2480 Partitions, Violations =	54
Routed	1853/2480 Partitions, Violations =	54
Routed	1854/2480 Partitions, Violations =	54
Routed	1855/2480 Partitions, Violations =	54
Routed	1856/2480 Partitions, Violations =	54
Routed	1857/2480 Partitions, Violations =	54
Routed	1858/2480 Partitions, Violations =	54
Routed	1859/2480 Partitions, Violations =	54
Routed	1860/2480 Partitions, Violations =	53
Routed	1861/2480 Partitions, Violations =	53
Routed	1862/2480 Partitions, Violations =	54
Routed	1863/2480 Partitions, Violations =	54
Routed	1864/2480 Partitions, Violations =	54
Routed	1865/2480 Partitions, Violations =	54
Routed	1866/2480 Partitions, Violations =	54
Routed	1867/2480 Partitions, Violations =	54
Routed	1868/2480 Partitions, Violations =	54
Routed	1869/2480 Partitions, Violations =	54
Routed	1870/2480 Partitions, Violations =	54
Routed	1871/2480 Partitions, Violations =	54
Routed	1872/2480 Partitions, Violations =	54
Routed	1873/2480 Partitions, Violations =	54
Routed	1874/2480 Partitions, Violations =	54
Routed	1875/2480 Partitions, Violations =	54
Routed	1876/2480 Partitions, Violations =	54
Routed	1877/2480 Partitions, Violations =	54
Routed	1878/2480 Partitions, Violations =	54
Routed	1879/2480 Partitions, Violations =	54
Routed	1880/2480 Partitions, Violations =	54
Routed	1881/2480 Partitions, Violations =	54
Routed	1882/2480 Partitions, Violations =	59
Routed	1883/2480 Partitions, Violations =	59
Routed	1884/2480 Partitions, Violations =	59
Routed	1885/2480 Partitions, Violations =	59
Routed	1886/2480 Partitions, Violations =	59
Routed	1887/2480 Partitions, Violations =	62
Routed	1888/2480 Partitions, Violations =	62
Routed	1889/2480 Partitions, Violations =	63
Routed	1890/2480 Partitions, Violations =	63
Routed	1891/2480 Partitions, Violations =	63
Routed	1892/2480 Partitions, Violations =	63
Routed	1893/2480 Partitions, Violations =	63
Routed	1894/2480 Partitions, Violations =	65
Routed	1895/2480 Partitions, Violations =	65
Routed	1896/2480 Partitions, Violations =	65
Routed	1897/2480 Partitions, Violations =	65
Routed	1898/2480 Partitions, Violations =	63
Routed	1899/2480 Partitions, Violations =	61
Routed	1900/2480 Partitions, Violations =	65
Routed	1901/2480 Partitions, Violations =	65
Routed	1902/2480 Partitions, Violations =	65
Routed	1903/2480 Partitions, Violations =	65
Routed	1904/2480 Partitions, Violations =	67
Routed	1905/2480 Partitions, Violations =	67
Routed	1906/2480 Partitions, Violations =	67
Routed	1907/2480 Partitions, Violations =	67
Routed	1908/2480 Partitions, Violations =	74
Routed	1909/2480 Partitions, Violations =	72
Routed	1910/2480 Partitions, Violations =	71
Routed	1911/2480 Partitions, Violations =	76
Routed	1912/2480 Partitions, Violations =	76
Routed	1913/2480 Partitions, Violations =	76
Routed	1914/2480 Partitions, Violations =	75
Routed	1915/2480 Partitions, Violations =	75
Routed	1916/2480 Partitions, Violations =	77
Routed	1917/2480 Partitions, Violations =	77
Routed	1918/2480 Partitions, Violations =	77
Routed	1919/2480 Partitions, Violations =	77
Routed	1920/2480 Partitions, Violations =	79
Routed	1921/2480 Partitions, Violations =	79
Routed	1922/2480 Partitions, Violations =	79
Routed	1923/2480 Partitions, Violations =	79
Routed	1924/2480 Partitions, Violations =	82
Routed	1925/2480 Partitions, Violations =	85
Routed	1926/2480 Partitions, Violations =	80
Routed	1927/2480 Partitions, Violations =	82
Routed	1928/2480 Partitions, Violations =	82
Routed	1929/2480 Partitions, Violations =	85
Routed	1930/2480 Partitions, Violations =	85
Routed	1931/2480 Partitions, Violations =	85
Routed	1932/2480 Partitions, Violations =	85
Routed	1944/2480 Partitions, Violations =	86
Routed	1956/2480 Partitions, Violations =	87
Routed	1968/2480 Partitions, Violations =	89
Routed	1980/2480 Partitions, Violations =	92
Routed	1992/2480 Partitions, Violations =	96
Routed	2004/2480 Partitions, Violations =	97
Routed	2016/2480 Partitions, Violations =	102
Routed	2028/2480 Partitions, Violations =	99
Routed	2040/2480 Partitions, Violations =	99
Routed	2052/2480 Partitions, Violations =	106
Routed	2064/2480 Partitions, Violations =	96
Routed	2076/2480 Partitions, Violations =	84
Routed	2088/2480 Partitions, Violations =	84
Routed	2100/2480 Partitions, Violations =	85
Routed	2112/2480 Partitions, Violations =	85
Routed	2124/2480 Partitions, Violations =	83
Routed	2136/2480 Partitions, Violations =	81
Routed	2148/2480 Partitions, Violations =	82
Routed	2160/2480 Partitions, Violations =	78
Routed	2172/2480 Partitions, Violations =	78
Routed	2184/2480 Partitions, Violations =	90
Routed	2196/2480 Partitions, Violations =	90
Routed	2208/2480 Partitions, Violations =	95
Routed	2220/2480 Partitions, Violations =	93
Routed	2232/2480 Partitions, Violations =	99
Routed	2244/2480 Partitions, Violations =	101
Routed	2256/2480 Partitions, Violations =	97
Routed	2268/2480 Partitions, Violations =	98
Routed	2280/2480 Partitions, Violations =	95
Routed	2292/2480 Partitions, Violations =	91
Routed	2304/2480 Partitions, Violations =	91
Routed	2316/2480 Partitions, Violations =	75
Routed	2328/2480 Partitions, Violations =	67
Routed	2340/2480 Partitions, Violations =	50
Routed	2352/2480 Partitions, Violations =	47
Routed	2364/2480 Partitions, Violations =	47
Routed	2376/2480 Partitions, Violations =	43
Routed	2388/2480 Partitions, Violations =	38
Routed	2400/2480 Partitions, Violations =	34
Routed	2412/2480 Partitions, Violations =	38
Routed	2424/2480 Partitions, Violations =	34
Routed	2436/2480 Partitions, Violations =	30
Routed	2448/2480 Partitions, Violations =	27
Routed	2460/2480 Partitions, Violations =	18
Routed	2472/2480 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Less than minimum area : 1
	Same net spacing : 1

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 0] Stage (MB): Used  105  Alloctr  105  Proc    0 
[Iter 0] Total (MB): Used  185  Alloctr  188  Proc 10799 

End DR iteration 0 with 2480 parts

Start DR iteration 1: non-uniform partition
Routed	1/5 Partitions, Violations =	2
Routed	2/5 Partitions, Violations =	1
Routed	3/5 Partitions, Violations =	1
Routed	4/5 Partitions, Violations =	0
Routed	5/5 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[Iter 1] Stage (MB): Used  105  Alloctr  105  Proc    0 
[Iter 1] Total (MB): Used  185  Alloctr  188  Proc 10799 

End DR iteration 1 with 5 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:08 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   82  Alloctr   85  Proc 10799 
[DR: Done] Elapsed real time: 0:00:08 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   85  Proc 10799 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 10 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    28020 micron
Total Number of Contacts =             11456
Total Number of Wires =                11839
Total Number of PtConns =              3217
Total Number of Routed Wires =       11839
Total Routed Wire Length =           27816 micron
Total Number of Routed Contacts =       11456
	Layer             M1 :         17 micron
	Layer             M2 :       3792 micron
	Layer             M3 :      11815 micron
	Layer             M4 :      10092 micron
	Layer             M5 :       1262 micron
	Layer             M6 :        705 micron
	Layer             M7 :        133 micron
	Layer             M8 :          0 micron
	Layer             M9 :          0 micron
	Layer           MRDL :          0 micron
	Via   VIA67SQ_C(rot) :          2
	Via        VIA56SQ_C :         29
	Via   VIA56SQ_C(rot) :          1
	Via   VIA45SQ_C(rot) :        128
	Via        VIA34SQ_C :       3494
	Via   VIA34SQ_C(rot) :          9
	Via        VIA23SQ_C :          9
	Via   VIA23SQ_C(rot) :       3934
	Via        VIA12SQ_C :       3439
	Via   VIA12SQ_C(rot) :        411

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 11456 vias)
 
    Layer VIA1       =  0.00% (0      / 3850    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3850    vias)
    Layer VIA2       =  0.00% (0      / 3943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3943    vias)
    Layer VIA3       =  0.00% (0      / 3503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3503    vias)
    Layer VIA4       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA5       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 11456 vias)
 
    Layer VIA1       =  0.00% (0      / 3850    vias)
    Layer VIA2       =  0.00% (0      / 3943    vias)
    Layer VIA3       =  0.00% (0      / 3503    vias)
    Layer VIA4       =  0.00% (0      / 128     vias)
    Layer VIA5       =  0.00% (0      / 30      vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 11456 vias)
 
    Layer VIA1       =  0.00% (0      / 3850    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3850    vias)
    Layer VIA2       =  0.00% (0      / 3943    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3943    vias)
    Layer VIA3       =  0.00% (0      / 3503    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3503    vias)
    Layer VIA4       =  0.00% (0      / 128     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (128     vias)
    Layer VIA5       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 40522
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 21 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40503 nets, 0 global routed, 193 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40500, routed nets = 193, across physical hierarchy nets = 0, parasitics cached nets = 266, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 4. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.6462  0.6462  0.7118  0.7118   Cmax
PCI_CLK      Yes     0.1503  0.1503  0.1624  0.1624   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     0.7233  0.7233  0.7863  0.7863   Cmax
SYS_2x_CLK   Yes     0.1925  0.1925  0.2059  0.2059   Cmin
SYS_CLK      Yes     0.3173  0.3173  0.3411  0.3411   Cmax
SYS_CLK      Yes     0.0662  0.0662  0.0714  0.0714   Cmin
SDRAM_CLK    Yes     1.0076  1.1004  1.1170  1.1891   Cmax
SDRAM_CLK    Yes     0.2184  0.2147  0.2354  0.2349   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.6462  0.6462  0.7118  0.7118   Cmax
PCI_CLK      Yes     0.1503  0.1503  0.1624  0.1624   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     0.7227  0.7227  0.7842  0.7842   Cmax
SYS_2x_CLK   Yes     0.1933  0.1933  0.2065  0.2065   Cmin
SYS_CLK      Yes     0.3173  0.3173  0.3411  0.3411   Cmax
SYS_CLK      Yes     0.0662  0.0662  0.0714  0.0714   Cmin
SDRAM_CLK    Yes     1.0080  1.1011  1.1190  1.1898   Cmax
SDRAM_CLK    Yes     0.2154  0.2039  0.2343  0.2234   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     0.9736  0.9700  1.0515  1.0323   Cmax
ate_clk      Yes     0.2183  0.1962  0.2338  0.2087   Cmin

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-05-17 16:34:52 / Session:  00:29:10 / Command:  00:03:38 / CPU:  00:06:14 / Memory: 3520 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-05-17 16:34:53 / Session:  00:29:10 / Command:  00:03:38 / CPU:  00:06:14 / Memory: 3520 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2024-05-17 16:34:53 / Session:  00:29:11 / Command:  00:03:38 / CPU:  00:06:15 / Memory: 3520 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2024-05-17 16:35:11 / Session:  00:29:28 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 3520 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40503 nets, 0 global routed, 193 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-05-17 16:35:12 / Session:  00:29:30 / Command:  00:00:01 / CPU:  00:00:02 / Memory: 3520 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40503 nets, 0 global routed, 193 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40500, routed nets = 193, across physical hierarchy nets = 0, parasitics cached nets = 40500, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 831. (TIM-112)
Clock-opt command begin                   CPU:  4380 s (  1.22 hr )  ELAPSE:  1780 s (  0.49 hr )  MEM-PEAK:  3519 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 16 routing shapes from 42203 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 14 ****
[Non-Incremental Power-Update] SCENE[test_worst_late] PROP[late] InstanceSize[41886]
[Non-Incremental Power-Update] SCENE[test_best_late] PROP[late] InstanceSize[41886]
[Non-Incremental Power-Update] SCENE[func_best_late] PROP[late] InstanceSize[41886]
[Non-Incremental Power-Update] SCENE[func_worst_late] PROP[late] InstanceSize[41886]
Info: update em.

Clock-opt timing update complete          CPU:  4503 s (  1.25 hr )  ELAPSE:  1821 s (  0.51 hr )  MEM-PEAK:  3519 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_worst was cached, no propagation required. (POW-005)
Information: Activity for scenario func_best was cached, no propagation required. (POW-005)
Information: Activity for scenario test_worst was cached, no propagation required. (POW-005)
Information: Activity for scenario test_best was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00008 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0034     0.0034      1        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0834     0.3600     14        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.1011     4.9583     64
    2   5        -          -      -   0.0565     0.4870     16
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0664     0.0664      1        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.0565     0.4870     16
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0834     0.3633   0.3633     15        -          -      -        4     0.2944       44  206241456
    2   *        -          -        -      -   0.1011     5.4453     80        0     0.0000        4 45425950720
    3   *   0.0664     0.0664   0.0664      1        -          -      -        1     0.0093       44  174553840
    4   *        -          -        -      -   0.0565     0.4870     16        0     0.0000        4 49357668352
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0834     0.4297   0.4297     16   0.1011     5.4454     80        4     0.2944       45 49357668352    375777.34      37550       2611       4029
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0834     0.4297   0.4297     16   0.1011     5.4454     80        4       45 49357668352    375777.34      37550
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Information: Activity for scenario func_worst was cached, no propagation required. (POW-005)
Information: Activity for scenario func_best was cached, no propagation required. (POW-005)
Information: Activity for scenario test_worst was cached, no propagation required. (POW-005)
Information: Activity for scenario test_best was cached, no propagation required. (POW-005)
Design is MV READY with 2 voltage domains.
Information: Activity for scenario func_worst was cached, no propagation required. (POW-005)
Information: Activity for scenario func_best was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:  4526 s (  1.26 hr )  ELAPSE:  1828 s (  0.51 hr )  MEM-PEAK:  3519 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x134f27b60): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x134f27b60): 27132
Total 1.2700 seconds to load 41846 cell instances into cellmap
Moveable cells: 37725; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40331 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 40524 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2802, cell height 1.6720, cell area 3.8125 for total 37914 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.43        0.43      5.45        48     375777.34  49357668352.00       37550              0.51      3519

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

DFT: Repaired SCANDEF MV crossings.
DFT: repartition_method: clock_aware
DFT: reordering_method: clock_aware
Information: Switching output filtering off (MSG-3401)
Running DFT optimization using 4 thread(s)
Information: Switching output filtering on (MSG-3401)
DFT: clock aware optimization was employed to reduce hold violation on scan path
DFT: pre-opt  clk crossings: 769
DFT: post-opt clk crossings: 302
DFT: post-opt clk crossings difference: -467 (ratio: -60.728218 %)
DFT: pre-opt  wirelength: 42309
DFT: post-opt wirelength: 41687
DFT: post-opt wirelength difference: -622 (ratio: -1.470489 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  Total OPTIMIZABLE BITS: 5104
  VALIDATED :  5
  FAILED    :  0

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 5 Iter  1          0.43        0.43      5.45        48     375719.66  49364619264.00       37523              0.52      3519
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          0.43        0.43      5.45        48     375719.66  49364619264.00       37523              0.52      3519
Clock-opt optimization Phase 5 Iter  3          0.43        0.43      5.45        48     375719.66  49364619264.00       37523              0.52      3519
Clock-opt optimization Phase 5 Iter  4          0.43        0.43      5.45        48     375719.66  49364619264.00       37523              0.52      3519

Clock-opt optimization Phase 6 Iter  1          0.43        0.43      5.45        37     375974.56  49364619264.00       37632              0.52      3519

CCL: Total Usage Adjustment : 1
INFO: Derive row count 99 from GR congestion map (399/4)
INFO: Derive col count 153 from GR congestion map (612/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  2          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  3          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  4          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  5          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 7 Iter  6          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  7          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  8          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter  9          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 10          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 11          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 12          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 13          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 14          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 15          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 16          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 17          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 18          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 19          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 20          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 21          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 22          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 23          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 24          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 25          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 26          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 27          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 28          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519
Clock-opt optimization Phase 7 Iter 29          0.43        0.43      5.45        37     375972.00  48674189312.00       37632              0.52      3519


Clock-opt optimization Phase 9 Iter  1          0.00        0.00      5.45        37     375977.59  48778924032.00       37633              0.52      3519
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      5.45        37     376120.94  45715206144.00       37903              0.55      3519
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      5.45        37     375888.16  45200777216.00       37748              0.56      3519
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 25.96748734 cumPct:    75.64 estdown: 8.36752796 cumUp: 9242 numDown: 12677 status= valid
Knee-Processing :  cumEst: 34.33501434 cumPct:   100.01 estdown: 0.00000000 cumUp: 32224 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 19.01779556 cumPct:    56.83 estdown: 14.45250130 cumUp: 5277 numDown: 16900 status= valid
Knee-Processing :  cumEst: 30.62442398 cumPct:    91.51 estdown: 2.84542012 cumUp: 14377 numDown: 7800 status= valid
Knee-Processing :  cumEst: 33.46984482 cumPct:   100.01 estdown: 0.00000000 cumUp: 32224 numDown:    0 status= valid
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      5.45        37     375888.16  45200777216.00       37748              0.59      3519
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 21.89876366 cumPct:    73.87 estdown: 7.74848700 cumUp: 9002 numDown: 12600 status= valid
Knee-Processing :  cumEst: 26.62729645 cumPct:    89.82 estdown: 3.02019453 cumUp: 13490 numDown: 8112 status= valid
Knee-Processing :  cumEst: 29.64749146 cumPct:   100.01 estdown: 0.00000000 cumUp: 32204 numDown:    0 status= valid

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      5.45        37     376180.16  43226025984.00       37728              0.61      3519
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      5.45        37     376180.16  43226025984.00       37728              0.61      3519
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      5.45        37     376180.16  43226025984.00       37728              0.61      3519
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      5.45        37     376180.16  43226025984.00       37728              0.61      3519

Clock-opt optimization Phase 13 Iter  1         0.00        0.00      5.46        37     376321.72  39437221888.00       37748              0.61      3519
Clock-opt optimization Phase 13 Iter  2         0.00        0.00      5.46        37     376321.72  39437221888.00       37748              0.61      3519
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 13 Iter  3         0.00        0.00      5.46        37     376321.72  39437221888.00       37748              0.61      3519
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 13 Iter  4         0.00        0.00      5.46        37     376321.72  39437221888.00       37748              0.61      3519



Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 16 Iter  1         0.00        0.00      5.46        37     376578.91  39431176192.00       37882              0.61      3519
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xc9cb67f8): 8000
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xc9cb67f8): 8000
Total 1.4200 seconds to load 42178 cell instances into cellmap
Moveable cells: 38057; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40853 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 41046 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2729, cell height 1.6720, cell area 3.8003 for total 38246 placed and application fixed cells
Information: Current block utilization is '0.35730', effective utilization is '0.37173'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Snapped 38057 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10887 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZINV_9_f_inst_5340 is placed overlapping with other cells at {{453.232 10.000} {456.272 11.672}}. (ZRT-763)
Warning: Cell ZINV_15_f_inst_4984 is placed overlapping with other cells at {{558.720 10.000} {561.760 11.672}}. (ZRT-763)
Warning: Cell ZBUF_210_f_inst_6010 is placed overlapping with other cells at {{560.848 10.000} {564.496 11.672}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_36_485 is placed overlapping with other cells at {{714.672 10.000} {716.952 11.672}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_2_6195 is placed overlapping with other cells at {{234.352 147.104} {235.264 148.776}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_2_6741_roptpi_6841 is placed overlapping with other cells at {{239.824 145.432} {241.040 147.104}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_23_ is placed overlapping with other cells at {{394.256 85.240} {398.512 86.912}}. (ZRT-763)
Warning: Cell I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_9_ is placed overlapping with other cells at {{436.360 91.928} {440.616 93.600}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_4_6522 is placed overlapping with other cells at {{603.864 122.024} {604.624 123.696}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/ctmTdsLR_1_6742 is placed overlapping with other cells at {{690.048 110.320} {691.568 111.992}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_6733 is placed overlapping with other cells at {{207.600 163.824} {208.968 165.496}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_3_6646_roptpi_6839 is placed overlapping with other cells at {{251.832 162.152} {253.656 163.824}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_6098 is placed overlapping with other cells at {{324.792 158.808} {326.312 160.480}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_2_6539 is placed overlapping with other cells at {{174.464 240.736} {175.376 242.408}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_6425 is placed overlapping with other cells at {{247.728 259.128} {248.640 260.800}}. (ZRT-763)
Warning: Cell I_PCI_TOP/U2421 is placed overlapping with other cells at {{374.040 240.736} {375.560 242.408}}. (ZRT-763)
Warning: Cell I_SDRAM_TOP/I_SDRAM_IF/U1107 is placed overlapping with other cells at {{438.488 300.928} {441.832 302.600}}. (ZRT-763)
Warning: Cell I_BLENDER_1/ZBUF_2_inst_5953 is placed overlapping with other cells at {{576.352 305.944} {577.568 307.616}}. (ZRT-763)
Warning: Cell I_BLENDER_1/mega_shift_reg_10__14_ is placed overlapping with other cells at {{650.680 304.272} {654.936 305.944}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_1_6430 is placed overlapping with other cells at {{223.864 324.336} {224.776 326.008}}. (ZRT-763)
Warning: Cell I_PCI_TOP/ctmTdsLR_2_6097_roptpi_6854 is placed overlapping with other cells at {{279.952 319.320} {281.168 320.992}}. (ZRT-763)
Warning: Cell I_RISC_CORE/ctmTdsLR_2_4344 is placed overlapping with other cells at {{301.840 412.952} {303.664 414.624}}. (ZRT-763)
Warning: Cell I_RISC_CORE/ctmTdsLR_1_6791 is placed overlapping with other cells at {{319.928 412.952} {320.992 414.624}}. (ZRT-763)
Warning: Cell I_CONTEXT_MEM/U45 is placed overlapping with other cells at {{819.704 652.048} {821.680 653.720}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:04 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Read DB] Stage (MB): Used   75  Alloctr   77  Proc  -24 
[End of Read DB] Total (MB): Used   83  Alloctr   85  Proc 10863 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   90  Alloctr   93  Proc 10863 
Net statistics:
Total number of nets     = 40854
Number of nets to route  = 40555
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
280 nets are fully connected,
 of which 280 are detail routed and 0 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 40555, Total Half Perimeter Wire Length (HPWL) 922975 microns
HPWL   0 ~   50 microns: Net Count    37038	Total HPWL       406957 microns
HPWL  50 ~  100 microns: Net Count     2109	Total HPWL       146518 microns
HPWL 100 ~  200 microns: Net Count      698	Total HPWL        94986 microns
HPWL 200 ~  300 microns: Net Count      254	Total HPWL        63255 microns
HPWL 300 ~  400 microns: Net Count      182	Total HPWL        62321 microns
HPWL 400 ~  500 microns: Net Count      131	Total HPWL        58168 microns
HPWL 500 ~  600 microns: Net Count       67	Total HPWL        35418 microns
HPWL 600 ~  700 microns: Net Count       35	Total HPWL        22654 microns
HPWL 700 ~  800 microns: Net Count       32	Total HPWL        23552 microns
HPWL 800 ~  900 microns: Net Count        7	Total HPWL         5780 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        2	Total HPWL         3367 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  118  Alloctr  121  Proc 10863 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.17	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.37	 on layer (3)	 M3
Average gCell capacity  3.43	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Congestion Map] Total (MB): Used  150  Alloctr  153  Proc 10863 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  151  Alloctr  155  Proc 10863 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Build Data] Total (MB): Used  151  Alloctr  155  Proc 10863 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  256  Alloctr  259  Proc 10863 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
[rtAllBotParts] Elapsed real time: 0:00:13 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:13 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[End of Initial Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  292  Alloctr  296  Proc 10863 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  1900 Max = 7 GRCs =  4664 (0.96%)
Initial. H routing: Dmd-Cap  =  1797 Max = 7 (GRCs =   1) GRCs =  4558 (1.87%)
Initial. V routing: Dmd-Cap  =   102 Max = 7 (GRCs =   1) GRCs =   106 (0.04%)
Initial. Both Dirs: Overflow =  7805 Max = 8 GRCs = 10409 (2.13%)
Initial. H routing: Overflow =  5402 Max = 5 (GRCs =   3) GRCs =  7941 (3.26%)
Initial. V routing: Overflow =  2403 Max = 8 (GRCs =   1) GRCs =  2468 (1.01%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  2318 Max = 8 (GRCs =   1) GRCs =  2298 (0.94%)
Initial. M3         Overflow =  4193 Max = 5 (GRCs =   3) GRCs =  3629 (1.49%)
Initial. M4         Overflow =    45 Max = 4 (GRCs =   1) GRCs =    75 (0.03%)
Initial. M5         Overflow =   579 Max = 3 (GRCs =   5) GRCs =   600 (0.25%)
Initial. M6         Overflow =    39 Max = 2 (GRCs =   7) GRCs =    95 (0.04%)
Initial. M7         Overflow =   628 Max = 2 (GRCs = 146) GRCs =  3710 (1.52%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   835 Max =  5 GRCs =  4070 (2.35%)
Initial. H routing: Overflow =   766 Max =  5 (GRCs =   1) GRCs =  3897 (4.50%)
Initial. V routing: Overflow =    68 Max =  4 (GRCs =   1) GRCs =   173 (0.20%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M2         Overflow =    18 Max =  3 (GRCs =   3) GRCs =    36 (0.04%)
Initial. M3         Overflow =   108 Max =  5 (GRCs =   1) GRCs =   106 (0.12%)
Initial. M4         Overflow =    15 Max =  4 (GRCs =   1) GRCs =    47 (0.05%)
Initial. M5         Overflow =    57 Max =  3 (GRCs =   4) GRCs =   107 (0.12%)
Initial. M6         Overflow =    34 Max =  2 (GRCs =   7) GRCs =    90 (0.10%)
Initial. M7         Overflow =   600 Max =  2 (GRCs = 146) GRCs =  3682 (4.25%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 981044.42
Initial. Layer M1 wire length = 55.61
Initial. Layer M2 wire length = 274580.69
Initial. Layer M3 wire length = 337111.88
Initial. Layer M4 wire length = 150804.79
Initial. Layer M5 wire length = 140683.28
Initial. Layer M6 wire length = 61745.15
Initial. Layer M7 wire length = 16063.01
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 326830
Initial. Via VIA12SQ_C count = 149286
Initial. Via VIA23SQ_C count = 135912
Initial. Via VIA34SQ_C count = 28798
Initial. Via VIA45SQ_C count = 9366
Initial. Via VIA56SQ_C count = 2503
Initial. Via VIA67SQ_C count = 965
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:42:52 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
[rtAllParts] Elapsed real time: 0:00:08 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:17
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  294  Alloctr  298  Proc 10863 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   549 Max = 5 GRCs =   445 (0.09%)
phase1. H routing: Dmd-Cap  =   536 Max = 5 (GRCs =  1) GRCs =   433 (0.18%)
phase1. V routing: Dmd-Cap  =    13 Max = 3 (GRCs =  1) GRCs =    12 (0.00%)
phase1. Both Dirs: Overflow =  2803 Max = 5 GRCs =  2288 (0.47%)
phase1. H routing: Overflow =  1728 Max = 5 (GRCs =  1) GRCs =  1348 (0.55%)
phase1. V routing: Overflow =  1075 Max = 5 (GRCs =  1) GRCs =   940 (0.39%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =  1071 Max = 5 (GRCs =  1) GRCs =   937 (0.38%)
phase1. M3         Overflow =  1545 Max = 5 (GRCs =  1) GRCs =  1176 (0.48%)
phase1. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M5         Overflow =   143 Max = 2 (GRCs = 11) GRCs =   132 (0.05%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    40 Max = 1 (GRCs = 40) GRCs =    40 (0.02%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    67 Max =  3 GRCs =    60 (0.03%)
phase1. H routing: Overflow =    64 Max =  3 (GRCs =  1) GRCs =    58 (0.07%)
phase1. V routing: Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    20 Max =  3 (GRCs =  1) GRCs =    14 (0.02%)
phase1. M4         Overflow =     3 Max =  2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =    40 Max =  1 (GRCs = 40) GRCs =    40 (0.05%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 999978.87
phase1. Layer M1 wire length = 78.52
phase1. Layer M2 wire length = 273272.64
phase1. Layer M3 wire length = 333511.25
phase1. Layer M4 wire length = 167476.68
phase1. Layer M5 wire length = 148716.29
phase1. Layer M6 wire length = 64940.29
phase1. Layer M7 wire length = 11983.20
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 336151
phase1. Via VIA12SQ_C count = 149300
phase1. Via VIA23SQ_C count = 136117
phase1. Via VIA34SQ_C count = 33627
phase1. Via VIA45SQ_C count = 12859
phase1. Via VIA56SQ_C count = 3331
phase1. Via VIA67SQ_C count = 917
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:30 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:58 total=0:01:00
[End of Whole Chip Routing] Stage (MB): Used  211  Alloctr  212  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  294  Alloctr  298  Proc 10863 

Congestion utilization per direction:
Average vertical track utilization   = 14.95 %
Peak    vertical track utilization   = 140.00 %
Average horizontal track utilization = 16.56 %
Peak    horizontal track utilization = 300.00 %

[End of Global Routing] Elapsed real time: 0:00:30 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:59 total=0:01:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  259  Alloctr  263  Proc 10863 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -116  Alloctr -119  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10863 
Using per-layer congestion maps for congestion reduction.
Information: 44.74% of design has horizontal routing density above target_routing_density of 0.80.
Information: 34.98% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.81 instead. (PLACE-029)
Information: Reducing cell density for 20.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.473 to 0.486. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ORB: Nominal = 0.0711620  Design MT = inf  Target = 0.3205563 (4.505 nominal)  MaxRC = 0.203153
ORB: Fast Target = 0.128994 ( 1.813 nominal )
ORB: stageDelay=0.24023, stageLength=8348842
nplLib: default vr hor dist = 1581
nplLib: default vr ver dist = 1581
nplLib: default vr buf size = 4
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

****** eLpp estimated wire length 
2.66692% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 2.63391e+08
Total net wire length: 9.87623e+09
****** eLpp weights (with caps)
Number of nets: 40832, of which 40566 non-clock nets
Number of nets with 0 toggle rate: 3352
Max toggle rate = 0.833333, average toggle rate = 0.00578483
Max non-clock toggle rate = 0.416667
eLpp weight range = (0, 42.2346)
*** 218 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 40832
Amt power = 0.1
Non-default weight range: (0.9, 10.0235)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 45% done.
coarse place 55% done.
coarse place 64% done.
coarse place 73% done.
coarse place 82% done.
coarse place 91% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.15514e+10
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 1:24 
Moved 34204 out of 42203 cells, ratio = 0.810464
Total displacement = 320633.937500(um)
Max displacement = 300.923004(um), I_SDRAM_TOP/HFSINV_25_315 (451.104004, 118.680000, 6) => (726.763489, 142.119507, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.98(um)
  0 ~  20% cells displacement <=      3.19(um)
  0 ~  30% cells displacement <=      4.35(um)
  0 ~  40% cells displacement <=      5.51(um)
  0 ~  50% cells displacement <=      6.77(um)
  0 ~  60% cells displacement <=      8.21(um)
  0 ~  70% cells displacement <=     10.12(um)
  0 ~  80% cells displacement <=     12.88(um)
  0 ~  90% cells displacement <=     17.77(um)
  0 ~ 100% cells displacement <=    300.92(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40835 nets, 0 global routed, 192 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40832, routed nets = 192, across physical hierarchy nets = 0, parasitics cached nets = 40832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 830. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 16 Iter  2         0.00        0.00      5.46        45     376578.91  39431176192.00       37882              0.64      3519
Clock-opt optimization Phase 16 Iter  3         0.00        0.00      5.46        45     376578.91  39431176192.00       37882              0.64      3519
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5cd0920): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5cd0920): 27132
Total 1.4000 seconds to load 42178 cell instances into cellmap, 34219 cells are off site row
Moveable cells: 38057; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40853 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 41046 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2729, cell height 1.6720, cell area 3.8003 for total 38246 placed and application fixed cells
Clock-opt optimization Phase 16 Iter  4         0.00        0.00      5.46        45     376578.91  39431176192.00       37882              0.64      3519
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 16 Iter  5         0.00        0.00      5.46        45     376578.91  39431176192.00       37882              0.64      3519
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xc9cb77e8): 8000
INFO: creating 80(r) x 100(c) GridCells YDim 8.36 XDim 10.1986
INFO: number of GridCells (0xc9cb77e8): 8000
Total 1.3100 seconds to load 42178 cell instances into cellmap, 34219 cells are off site row
Moveable cells: 38057; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40853 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 41046 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2729, cell height 1.6720, cell area 3.8003 for total 38246 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 2048 total shapes.
Layer M2: cached 482 shapes out of 7047 total shapes.
Cached 17597 vias out of 64749 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 260 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39796        Yes DEFAULT_VA
      105360         2382        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (24 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (42 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  42178
number of references:               260
number of site rows:                385
number of locations attempted:  1579996
number of locations failed:      573456  (36.3%)

Legality of references at locations:
220 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2588     114533     66403 ( 58.0%)      95219     66095 ( 69.4%)  MUX41X1_RVT
  3174      84215     21635 ( 25.7%)      53568     20738 ( 38.7%)  AO22X1_RVT
  2250      47186     23975 ( 50.8%)      34414     17994 ( 52.3%)  SDFFARX1_HVT
  2620      60590     19320 ( 31.9%)      37862     16428 ( 43.4%)  FADDX1_RVT
  2756      66239     16715 ( 25.2%)      42712     15900 ( 37.2%)  AO22X1_HVT
  1158      24795     13000 ( 52.4%)      17947      9294 ( 51.8%)  SDFFNARX1_HVT
   910      24040      6937 ( 28.9%)      15337      6656 ( 43.4%)  NOR2X1_RVT
   508      15762      6338 ( 40.2%)      12368      6260 ( 50.6%)  HADDX1_RVT
  1118      27072      6139 ( 22.7%)      16160      5671 ( 35.1%)  OR2X1_HVT
  1701      39469      5916 ( 15.0%)      21721      5095 ( 23.5%)  INVX0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         56        45 ( 80.4%)         56        45 ( 80.4%)  AOI221X1_LVT
     6        248       178 ( 71.8%)        248       179 ( 72.2%)  MUX41X2_RVT
     8        768       500 ( 65.1%)        672       492 ( 73.2%)  MUX41X1_HVT
     1         72        48 ( 66.7%)         72        48 ( 66.7%)  OA221X2_RVT
     1         48        28 ( 58.3%)         40        28 ( 70.0%)  AO221X2_RVT
  2588     114533     66403 ( 58.0%)      95219     66095 ( 69.4%)  MUX41X1_RVT
     1         32        15 ( 46.9%)         16        15 ( 93.8%)  AOI21X2_RVT
     1         48        22 ( 45.8%)         24        21 ( 87.5%)  NOR4X1_LVT
     4        120        60 ( 50.0%)         64        49 ( 76.6%)  NAND2X2_RVT
     3        128        67 ( 52.3%)         96        64 ( 66.7%)  OAI22X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       38057 (568848 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.694 um ( 0.42 row height)
rms weighted cell displacement:   0.694 um ( 0.42 row height)
max cell displacement:            3.626 um ( 2.17 row height)
avg cell displacement:            0.522 um ( 0.31 row height)
avg weighted cell displacement:   0.522 um ( 0.31 row height)
number of cells moved:            34876
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3479 (AO22X1_RVT)
  Input location: (450.151,308.717)
  Legal location: (446.696,307.616)
  Displacement:   3.626 um ( 2.17 row height)
Cell: I_BLENDER_0/U5328 (MUX41X1_RVT)
  Input location: (770.051,317.279)
  Legal location: (766.504,317.648)
  Displacement:   3.566 um ( 2.13 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6807 (AO22X1_RVT)
  Input location: (546.13,96.0175)
  Legal location: (542.76,95.272)
  Displacement:   3.452 um ( 2.06 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1852 (MUX41X1_RVT)
  Input location: (449.772,358.145)
  Legal location: (446.392,357.776)
  Displacement:   3.400 um ( 2.03 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3573 (MUX41X1_RVT)
  Input location: (513.401,252.204)
  Legal location: (510.384,250.768)
  Displacement:   3.342 um ( 2.00 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U3209 (AO22X1_RVT)
  Input location: (579.477,181.686)
  Legal location: (576.2,182.216)
  Displacement:   3.320 um ( 1.99 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U6027 (AO22X1_RVT)
  Input location: (546.288,97.827)
  Legal location: (543.064,98.616)
  Displacement:   3.319 um ( 1.98 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U5040 (MUX41X1_RVT)
  Input location: (494.978,115.983)
  Legal location: (498.224,115.336)
  Displacement:   3.310 um ( 1.98 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U715 (MUX41X1_RVT)
  Input location: (553.703,243.303)
  Legal location: (550.512,244.08)
  Displacement:   3.285 um ( 1.96 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2461 (MUX41X1_RVT)
  Input location: (526.889,278.995)
  Legal location: (530.144,279.192)
  Displacement:   3.261 um ( 1.95 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0:48 
Moved 34861 out of 42203 cells, ratio = 0.826031
Total displacement = 27699.632812(um)
Max displacement = 4.555900(um), I_SDRAM_TOP/I_SDRAM_IF/U3479 (451.670807, 308.717102, 6) => (448.216003, 309.287994, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.21(um)
  0 ~  20% cells displacement <=      0.36(um)
  0 ~  30% cells displacement <=      0.49(um)
  0 ~  40% cells displacement <=      0.61(um)
  0 ~  50% cells displacement <=      0.72(um)
  0 ~  60% cells displacement <=      0.83(um)
  0 ~  70% cells displacement <=      0.97(um)
  0 ~  80% cells displacement <=      1.15(um)
  0 ~  90% cells displacement <=      1.46(um)
  0 ~ 100% cells displacement <=      4.56(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40835 nets, 0 global routed, 192 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40832, routed nets = 192, across physical hierarchy nets = 0, parasitics cached nets = 40832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 830. (TIM-112)


Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5cd0920): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa5cd0920): 27132
Total 2.1300 seconds to load 42178 cell instances into cellmap
Moveable cells: 38057; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40853 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 41046 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2729, cell height 1.6720, cell area 3.8003 for total 38246 placed and application fixed cells
Clock-opt optimization Phase 18 Iter  1         0.53        0.53      5.46       345     376578.91  39431249920.00       37882              0.66      3519

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40835 nets, 0 global routed, 192 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40832, routed nets = 192, across physical hierarchy nets = 0, parasitics cached nets = 40832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 830. (TIM-112)
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00011 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 0 1]
APS-MCMM: Leakage scenario grouping = [0 1 0 1]
APS-MCMM: Dynamic scenario grouping = [0 1 0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_ORCA_TOP, scopeHier=, psn=VDD;
Voltage Area: id=1, index=1, name=PD_RISC_CORE, domain=PD_RISC_CORE, scopeHier=, psn=VDDH;
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500 0.9500 0.7500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
  Supply Net = VDDH, voltages =  0.9500 1.1600 0.9500 1.1600
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000
  Supply Net = VDDH, voltages =  1.1600 1.1600
Unique Voltages in Design:  0.0000 0.7500 0.9500 1.1600
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: auto-mv setup started.
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 22 Iter  1         0.53        0.53      5.46       345     376578.91  39431249920.00       37882              0.67      3519
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10863 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:03 
[End of Read DB] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:12
[End of Read DB] Stage (MB): Used   75  Alloctr   77  Proc  -32 
[End of Read DB] Total (MB): Used   83  Alloctr   85  Proc 10831 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used   91  Alloctr   93  Proc 10831 
Net statistics:
Total number of nets     = 40854
Number of nets to route  = 40735
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
93 nets are partially connected,
 of which 93 are detail routed and 0 are global routed.
100 nets are fully connected,
 of which 100 are detail routed and 0 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 40735, Total Half Perimeter Wire Length (HPWL) 923475 microns
HPWL   0 ~   50 microns: Net Count    37173	Total HPWL       412670 microns
HPWL  50 ~  100 microns: Net Count     2195	Total HPWL       154642 microns
HPWL 100 ~  200 microns: Net Count      685	Total HPWL        93174 microns
HPWL 200 ~  300 microns: Net Count      258	Total HPWL        64938 microns
HPWL 300 ~  400 microns: Net Count      171	Total HPWL        57145 microns
HPWL 400 ~  500 microns: Net Count      105	Total HPWL        46850 microns
HPWL 500 ~  600 microns: Net Count       63	Total HPWL        33634 microns
HPWL 600 ~  700 microns: Net Count       54	Total HPWL        35078 microns
HPWL 700 ~  800 microns: Net Count       21	Total HPWL        15428 microns
HPWL 800 ~  900 microns: Net Count        8	Total HPWL         6549 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        2	Total HPWL         3367 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  119  Alloctr  121  Proc 10831 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.14	 on layer (1)	 M1
Average gCell capacity  5.91	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.42	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.67	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.96	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.48	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.74	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.37	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2441880
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Congestion Map] Total (MB): Used  150  Alloctr  154  Proc 10831 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  152  Alloctr  156  Proc 10831 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Build Data] Stage (MB): Used   69  Alloctr   70  Proc    0 
[End of Build Data] Total (MB): Used  152  Alloctr  156  Proc 10831 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  328  Alloctr  332  Proc 10831 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
[rtAllBotParts] Elapsed real time: 0:00:12 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[End of Initial Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  365  Alloctr  369  Proc 10831 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  2075 Max = 7 GRCs =  5451 (1.12%)
Initial. H routing: Dmd-Cap  =  2021 Max = 7 (GRCs =  2) GRCs =  5385 (2.21%)
Initial. V routing: Dmd-Cap  =    53 Max = 5 (GRCs =  1) GRCs =    66 (0.03%)
Initial. Both Dirs: Overflow =  8308 Max = 8 GRCs = 11438 (2.34%)
Initial. H routing: Overflow =  6063 Max = 5 (GRCs =  5) GRCs =  9101 (3.73%)
Initial. V routing: Overflow =  2245 Max = 8 (GRCs =  1) GRCs =  2337 (0.96%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =  2182 Max = 8 (GRCs =  1) GRCs =  2208 (0.90%)
Initial. M3         Overflow =  4465 Max = 5 (GRCs =  5) GRCs =  3726 (1.53%)
Initial. M4         Overflow =    39 Max = 2 (GRCs =  6) GRCs =    66 (0.03%)
Initial. M5         Overflow =   775 Max = 3 (GRCs =  6) GRCs =   780 (0.32%)
Initial. M6         Overflow =    23 Max = 1 (GRCs = 63) GRCs =    63 (0.03%)
Initial. M7         Overflow =   818 Max = 3 (GRCs =  4) GRCs =  4587 (1.88%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   928 Max =  5 GRCs =  4875 (2.81%)
Initial. H routing: Overflow =   894 Max =  5 (GRCs =  1) GRCs =  4753 (5.48%)
Initial. V routing: Overflow =    34 Max =  2 (GRCs =  6) GRCs =   122 (0.14%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     8 Max =  2 (GRCs =  2) GRCs =    27 (0.03%)
Initial. M3         Overflow =    66 Max =  5 (GRCs =  1) GRCs =    91 (0.10%)
Initial. M4         Overflow =    10 Max =  2 (GRCs =  4) GRCs =    39 (0.04%)
Initial. M5         Overflow =    44 Max =  3 (GRCs =  1) GRCs =   108 (0.12%)
Initial. M6         Overflow =    16 Max =  1 (GRCs = 56) GRCs =    56 (0.06%)
Initial. M7         Overflow =   783 Max =  3 (GRCs =  4) GRCs =  4552 (5.25%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 972297.93
Initial. Layer M1 wire length = 91.48
Initial. Layer M2 wire length = 271684.16
Initial. Layer M3 wire length = 336690.63
Initial. Layer M4 wire length = 157234.60
Initial. Layer M5 wire length = 136307.67
Initial. Layer M6 wire length = 54445.09
Initial. Layer M7 wire length = 15844.29
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 327613
Initial. Via VIA12SQ_C count = 150616
Initial. Via VIA23SQ_C count = 137208
Initial. Via VIA34SQ_C count = 28754
Initial. Via VIA45SQ_C count = 8267
Initial. Via VIA56SQ_C count = 2065
Initial. Via VIA67SQ_C count = 703
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:46:20 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:06
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:07
[rtAllParts] Elapsed real time: 0:00:08 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  368  Alloctr  372  Proc 10831 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   710 Max = 7 GRCs =  2923 (0.60%)
phase1. H routing: Dmd-Cap  =   665 Max = 7 (GRCs =  1) GRCs =  2882 (1.18%)
phase1. V routing: Dmd-Cap  =    45 Max = 5 (GRCs =  2) GRCs =    41 (0.02%)
phase1. Both Dirs: Overflow =  3188 Max = 8 GRCs =  5121 (1.05%)
phase1. H routing: Overflow =  1424 Max = 6 (GRCs =  1) GRCs =  3627 (1.49%)
phase1. V routing: Overflow =  1763 Max = 8 (GRCs =  1) GRCs =  1494 (0.61%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =  1759 Max = 8 (GRCs =  1) GRCs =  1462 (0.60%)
phase1. M3         Overflow =   928 Max = 6 (GRCs =  1) GRCs =   749 (0.31%)
phase1. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =    30 (0.01%)
phase1. M5         Overflow =   114 Max = 2 (GRCs = 13) GRCs =   153 (0.06%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =   378 Max = 2 (GRCs = 32) GRCs =  2717 (1.11%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   452 Max =  4 GRCs =  2914 (1.68%)
phase1. H routing: Overflow =   446 Max =  4 (GRCs =  1) GRCs =  2871 (3.31%)
phase1. V routing: Overflow =     6 Max =  2 (GRCs =  1) GRCs =    43 (0.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max =  1 (GRCs = 11) GRCs =    11 (0.01%)
phase1. M3         Overflow =    44 Max =  4 (GRCs =  1) GRCs =    89 (0.10%)
phase1. M4         Overflow =     4 Max =  2 (GRCs =  1) GRCs =    30 (0.03%)
phase1. M5         Overflow =    23 Max =  2 (GRCs = 10) GRCs =    65 (0.07%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =   378 Max =  2 (GRCs = 32) GRCs =  2717 (3.13%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 990437.67
phase1. Layer M1 wire length = 99.46
phase1. Layer M2 wire length = 271914.34
phase1. Layer M3 wire length = 332341.04
phase1. Layer M4 wire length = 172426.29
phase1. Layer M5 wire length = 145494.31
phase1. Layer M6 wire length = 57284.74
phase1. Layer M7 wire length = 10877.50
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 335795
phase1. Via VIA12SQ_C count = 150620
phase1. Via VIA23SQ_C count = 137271
phase1. Via VIA34SQ_C count = 33136
phase1. Via VIA45SQ_C count = 11393
phase1. Via VIA56SQ_C count = 2701
phase1. Via VIA67SQ_C count = 674
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 17 16:46:29 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:05
30% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:05
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:06
80% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:06
[rtAllParts] Elapsed real time: 0:00:08 
[rtAllParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:15 total=0:00:16
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:08 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:16 total=0:00:17
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  369  Alloctr  373  Proc 10831 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =   456 Max = 4 GRCs =   379 (0.08%)
phase2. H routing: Dmd-Cap  =   448 Max = 4 (GRCs =  1) GRCs =   372 (0.15%)
phase2. V routing: Dmd-Cap  =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. Both Dirs: Overflow =  2083 Max = 5 GRCs =  1769 (0.36%)
phase2. H routing: Overflow =  1078 Max = 5 (GRCs =  1) GRCs =   875 (0.36%)
phase2. V routing: Overflow =  1005 Max = 4 (GRCs =  8) GRCs =   894 (0.37%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. M2         Overflow =  1005 Max = 4 (GRCs =  8) GRCs =   894 (0.37%)
phase2. M3         Overflow =  1065 Max = 5 (GRCs =  1) GRCs =   859 (0.35%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1000686.75
phase2. Layer M1 wire length = 108.76
phase2. Layer M2 wire length = 273453.30
phase2. Layer M3 wire length = 333629.90
phase2. Layer M4 wire length = 176085.81
phase2. Layer M5 wire length = 145914.04
phase2. Layer M6 wire length = 62134.23
phase2. Layer M7 wire length = 9360.70
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 337174
phase2. Via VIA12SQ_C count = 150633
phase2. Via VIA23SQ_C count = 137473
phase2. Via VIA34SQ_C count = 33785
phase2. Via VIA45SQ_C count = 11810
phase2. Via VIA56SQ_C count = 2827
phase2. Via VIA67SQ_C count = 646
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May 17 16:46:37 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  369  Alloctr  373  Proc 10831 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =   293 Max = 4 GRCs =   236 (0.05%)
phase3. H routing: Dmd-Cap  =   285 Max = 4 (GRCs =  1) GRCs =   229 (0.09%)
phase3. V routing: Dmd-Cap  =     8 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. Both Dirs: Overflow =  1717 Max = 5 GRCs =  1447 (0.30%)
phase3. H routing: Overflow =   709 Max = 5 (GRCs =  2) GRCs =   545 (0.22%)
phase3. V routing: Overflow =  1008 Max = 4 (GRCs =  8) GRCs =   902 (0.37%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. M2         Overflow =  1008 Max = 4 (GRCs =  8) GRCs =   902 (0.37%)
phase3. M3         Overflow =   695 Max = 5 (GRCs =  2) GRCs =   528 (0.22%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     2 Max =  1 GRCs =     2 (0.00%)
phase3. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1002825.22
phase3. Layer M1 wire length = 123.77
phase3. Layer M2 wire length = 274571.33
phase3. Layer M3 wire length = 332947.74
phase3. Layer M4 wire length = 176529.05
phase3. Layer M5 wire length = 146381.01
phase3. Layer M6 wire length = 62782.07
phase3. Layer M7 wire length = 9490.25
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 337489
phase3. Via VIA12SQ_C count = 150656
phase3. Via VIA23SQ_C count = 137375
phase3. Via VIA34SQ_C count = 33957
phase3. Via VIA45SQ_C count = 11992
phase3. Via VIA56SQ_C count = 2852
phase3. Via VIA67SQ_C count = 657
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:40 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:20 total=0:01:21
[End of Whole Chip Routing] Stage (MB): Used  285  Alloctr  287  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  369  Alloctr  373  Proc 10831 

Congestion utilization per direction:
Average vertical track utilization   = 15.12 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 16.45 %
Peak    horizontal track utilization = 233.33 %

[End of Global Routing] Elapsed real time: 0:00:40 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:01:20 total=0:01:22
[End of Global Routing] Stage (MB): Used  250  Alloctr  252  Proc    0 
[End of Global Routing] Total (MB): Used  333  Alloctr  338  Proc 10831 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:07 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of dbOut] Stage (MB): Used -117  Alloctr -120  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10831 
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40835 nets, 40689 global routed, 143 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ORCA_TOP'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40832, routed nets = 40832, across physical hierarchy nets = 0, parasitics cached nets = 40832, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 830. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: PCI_CLK
9: v_PCI_CLK
10: SYS_2x_CLK
11: SYS_CLK
12: SDRAM_CLK
13: v_SDRAM_CLK
14: SD_DDR_CLK
15: SD_DDR_CLKn
16: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0263     0.0608      4        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0075     0.0075      1        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0000     0.0000      0        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    1  15   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0069     0.0148      5
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    2  15        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    3  16   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.0069     0.0148      5
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
    4  16        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0263     0.0684   0.0075      5        -          -      -       67     4.5473      114  199476128
    2   *        -          -        -      -   0.0069     0.0148      5        5     0.0378       82 39304654848
    3   *   0.0000     0.0000   0.0000      0        -          -      -       67     4.5473      114  168448352
    4   *        -          -        -      -   0.0069     0.0148      5        5     0.0378       82 39431249920
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0263     0.0684   0.0075      5   0.0069     0.0148      5       67     4.5473      127 39431249920    376578.91      37882       2749       4129
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0263     0.0684   0.0075      5   0.0069     0.0148      5       67      127 39431249920    376578.91      37882

Clock-opt Global-routing complete         CPU:  6514 s (  1.81 hr )  ELAPSE:  2492 s (  0.69 hr )  MEM-PEAK:  3519 MB

Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_worst (Mode func Corner Cmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.13	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.37	 on layer (3)	 M3
Average gCell capacity  3.43	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.


Clock-opt optimization Phase 25 Iter  1         0.07        0.01      0.01       193     376578.91  39431249920.00       37882              0.70      3733

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 26 Iter  1         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3743
Clock-opt optimization Phase 26 Iter  2         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3743
Clock-opt optimization Phase 26 Iter  3         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 26 Iter  4         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 26 Iter  5         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3786
Clock-opt optimization Phase 26 Iter  6         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3786
Clock-opt optimization Phase 26 Iter  7         0.07        0.01      0.01       193     376571.28  39428661248.00       37878              0.70      3786

Clock-opt optimization Phase 27 Iter  1         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  2         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  3         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  4         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  5         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  6         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 27 Iter  7         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 27 Iter  8         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 27 Iter  9         0.07        0.01      0.01        41     376689.47  39416221696.00       37902              0.70      3786

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 44780 total shapes.
Layer M2: cached 482 shapes out of 107088 total shapes.
Cached 17597 vias out of 402062 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  3         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 29 Iter  4         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  5         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  6         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  7         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  8         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter  9         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter 10         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 29 Iter 11         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Clock-opt optimization Phase 29 Iter 12         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 29 Iter 13         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 29 Iter 14         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 29 Iter 15         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.01        38     376693.03  39416221696.00       37902              0.70      3786
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.01        38     376718.69  39331405824.00       37902              0.71      3786
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 15.75374031 cumPct:    52.80 estdown: 14.08389568 cumUp: 4662 numDown: 17467 status= valid
Knee-Processing :  cumEst: 28.94854736 cumPct:    97.03 estdown: 0.88859612 cumUp: 16189 numDown: 5940 status= valid
Knee-Processing :  cumEst: 29.83714294 cumPct:   100.01 estdown: 0.00000000 cumUp: 32378 numDown:    0 status= valid
Clock-opt optimization Phase 31 Iter  2         0.00        0.00      0.01        38     376718.69  39331405824.00       37902              0.73      3833
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 14.24462795 cumPct:    51.14 estdown: 13.61015606 cumUp: 4356 numDown: 16761 status= valid
Knee-Processing :  cumEst: 26.98778534 cumPct:    96.90 estdown: 0.86651343 cumUp: 15445 numDown: 5672 status= valid
Knee-Processing :  cumEst: 27.85429955 cumPct:   100.01 estdown: 0.00000000 cumUp: 32133 numDown:    0 status= valid

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.01        38     375583.94  39136243712.00       37672              0.74      3833
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.01        38     375544.03  39126523904.00       37653              0.75      3833
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U3/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_0/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U3/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U7/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U6/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U2/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U4/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U5/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U2/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U3/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_0/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U3/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U7/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U6/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U2/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U4/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U5/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U2/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U3/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_0/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U3/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U7/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U6/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U2/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U4/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U5/A4'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U14/A1'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U16/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U2/A2'. User value of '1 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U3/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_0/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_2/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'occ_int2/U_clk_control_i_1/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U3/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U7/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U6/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U2/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U4/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'snps_clk_chain_1/U5/A4'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U14/A1'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/occ_int1/U_clk_control_i_0/U16/A2'. User value of '0 case propagated ' will be used. (TIM-001)
Warning: Case propagation conflict at pin 'I_CLOCKING/snps_clk_chain_0/U2/A2'. User value of '0 case propagated ' will be used. (TIM-001)

Clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.01        38     375506.16  38843924480.00       37633              0.75      3853


INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3885
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3885
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3923
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3932
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3932
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.01        38     375506.16  36739706880.00       37633              0.76      3932

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.01        38     375660.69  36739706880.00       37660              0.76      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.01        38     375660.69  36739706880.00       37660              0.76      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)



Clock-opt route preserve complete         CPU:  7237 s (  2.01 hr )  ELAPSE:  2737 s (  0.76 hr )  MEM-PEAK:  3932 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 46169 total shapes.
Layer M2: cached 482 shapes out of 107684 total shapes.
Cached 17597 vias out of 404280 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 258 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39600        Yes DEFAULT_VA
      105360         2359        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (7 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (19 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41959
number of references:               258
number of site rows:                385
number of locations attempted:   738285
number of locations failed:      195462  (26.5%)

Legality of references at locations:
210 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2588      34914     13822 ( 39.6%)      23043     10779 ( 46.8%)  MUX41X1_RVT
  2250      27723     14028 ( 50.6%)      17007      8010 ( 47.1%)  SDFFARX1_HVT
  2581      31242      9381 ( 30.0%)      16394      5508 ( 33.6%)  FADDX1_RVT
  3111      38030      6906 ( 18.2%)      21888      5104 ( 23.3%)  AO22X1_RVT
  2811      35171      6522 ( 18.5%)      20339      4791 ( 23.6%)  AO22X1_HVT
  1158      12489      6665 ( 53.4%)       6877      3065 ( 44.6%)  SDFFNARX1_HVT
   485       6326      3259 ( 51.5%)       4342      1748 ( 40.3%)  SDFFX1_HVT
  1777      21736      2887 ( 13.3%)      11901      1884 ( 15.8%)  INVX0_HVT
  1161      14744      2497 ( 16.9%)       7920      1755 ( 22.2%)  OR2X1_HVT
  1500      18107      2414 ( 13.3%)       9619      1642 ( 17.1%)  NAND2X0_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  AOI221X1_LVT
     1          8         7 ( 87.5%)          8         4 ( 50.0%)  XOR2X2_RVT
     3         40        21 ( 52.5%)         24        21 ( 87.5%)  OAI222X2_HVT
     2         48        29 ( 60.4%)         32        23 ( 71.9%)  NAND2X2_RVT
     1         24        15 ( 62.5%)         16        11 ( 68.8%)  AOI221X2_HVT
     6         96        65 ( 67.7%)         80        49 ( 61.2%)  MUX41X2_RVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  AO221X2_RVT
     1         16         9 ( 56.2%)         16        10 ( 62.5%)  NAND3X2_RVT
     1         32        17 ( 53.1%)         24        16 ( 66.7%)  OA221X2_RVT
     7         88        44 ( 50.0%)         48        31 ( 64.6%)  DFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37838 (565266 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.108 um ( 0.06 row height)
rms weighted cell displacement:   0.108 um ( 0.06 row height)
max cell displacement:            4.152 um ( 2.48 row height)
avg cell displacement:            0.010 um ( 0.01 row height)
avg weighted cell displacement:   0.010 um ( 0.01 row height)
number of cells moved:              628
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/U139 (NBUFFX2_HVT)
  Input location: (555.224,11.672)
  Legal location: (551.424,10)
  Displacement:   4.152 um ( 2.48 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2804 (MUX41X1_RVT)
  Input location: (462.504,277.52)
  Legal location: (466.152,277.52)
  Displacement:   3.648 um ( 2.18 row height)
Cell: ZINV_9_f_inst_5006 (INVX16_HVT)
  Input location: (556.44,11.672)
  Legal location: (553.4,11.672)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U129 (NBUFFX2_HVT)
  Input location: (555.68,10)
  Legal location: (552.64,10)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2920 (MUX41X1_RVT)
  Input location: (466.456,277.52)
  Legal location: (469.496,277.52)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2925 (AO22X1_RVT)
  Input location: (471.32,277.52)
  Legal location: (474.208,277.52)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_gre_mt_inst_7682 (NBUFFX4_HVT)
  Input location: (452.016,279.192)
  Legal location: (453.992,277.52)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_PCI_TOP/U9627 (HADDX1_HVT)
  Input location: (456.12,10)
  Legal location: (457.944,11.672)
  Displacement:   2.474 um ( 1.48 row height)
Cell: I_PCI_TOP/U9615 (INVX0_HVT)
  Input location: (457.032,11.672)
  Legal location: (458.704,13.344)
  Displacement:   2.365 um ( 1.41 row height)
Cell: I_PARSER/gre_a_INV_951_inst_7505 (INVX0_RVT)
  Input location: (648.552,265.816)
  Legal location: (646.272,265.816)
  Displacement:   2.280 um ( 1.36 row height)

Legalization succeeded.
Total Legalizer CPU: 24.730
Total Legalizer Wall Time: 24.759
----------------------------------------------------------------

Clock-opt legalization complete           CPU:  7263 s (  2.02 hr )  ELAPSE:  2763 s (  0.77 hr )  MEM-PEAK:  3932 MB
rtapi Thread-server 1: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =  5278 

No. doRoutes           =     3 
No. doUnroutes         =     3 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     3 
No. undoUnroutes       =     3 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    9  Proc 11279 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:04 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Read DB] Stage (MB): Used  107  Alloctr  109  Proc  -32 
[End of Read DB] Total (MB): Used  114  Alloctr  118  Proc 11247 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  123  Alloctr  126  Proc 11247 
Net statistics:
Total number of nets     = 40635
Number of nets to route  = 40517
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
39966 nets are fully connected,
 of which 99 are detail routed and 39773 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 2598, Total Half Perimeter Wire Length (HPWL) 212048 microns
HPWL   0 ~   50 microns: Net Count     1624	Total HPWL        21983 microns
HPWL  50 ~  100 microns: Net Count      473	Total HPWL        33771 microns
HPWL 100 ~  200 microns: Net Count      194	Total HPWL        26521 microns
HPWL 200 ~  300 microns: Net Count      125	Total HPWL        31548 microns
HPWL 300 ~  400 microns: Net Count       61	Total HPWL        20907 microns
HPWL 400 ~  500 microns: Net Count       16	Total HPWL         7577 microns
HPWL 500 ~  600 microns: Net Count       33	Total HPWL        18097 microns
HPWL 600 ~  700 microns: Net Count       35	Total HPWL        22890 microns
HPWL 700 ~  800 microns: Net Count       21	Total HPWL        15439 microns
HPWL 800 ~  900 microns: Net Count       16	Total HPWL        13315 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  154  Proc 11247 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.15	 on layer (1)	 M1
Average gCell capacity  5.91	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.42	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.67	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.96	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.48	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.74	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.37	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2441880
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion Map] Total (MB): Used  180  Alloctr  185  Proc 11247 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Add Nets Demand] Total (MB): Used  183  Alloctr  188  Proc 11247 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Build Data] Total (MB): Used  183  Alloctr  188  Proc 11247 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  359  Alloctr  364  Proc 11247 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:02 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  360  Alloctr  366  Proc 11247 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   333 Max = 4 GRCs =   272 (0.06%)
Initial. H routing: Dmd-Cap  =   326 Max = 4 (GRCs =  1) GRCs =   265 (0.11%)
Initial. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. Both Dirs: Overflow =  1824 Max = 5 GRCs =  1551 (0.32%)
Initial. H routing: Overflow =   860 Max = 5 (GRCs =  2) GRCs =   674 (0.28%)
Initial. V routing: Overflow =   964 Max = 4 (GRCs =  7) GRCs =   877 (0.36%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M2         Overflow =   963 Max = 4 (GRCs =  7) GRCs =   876 (0.36%)
Initial. M3         Overflow =   848 Max = 5 (GRCs =  2) GRCs =   658 (0.27%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.00%)
Initial. H routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1003923.30
Initial. Layer M1 wire length = 117.88
Initial. Layer M2 wire length = 274659.09
Initial. Layer M3 wire length = 333985.42
Initial. Layer M4 wire length = 176460.56
Initial. Layer M5 wire length = 146460.38
Initial. Layer M6 wire length = 62754.03
Initial. Layer M7 wire length = 9485.94
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 337759
Initial. Via VIA12SQ_C count = 150302
Initial. Via VIA23SQ_C count = 137783
Initial. Via VIA34SQ_C count = 34068
Initial. Via VIA45SQ_C count = 12091
Initial. Via VIA56SQ_C count = 2859
Initial. Via VIA67SQ_C count = 656
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:52:03 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:03 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Phase1 Routing] Total (MB): Used  364  Alloctr  369  Proc 11247 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   272 Max = 4 GRCs =   218 (0.04%)
phase1. H routing: Dmd-Cap  =   265 Max = 4 (GRCs =  1) GRCs =   211 (0.09%)
phase1. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. Both Dirs: Overflow =  1573 Max = 5 GRCs =  1337 (0.27%)
phase1. H routing: Overflow =   666 Max = 5 (GRCs =  2) GRCs =   509 (0.21%)
phase1. V routing: Overflow =   906 Max = 4 (GRCs =  8) GRCs =   828 (0.34%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase1. M2         Overflow =   906 Max = 4 (GRCs =  8) GRCs =   828 (0.34%)
phase1. M3         Overflow =   655 Max = 5 (GRCs =  2) GRCs =   494 (0.20%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1003867.68
phase1. Layer M1 wire length = 117.88
phase1. Layer M2 wire length = 275250.00
phase1. Layer M3 wire length = 333010.24
phase1. Layer M4 wire length = 175809.33
phase1. Layer M5 wire length = 146665.04
phase1. Layer M6 wire length = 62942.83
phase1. Layer M7 wire length = 10072.36
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 337594
phase1. Via VIA12SQ_C count = 150309
phase1. Via VIA23SQ_C count = 137622
phase1. Via VIA34SQ_C count = 33965
phase1. Via VIA45SQ_C count = 12142
phase1. Via VIA56SQ_C count = 2880
phase1. Via VIA67SQ_C count = 676
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 17 16:52:07 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:04 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  365  Alloctr  370  Proc 11247 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =   267 Max = 4 GRCs =   212 (0.04%)
phase2. H routing: Dmd-Cap  =   260 Max = 4 (GRCs =  2) GRCs =   205 (0.08%)
phase2. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. Both Dirs: Overflow =  1533 Max = 5 GRCs =  1307 (0.27%)
phase2. H routing: Overflow =   638 Max = 5 (GRCs =  2) GRCs =   485 (0.20%)
phase2. V routing: Overflow =   894 Max = 4 (GRCs =  7) GRCs =   822 (0.34%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M2         Overflow =   894 Max = 4 (GRCs =  7) GRCs =   822 (0.34%)
phase2. M3         Overflow =   633 Max = 5 (GRCs =  2) GRCs =   476 (0.19%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1004215.49
phase2. Layer M1 wire length = 117.41
phase2. Layer M2 wire length = 275444.50
phase2. Layer M3 wire length = 333060.61
phase2. Layer M4 wire length = 175834.45
phase2. Layer M5 wire length = 146827.24
phase2. Layer M6 wire length = 63044.43
phase2. Layer M7 wire length = 9886.86
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 337717
phase2. Via VIA12SQ_C count = 150311
phase2. Via VIA23SQ_C count = 137649
phase2. Via VIA34SQ_C count = 34001
phase2. Via VIA45SQ_C count = 12198
phase2. Via VIA56SQ_C count = 2882
phase2. Via VIA67SQ_C count = 676
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May 17 16:52:11 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  365  Alloctr  370  Proc 11247 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =   266 Max = 4 GRCs =   212 (0.04%)
phase3. H routing: Dmd-Cap  =   259 Max = 4 (GRCs =  1) GRCs =   205 (0.08%)
phase3. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. Both Dirs: Overflow =  1532 Max = 5 GRCs =  1307 (0.27%)
phase3. H routing: Overflow =   638 Max = 5 (GRCs =  2) GRCs =   487 (0.20%)
phase3. V routing: Overflow =   893 Max = 4 (GRCs =  7) GRCs =   820 (0.34%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M2         Overflow =   893 Max = 4 (GRCs =  7) GRCs =   820 (0.34%)
phase3. M3         Overflow =   633 Max = 5 (GRCs =  2) GRCs =   478 (0.20%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1004385.58
phase3. Layer M1 wire length = 119.61
phase3. Layer M2 wire length = 275488.69
phase3. Layer M3 wire length = 333106.61
phase3. Layer M4 wire length = 175929.91
phase3. Layer M5 wire length = 146810.51
phase3. Layer M6 wire length = 63078.47
phase3. Layer M7 wire length = 9851.78
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 337810
phase3. Via VIA12SQ_C count = 150313
phase3. Via VIA23SQ_C count = 137649
phase3. Via VIA34SQ_C count = 34070
phase3. Via VIA45SQ_C count = 12212
phase3. Via VIA56SQ_C count = 2890
phase3. Via VIA67SQ_C count = 676
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[End of Whole Chip Routing] Stage (MB): Used  250  Alloctr  252  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  365  Alloctr  370  Proc 11247 

Congestion utilization per direction:
Average vertical track utilization   = 15.13 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 16.48 %
Peak    horizontal track utilization = 233.33 %

[End of Global Routing] Elapsed real time: 0:00:18 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:41
[End of Global Routing] Stage (MB): Used  220  Alloctr  221  Proc    0 
[End of Global Routing] Total (MB): Used  335  Alloctr  340  Proc 11247 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:11 
[End of dbOut] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[End of dbOut] Stage (MB): Used -118  Alloctr -124  Proc   -1 
[End of dbOut] Total (MB): Used   36  Alloctr   38  Proc 11246 

Clock-opt Incremental Global-routing complete  CPU:  7335 s (  2.04 hr )  ELAPSE:  2804 s (  0.78 hr )  MEM-PEAK:  3932 MB
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40616 nets, 40437 global routed, 176 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ORCA_TOP'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40613, routed nets = 40613, across physical hierarchy nets = 0, parasitics cached nets = 40613, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 800. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2600 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x104fdd6d0): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x104fdd6d0): 27132
Total 2.7500 seconds to load 41959 cell instances into cellmap
Moveable cells: 37838; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
0 out of 40474 data nets is detail routed, 192 out of 193 clock nets are detail routed and total 40667 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 2.2717, cell height 1.6720, cell area 3.7983 for total 38027 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (10098560 6537200)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 0 1]
APS-MCMM: Leakage scenario grouping = [0 1 0 1]
APS-MCMM: Dynamic scenario grouping = [0 1 0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_ORCA_TOP, scopeHier=, psn=VDD;
Voltage Area: id=1, index=1, name=PD_RISC_CORE, domain=PD_RISC_CORE, scopeHier=, psn=VDDH;
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500 0.9500 0.7500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000 0.0000 0.0000
  Supply Net = VDDH, voltages =  0.9500 1.1600 0.9500 1.1600
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500 0.9500
  Supply Net = VSS, voltages =  0.0000 0.0000
  Supply Net = VDDH, voltages =  1.1600 1.1600
Unique Voltages in Design:  0.0000 0.7500 0.9500 1.1600
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: auto-mv setup started.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_worst (Mode func Corner Cmax)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.14	 on layer (1)	 M1
Average gCell capacity  5.92	 on layer (2)	 M2
Average gCell capacity  3.37	 on layer (3)	 M3
Average gCell capacity  3.43	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.68	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.98	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.49	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.75	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.38	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2437890
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Created 4 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.


Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 43 Iter  1         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  2         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  3         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  4         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  5         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  6         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 43 Iter  7         0.12        0.11      0.00        60     375668.56  36754259968.00       37663              0.79      3932

Clock-opt optimization Phase 44 Iter  1         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  2         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  3         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  4         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  5         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  6         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  7         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  8         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter  9         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter 10         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 44 Iter 11         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.085612 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.104676 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 45 Iter  1         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 45 Iter  2         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 45 Iter  3         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 45 Iter  4         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
bmap: stepx = stepy = 203972
creating bmap
DB units per micron : 10000
Core Area = 50 X 33 ()
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 5.66943e-02
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
corner scaling: maxCornerId = 2
corner=Cmax, tran factor=1.000000 (0.320556 / 0.320556)
corner=Cmin, tran factor=0.761496 (0.244102 / 0.320556)
Clock-opt optimization Phase 45 Iter  5         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 45 Iter  6         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932
Clock-opt optimization Phase 45 Iter  7         0.00        0.00      0.00        51     375673.66  36754259968.00       37663              0.79      3932

Clock-opt optimization Phase 46 Iter  1         0.00        0.00      0.00        44     375712.53  36754259968.00       37680              0.79      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 46 Iter  2         0.00        0.00      0.00        44     375712.53  36754259968.00       37680              0.79      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)




Clock-opt route preserve complete         CPU:  7496 s (  2.08 hr )  ELAPSE:  2862 s (  0.80 hr )  MEM-PEAK:  3932 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-05-17 16:53:24 / Session:  00:47:42 / Command:  00:18:13 / CPU:  00:52:33 / Memory: 3932 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00        44     375718.12  36798005248.00       37680              0.80      3932
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 43990 total shapes.
Layer M2: cached 482 shapes out of 106696 total shapes.
Cached 17597 vias out of 402291 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 262 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39617        Yes DEFAULT_VA
      105360         2359        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (14 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (26 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  41976
number of references:               262
number of site rows:                385
number of locations attempted:   996770
number of locations failed:      286695  (28.8%)

Legality of references at locations:
217 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2588      53641     24242 ( 45.2%)      39378     21582 ( 54.8%)  MUX41X1_RVT
  2250      36044     18196 ( 50.5%)      24928     12342 ( 49.5%)  SDFFARX1_HVT
  2581      42286     12697 ( 30.0%)      24178      8595 ( 35.5%)  FADDX1_RVT
  3111      53564     10822 ( 20.2%)      32682      8914 ( 27.3%)  AO22X1_RVT
  2811      47943      9765 ( 20.4%)      29211      7874 ( 27.0%)  AO22X1_HVT
  1158      18558      9761 ( 52.6%)      12639      6152 ( 48.7%)  SDFFNARX1_HVT
  1776      27659      3663 ( 13.2%)      15616      2599 ( 16.6%)  INVX0_HVT
  1161      19040      3356 ( 17.6%)      10760      2604 ( 24.2%)  OR2X1_HVT
   825      14095      3143 ( 22.3%)       8298      2553 ( 30.8%)  NOR2X1_RVT
   485       6998      3568 ( 51.0%)       4958      2103 ( 42.4%)  SDFFX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        21 ( 87.5%)         24        21 ( 87.5%)  AOI221X1_LVT
     1         16        11 ( 68.8%)         16        14 ( 87.5%)  AND4X4_HVT
     6        192       134 ( 69.8%)        176       125 ( 71.0%)  MUX41X2_RVT
     2         40        24 ( 60.0%)         24        16 ( 66.7%)  NAND2X2_RVT
     1         16         9 ( 56.2%)         16        10 ( 62.5%)  NAND3X2_RVT
     1         32        17 ( 53.1%)         24        16 ( 66.7%)  OA221X2_RVT
    14        256       133 ( 52.0%)        176       105 ( 59.7%)  SDFFASX1_RVT
     7        112        60 ( 53.6%)         80        45 ( 56.2%)  DFFX1_RVT
     3         48        20 ( 41.7%)         24        19 ( 79.2%)  NOR3X2_HVT
     3         56        26 ( 46.4%)         40        26 ( 65.0%)  OAI222X2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37855 (565461 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.058 um ( 0.03 row height)
rms weighted cell displacement:   0.058 um ( 0.03 row height)
max cell displacement:            3.496 um ( 2.09 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               90
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U9449 (NAND2X0_RVT)
  Input location: (470.712,10)
  Legal location: (474.208,10)
  Displacement:   3.496 um ( 2.09 row height)
Cell: I_PCI_TOP/U9448 (INVX1_RVT)
  Input location: (471.624,10)
  Legal location: (475.12,10)
  Displacement:   3.496 um ( 2.09 row height)
Cell: I_PCI_TOP/ctmTdsLR_1_3335 (OR4X1_RVT)
  Input location: (463.416,11.672)
  Legal location: (466.608,11.672)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_CLOCKING/U6 (NBUFFX8_HVT)
  Input location: (461.136,11.672)
  Legal location: (464.328,11.672)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_PCI_TOP/ctmTdsLR_1_3125 (INVX0_HVT)
  Input location: (467.064,11.672)
  Legal location: (469.648,11.672)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_PCI_TOP/U9442 (NAND2X0_RVT)
  Input location: (466.152,11.672)
  Legal location: (468.736,11.672)
  Displacement:   2.584 um ( 1.55 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_7028 (NBUFFX2_HVT)
  Input location: (567.84,13.344)
  Legal location: (570.272,13.344)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1371 (NBUFFX2_HVT)
  Input location: (475.424,11.672)
  Legal location: (477.096,10)
  Displacement:   2.365 um ( 1.41 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U1375 (NBUFFX2_HVT)
  Input location: (478.16,11.672)
  Legal location: (479.528,10)
  Displacement:   2.160 um ( 1.29 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_ (SDFFNARX1_HVT)
  Input location: (556.44,15.016)
  Legal location: (554.312,15.016)
  Displacement:   2.128 um ( 1.27 row height)

Legalization succeeded.
Total Legalizer CPU: 31.803
Total Legalizer Wall Time: 30.192
----------------------------------------------------------------

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt legalization complete           CPU:  7531 s (  2.09 hr )  ELAPSE:  2895 s (  0.80 hr )  MEM-PEAK:  3932 MB
rtapi Thread-server 1: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 1: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 3: Dtor 

No. startProblems      =   361 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 11246 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:05 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Read DB] Stage (MB): Used  106  Alloctr  108  Proc  -32 
[End of Read DB] Total (MB): Used  114  Alloctr  117  Proc 11214 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  122  Alloctr  125  Proc 11214 
Net statistics:
Total number of nets     = 40652
Number of nets to route  = 40534
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
40559 nets are fully connected,
 of which 99 are detail routed and 40366 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 241, Total Half Perimeter Wire Length (HPWL) 8716 microns
HPWL   0 ~   50 microns: Net Count      190	Total HPWL         3012 microns
HPWL  50 ~  100 microns: Net Count       31	Total HPWL         2180 microns
HPWL 100 ~  200 microns: Net Count       15	Total HPWL         2058 microns
HPWL 200 ~  300 microns: Net Count        4	Total HPWL          980 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        1	Total HPWL          486 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Build All Nets] Total (MB): Used  150  Alloctr  152  Proc 11214 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.15	 on layer (1)	 M1
Average gCell capacity  5.91	 on layer (2)	 M2
Average gCell capacity  3.38	 on layer (3)	 M3
Average gCell capacity  3.42	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.67	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.96	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.48	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.74	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.37	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2441880
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion Map] Stage (MB): Used   30  Alloctr   31  Proc    0 
[End of Build Congestion Map] Total (MB): Used  180  Alloctr  183  Proc 11214 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Add Nets Demand] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Add Nets Demand] Total (MB): Used  183  Alloctr  186  Proc 11214 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Build Data] Total (MB): Used  183  Alloctr  186  Proc 11214 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  359  Alloctr  362  Proc 11214 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  360  Alloctr  364  Proc 11214 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   273 Max = 4 GRCs =   218 (0.04%)
Initial. H routing: Dmd-Cap  =   266 Max = 4 (GRCs =  1) GRCs =   211 (0.09%)
Initial. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
Initial. Both Dirs: Overflow =  1527 Max = 5 GRCs =  1305 (0.27%)
Initial. H routing: Overflow =   659 Max = 5 (GRCs =  2) GRCs =   502 (0.21%)
Initial. V routing: Overflow =   868 Max = 4 (GRCs =  6) GRCs =   803 (0.33%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M2         Overflow =   868 Max = 4 (GRCs =  6) GRCs =   803 (0.33%)
Initial. M3         Overflow =   655 Max = 5 (GRCs =  2) GRCs =   494 (0.20%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1004547.81
Initial. Layer M1 wire length = 121.46
Initial. Layer M2 wire length = 275547.46
Initial. Layer M3 wire length = 333217.11
Initial. Layer M4 wire length = 175925.97
Initial. Layer M5 wire length = 146802.14
Initial. Layer M6 wire length = 63081.89
Initial. Layer M7 wire length = 9851.78
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 337900
Initial. Via VIA12SQ_C count = 150341
Initial. Via VIA23SQ_C count = 137690
Initial. Via VIA34SQ_C count = 34087
Initial. Via VIA45SQ_C count = 12214
Initial. Via VIA56SQ_C count = 2892
Initial. Via VIA67SQ_C count = 676
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 16:54:11 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  362  Alloctr  366  Proc 11214 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   262 Max = 4 GRCs =   207 (0.04%)
phase1. H routing: Dmd-Cap  =   255 Max = 4 (GRCs =  1) GRCs =   200 (0.08%)
phase1. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase1. Both Dirs: Overflow =  1504 Max = 5 GRCs =  1283 (0.26%)
phase1. H routing: Overflow =   642 Max = 5 (GRCs =  2) GRCs =   488 (0.20%)
phase1. V routing: Overflow =   862 Max = 4 (GRCs =  7) GRCs =   795 (0.33%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
phase1. M2         Overflow =   862 Max = 4 (GRCs =  7) GRCs =   795 (0.33%)
phase1. M3         Overflow =   636 Max = 5 (GRCs =  2) GRCs =   478 (0.20%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1004300.07
phase1. Layer M1 wire length = 121.46
phase1. Layer M2 wire length = 275282.73
phase1. Layer M3 wire length = 333081.20
phase1. Layer M4 wire length = 175904.60
phase1. Layer M5 wire length = 146795.72
phase1. Layer M6 wire length = 63122.97
phase1. Layer M7 wire length = 9991.39
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 337710
phase1. Via VIA12SQ_C count = 150340
phase1. Via VIA23SQ_C count = 137638
phase1. Via VIA34SQ_C count = 33995
phase1. Via VIA45SQ_C count = 12165
phase1. Via VIA56SQ_C count = 2892
phase1. Via VIA67SQ_C count = 680
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 17 16:54:14 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:03
[rtAllParts] Elapsed real time: 0:00:04 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:04 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase2 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase2 Routing] Total (MB): Used  364  Alloctr  367  Proc 11214 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =   266 Max = 4 GRCs =   208 (0.04%)
phase2. H routing: Dmd-Cap  =   259 Max = 4 (GRCs =  2) GRCs =   201 (0.08%)
phase2. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase2. Both Dirs: Overflow =  1495 Max = 5 GRCs =  1278 (0.26%)
phase2. H routing: Overflow =   630 Max = 5 (GRCs =  2) GRCs =   477 (0.20%)
phase2. V routing: Overflow =   865 Max = 4 (GRCs =  6) GRCs =   801 (0.33%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase2. M2         Overflow =   865 Max = 4 (GRCs =  6) GRCs =   801 (0.33%)
phase2. M3         Overflow =   626 Max = 5 (GRCs =  2) GRCs =   469 (0.19%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1004406.62
phase2. Layer M1 wire length = 121.46
phase2. Layer M2 wire length = 275405.02
phase2. Layer M3 wire length = 333044.37
phase2. Layer M4 wire length = 176040.90
phase2. Layer M5 wire length = 146782.56
phase2. Layer M6 wire length = 62959.10
phase2. Layer M7 wire length = 10053.22
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 337809
phase2. Via VIA12SQ_C count = 150343
phase2. Via VIA23SQ_C count = 137656
phase2. Via VIA34SQ_C count = 34022
phase2. Via VIA45SQ_C count = 12210
phase2. Via VIA56SQ_C count = 2894
phase2. Via VIA67SQ_C count = 684
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Fri May 17 16:54:19 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:02 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  364  Alloctr  368  Proc 11214 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =   263 Max = 4 GRCs =   208 (0.04%)
phase3. H routing: Dmd-Cap  =   256 Max = 4 (GRCs =  1) GRCs =   201 (0.08%)
phase3. V routing: Dmd-Cap  =     7 Max = 3 (GRCs =  1) GRCs =     7 (0.00%)
phase3. Both Dirs: Overflow =  1496 Max = 5 GRCs =  1278 (0.26%)
phase3. H routing: Overflow =   632 Max = 5 (GRCs =  2) GRCs =   479 (0.20%)
phase3. V routing: Overflow =   864 Max = 4 (GRCs =  6) GRCs =   799 (0.33%)
phase3. M1         Overflow =     3 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase3. M2         Overflow =   864 Max = 4 (GRCs =  6) GRCs =   799 (0.33%)
phase3. M3         Overflow =   627 Max = 5 (GRCs =  2) GRCs =   470 (0.19%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1004557.84
phase3. Layer M1 wire length = 121.46
phase3. Layer M2 wire length = 275441.34
phase3. Layer M3 wire length = 332960.78
phase3. Layer M4 wire length = 175960.55
phase3. Layer M5 wire length = 146834.10
phase3. Layer M6 wire length = 63163.78
phase3. Layer M7 wire length = 10075.82
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 337886
phase3. Via VIA12SQ_C count = 150342
phase3. Via VIA23SQ_C count = 137661
phase3. Via VIA34SQ_C count = 34081
phase3. Via VIA45SQ_C count = 12218
phase3. Via VIA56SQ_C count = 2900
phase3. Via VIA67SQ_C count = 684
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:17 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:38
[End of Whole Chip Routing] Stage (MB): Used  249  Alloctr  251  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  364  Alloctr  368  Proc 11214 

Congestion utilization per direction:
Average vertical track utilization   = 15.14 %
Peak    vertical track utilization   = 142.86 %
Average horizontal track utilization = 16.48 %
Peak    horizontal track utilization = 233.33 %

[End of Global Routing] Elapsed real time: 0:00:17 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[End of Global Routing] Stage (MB): Used  220  Alloctr  221  Proc    0 
[End of Global Routing] Total (MB): Used  335  Alloctr  338  Proc 11214 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:11 
[End of dbOut] Elapsed cpu  time: sys=0:00:01 usr=0:00:11 total=0:00:12
[End of dbOut] Stage (MB): Used -118  Alloctr -121  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 11214 

Clock-opt Incremental Global-routing complete  CPU:  7599 s (  2.11 hr )  ELAPSE:  2932 s (  0.81 hr )  MEM-PEAK:  3932 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421606200  6.578038175911  2.479639288393  7.744187740401  0.485050018374  3.179565267324  5.567217954587  2.894454387461  6.565921217863  9.017930105874  7327.404321533986  3.466018200972  8.126693285274  4.208586223831  8.115007007969
9.225026081572  4.623950006002  2.370221268802  7.184020219314  2.429406679195  8.752789408199  3.180721294414  6.578793624787  6.358918131653  1.135107196096  7669.807829470014  8.470358018310  0.067195375020  6.053320866345  8.842691521220
1.167950773293  8.473967728198  3.056717082102  7.977151603284  5.095897059611  1.512371470128  7.396892720513  5.512169227835  1.398268137716  5.190991833443  0333.900311960973  1.659284013703  5.367611981999  9.761910248734  7.087165110639
3.266767940763  3.326983284683  8.630187933746  7.928326407234  3.539122627003  7.326705045049  4.780240392817  3.631610785254  4.054411169318  6.110139771858  3581.818990065306  3.599958745407  0.785337025367  8.475161741826  3.540304692637
7.260982363939  4.062614217180  4.638167629514  9.918749002249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748607982210  1884.817162375620  4.109225167189  2.119749933806  5.048025134594  7.245294540933
6.848439497194  9.711154966381  6.014924409543  0.010407769190  9.534590768921  9.704170951209  1.590006744354  6.609230342681  4.269005520524  0.719320822482  8203.787387935048  7.007032316827  1.604941071734  3.371018999395  6.270231636178
5.277268389467  7.263765211699  6.953270745299  4.665626230909  7.940979555807  2.613699311313  9.776351007217  0.962525975159  4.741769048671  2.220931410170  7971.143751315196  6.653445916673  8.337906793832  9.243769062169  1.831190521424
2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354575634  5.120128083412  7.751816953000  9097.896570803135  3.345825473925  8.167148877371  8.848640631125  4.829762410550
3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242669387  7.015511931084  9.723009482026  6078.066464701791  9.641826109612  7.816723714183  3.553918456509  4.379410936029
1.367026425442  0.202092084632  9.784714951160  4.674577440473  1.712747214219  8.159207400444  3.314146371380  4.135249343613  3.099101928382  4.527987161031  3548.246966895623  4.009073282884  3.633750763367  4.031299147093  6.415569127411
3.361564766056  2.469766505341  5.659210874914  1.896473923894  4.014638324531  6.104193421605  1.556578038173  7.302479139287  2.777744129735  4.010484350000  7855.771053233784  5.594822769102  2.897126187461  6.565181517863  9.017349605874
3.104670800045  9.863439509963  6.078123964197  2.744208441123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142423406669  3802.755263964661  3.117355365289  6.571467024787  6.358179612219  1.135515596096
3.734141094382  0.148443881496  0.450064440487  0.206053269766  3.458842298513  2.201167496154  9.678472167786  2.243056717040  2.387977150003  2.845099897059  9054.234459270128  7.323424891388  5.515833627835  1.398429618372  5.190309233443
6.408244586872  9.731622717491  4.385364966093  9.999761859148  7.347087763210  6.393266767907  8.063326983131  4.288630287880  5.817928323035  2.343533622627  3970.433314245049  4.717897182432  3.634391185254  4.054684921006  6.110539371858
9.655457074777  3.063562487992  8.820782685837  3.678475013341  8.263540902792  6.377260982365  2.834062614253  8.674638267665  2.919918747430  2.495055865679  9564.619366261856  2.648538134235  3.611825431210  7.158331436577  6.748016082210
7.958456246087  6.204172738823  9.392116086845  8.065048968234  5.947245890240  9.336848439499  4.489711154902  0.686014024445  2.200010405197  1.909538090768  2152.811789151209  1.527653534979  6.602918042681  4.269279488346  0.719738422482
4.446379455189  0.487070598177  8.271601231832  7.343373451099  3.956270837336  1.785277268389  4.677263765211  6.996965370745  2.994665500451  9.097962479555  1915.737581311313  9.703908897832  0.965203675159  4.741933906493  2.220349010170
3.104351357569  1.966626901228  3.088334296454  8.329245102162  1.691831796121  4.242252773111  5.678210408235  1.914174903561  6.128669264441  1.956940926031  6191.608342248025  5.163960383110  2.138032275634  5.120392941234  7.751224553000
5.220004176057  1.353318381785  6.508164438538  3.718840083731  1.254829368010  5.503386714941  2.422542123053  1.661002176272  7.011233965292  7.845278574711  3831.609039436404  2.354293559319  3.496920369387  7.015785899899  9.723417982026
2.507546852920  7.919614210941  9.627813033167  1.833553251556  5.094379098520  0.291367027806  4.590202592084  6.499780414951  1.774674921067  4.731724447214  5031.273199400444  3.341793161905  4.138927043613  3.099375886197  4.527394961031
9.028279247814  6.234072591202  2.693630086616  3.674031537847  0.936415157611  4.113361565147  9.442469266505  2.395655910874  8.021896827540  8.944026338324  8259.228085421605  1.583125828798  7.305157839287  2.777918087540  4.010897950000
3.533179567452  7.845567210589  5.872894454030  4.616565421217  8.639017937199  8.743104671281  9.339863939509  8.516074823964  0.852744652068  1.238320815604  2912.713117026083  2.491270740689  1.385058421226  9.387358929619  3.142831306669
0.968752781583  6.613180729029  4.146578793977  7.876358418112  2.191135103280  0.963734142475  2.700148943881  3.840456764440  3.750206407886  7.663460542299  9154.067281750775  9.605020085801  2.246733517040  2.387141650003  2.845407797059
6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487341287763  5047.915325367907  8.090984829906  4.281320387880  5.817194223007  2.343941022627
0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418266440902  0867.999329582365  2.861621917378  8.677328367665  2.919184647402  2.495463265679
6.621502757061  8.562611981344  6.103618147231  2.107158167536  5.776748604182  2.107958456246  9.756204172738  7.119392116086  7.338065048868  2.345940145890  5340.958907039499  4.416370457027  0.689704124445  2.200286305169  1.909946490768
9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993959170837  6202.307336868389  4.604822068336  6.999643470745  2.994831526230  9.097352879555
8.072613699311  3.139776351007  2.170962525475  1.594741769006  4.932220937110  1.703104351358  1.151966626958  2.673088334243  4.938329243502  1.621695131796  4147.382734173111  5.605881266985  1.917852003561  6.128835280220  1.956330326031
3.258584452993  0.255136317285  5.952135358767  6.345120728041  2.347751812228  0.005220004019  6.031353818338  7.246508164485  5.773718848483  7.311264029368  3018.127657914941  2.459090416703  1.664757276272  7.011487381071  7.845668574711
0.998585149181  4.042327640451  7.943493246851  3.877015111999  8.999723005657  0.262507546792  3.017919114214  1.169627813033  4.141833553751  5.565004779098  2272.843657426425  4.527756495109  6.492449014951  1.774826977340  4.731124247214
2.198159209155  4.443314140031  3.804135243503  6.133099701986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470946815157  3058.405709564766  9.479919371120  2.398312510874  8.021048873823  8.944424138324
5.316104195176  6.051556572798  1.737302473399  2.872777344187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178649417937  8832.035542670800  9.366313044124  8.519731423964  0.852996608341  1.238728615604
9.079699227771  0.832464627610  0.641382374981  2.269387784029  6.193142429406  6.690968752789  9.646613180723  2.944146578793  2.247876358918  1.122190335103  9533.833312141094  2.737698058406  3.843113364440  3.750458453169  7.663868342299
6.212201169605  7.759678477627  7.862243050477  0.402387577150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183729690997  6907.306086244586  7.636297680467  3.897041364966  9.819144261759  1.487757187763
2.106393268412  9.078063320643  1.314288634847  8.805817528323  0.072343530442  6.270037329023  0.450494480240  3.928173631613  9.852544054410  0.210060610127  7381.459233457074  6.680529520137  8.801586782685  7.253823975913  3.418673640902
7.926377262637  3.652834066374  2.538674632827  6.652919518747  4.022495051342  6.796621502808  0.618562911981  3.446103618147  2.312107158167  5.365770248604  4495.077536456246  9.783760928988  7.112058416086  7.338210848868  2.345357345890
2.409336840184  4.994489715814  9.020686018684  4.452200610405  1.691909534590  7.689219704170  9.512091590006  7.443546609230  8.426814269005  5.883464219326  8899.249332179456  7.387943826795  1.161937901288  8.717598171851  0.993366370837
3.361785279088  3.894677274285  2.116996964426  7.452995065626  2.309097940197  5.558072613068  3.113139176351  0.072170762525  4.751594753998  0.064937520937  4776.128090151358  1.188422472108  2.676744634243  4.938574043502  1.621001931796
1.214242254593  1.115678221928  2.351914173059  5.616129069380  2.201956928644  0.313258584829  2.480255536313  5.935952935354  0.756345132357  0.412342051812  9105.420116804177  6.068819164588  7.249264464485  5.773963648483  7.311664929368
0.105503386714  9.412422542123  0.531661090076  2.727011233081  0.717845256292  7.110998585516  4.364042727646  7.697943193242  1.693877027710  9.998993223005  3495.687493346850  3.044476979839  1.162383113033  4.141088353751  5.565404479098
9.360291367026  4.254590202092  0.846499784714  9.511774674577  3.404731712965  2.142198159676  4.004443714146  3.713804835249  8.436133001300  9.861978027982  3285.734914079245  2.983791337110  4.775359930086  9.633829831037  8.470346515157
0.274113361564  7.669442469766  5.052395659210  8.748021896473  8.238944014856  3.245316104562  4.216051956578  0.381737502479  6.392872777819  1.875408310485  3175.428429979565  8.364316710339  7.548530894454  3.874863065921  2.178049117937
5.058743104670  8.009339863439  5.098516078123  9.640852744208  3.411238318333  6.049079699694  0.260832864623  9.500641582370  2.212269387259  0.296197442429  7631.015854552789  9.673184333848  2.947804578793  2.247023858918  1.122501235103
6.960963734141  0.942700148443  8.813840450064  4.403750206053  1.697663458866  2.996212201181  9.507759778473  9.677862443056  7.170402387042  1.500036145095  1545.911007312371  4.738758108392  7.208893512169  8.278508898268  1.183135290997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314488630  1.878805817093  3.230076343539  4895.070551126705  0.487965592740  3.921831631613  9.852791554410  0.210476210127
4.718589655457  0.746653063562  4.878808820782  6.857253678475  9.133418263540  9.027926377260  9.823652834062  6.142538874638  1.676652919083  7.474026795051  6225.596145302757  0.645033423481  3.449861618147  2.312354658167  5.365186848604
1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.549020886014  9.244452200185  4.051695209534  8576.489733504170  9.549562302506  7.446204609230  8.426061769005  5.883870819326
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40633 nets, 40454 global routed, 176 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'ORCA_TOP'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40630, routed nets = 40630, across physical hierarchy nets = 0, parasitics cached nets = 40630, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 800. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0001     0.0001      1        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0002     0.0002      1
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0000     0.0000      0        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.0002     0.0002      1
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0001     0.0001   0.0001      1        -          -      -        3     0.0498       42  179411328
    2   *        -          -        -      -   0.0002     0.0002      1        0     0.0000       11 36798005248
    3   *   0.0000     0.0000   0.0000      0        -          -      -        3     0.0498       42  162303792
    4   *        -          -        -      -   0.0002     0.0002      1        0     0.0000       11 36617797632
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0001     0.0001   0.0001      1   0.0002     0.0002      1        3     0.0498       45 36798005248    375718.12      37680       2575       4101
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0001     0.0001   0.0001      1   0.0002     0.0002      1        3       45 36798005248    375718.12      37680

Clock-opt command complete                CPU:  7693 s (  2.14 hr )  ELAPSE:  2956 s (  0.82 hr )  MEM-PEAK:  3932 MB
Clock-opt command statistics  CPU=3313 sec (0.92 hr) ELAPSED=1177 sec (0.33 hr) MEM-PEAK=3.840 GB
TEST: runCore final-init
TEST: runCore final-end
Note - message 'POW-051' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-001' limit (10) exceeded. Remainder will be suppressed.
Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 14 ****
[Non-Incremental Power-Update] SCENE[test_worst_late] PROP[late] InstanceSize[42016]
[Non-Incremental Power-Update] SCENE[test_best_late] PROP[late] InstanceSize[42016]
[Non-Incremental Power-Update] SCENE[func_best_late] PROP[late] InstanceSize[42016]
[Non-Incremental Power-Update] SCENE[func_worst_late] PROP[late] InstanceSize[42016]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2024-05-17 16:55:36 / Session:  00:49:54 / Command:  00:20:25 / CPU:  00:57:41 / Memory: 3932 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: V-2023.12
Date   : Fri May 17 16:55:43 2024
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  39653/39653
Power net VDDH                 2363/2363
Ground net VSS                 42016/42016
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-05-17 16:55:43 / Session:  00:50:01 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 3932 MB (FLW-8100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 4 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: TA init] Stage (MB): Used   37  Alloctr   36  Proc    0 
[Track Assign: TA init] Total (MB): Used  145  Alloctr  147  Proc 11214 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 156549 of 458231


[Track Assign: Iteration 0] Elapsed real time: 0:00:15 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:08 usr=0:00:42 total=0:00:51
[Track Assign: Iteration 0] Stage (MB): Used   39  Alloctr   44  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  147  Alloctr  154  Proc 11214 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:32 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:17 usr=0:01:32 total=0:01:49
[Track Assign: Iteration 1] Stage (MB): Used   40  Alloctr   44  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  148  Alloctr  155  Proc 11214 

Number of wires with overlap after iteration 1 = 81426 of 375320


Wire length and via report:
---------------------------
Number of M1 wires: 27870 		  : 0
Number of M2 wires: 184424 		 VIA12SQ_C: 158975
Number of M3 wires: 123860 		 VIA23SQ_C: 179444
Number of M4 wires: 28009 		 VIA34SQ_C: 41955
Number of M5 wires: 8867 		 VIA45SQ_C: 13130
Number of M6 wires: 1941 		 VIA56SQ_C: 3066
Number of M7 wires: 349 		 VIA67SQ_C: 692
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 375320 		 vias: 397262

Total M1 wire length: 11520.9
Total M2 wire length: 288674.1
Total M3 wire length: 345455.0
Total M4 wire length: 180650.0
Total M5 wire length: 146976.2
Total M6 wire length: 63735.7
Total M7 wire length: 10201.6
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1047213.4

Longest M1 wire length: 3.6
Longest M2 wire length: 241.7
Longest M3 wire length: 328.2
Longest M4 wire length: 330.8
Longest M5 wire length: 456.3
Longest M6 wire length: 320.4
Longest M7 wire length: 263.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:35 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:17 usr=0:01:40 total=0:01:58
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc    0 
[Track Assign: Done] Total (MB): Used  113  Alloctr  117  Proc 11214 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   44  Alloctr   44  Proc    0 
[Dr init] Total (MB): Used  157  Alloctr  161  Proc 11214 
Total number of nets = 40652, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	228/2480 Partitions, Violations =	0
Routed	229/2480 Partitions, Violations =	3
Routed	230/2480 Partitions, Violations =	8
Routed	231/2480 Partitions, Violations =	8
Routed	232/2480 Partitions, Violations =	14
Routed	233/2480 Partitions, Violations =	31
Routed	234/2480 Partitions, Violations =	37
Routed	235/2480 Partitions, Violations =	63
Routed	236/2480 Partitions, Violations =	72
Routed	237/2480 Partitions, Violations =	87
Routed	238/2480 Partitions, Violations =	106
Routed	239/2480 Partitions, Violations =	144
Routed	240/2480 Partitions, Violations =	144
Routed	241/2480 Partitions, Violations =	149
Routed	242/2480 Partitions, Violations =	175
Routed	243/2480 Partitions, Violations =	222
Routed	244/2480 Partitions, Violations =	225
Routed	245/2480 Partitions, Violations =	231
Routed	246/2480 Partitions, Violations =	240
Routed	247/2480 Partitions, Violations =	252
Routed	248/2480 Partitions, Violations =	269
Routed	252/2480 Partitions, Violations =	333
Routed	264/2480 Partitions, Violations =	401
Routed	276/2480 Partitions, Violations =	483
Routed	288/2480 Partitions, Violations =	529
Routed	300/2480 Partitions, Violations =	581
Routed	312/2480 Partitions, Violations =	774
Routed	324/2480 Partitions, Violations =	882
Routed	336/2480 Partitions, Violations =	958
Routed	348/2480 Partitions, Violations =	998
Routed	360/2480 Partitions, Violations =	1075
Routed	372/2480 Partitions, Violations =	1228
Routed	384/2480 Partitions, Violations =	1219
Routed	396/2480 Partitions, Violations =	1276
Routed	408/2480 Partitions, Violations =	1368
Routed	420/2480 Partitions, Violations =	1380
Routed	432/2480 Partitions, Violations =	1395
Routed	444/2480 Partitions, Violations =	1390
Routed	456/2480 Partitions, Violations =	1384
Routed	468/2480 Partitions, Violations =	1391
Routed	480/2480 Partitions, Violations =	1412
Routed	492/2480 Partitions, Violations =	1395
Routed	504/2480 Partitions, Violations =	1432
Routed	516/2480 Partitions, Violations =	1439
Routed	528/2480 Partitions, Violations =	1465
Routed	540/2480 Partitions, Violations =	1449
Routed	552/2480 Partitions, Violations =	1473
Routed	564/2480 Partitions, Violations =	1487
Routed	576/2480 Partitions, Violations =	1496
Routed	588/2480 Partitions, Violations =	1517
Routed	600/2480 Partitions, Violations =	1448
Routed	612/2480 Partitions, Violations =	1464
Routed	624/2480 Partitions, Violations =	1429
Routed	636/2480 Partitions, Violations =	1444
Routed	648/2480 Partitions, Violations =	1460
Routed	660/2480 Partitions, Violations =	1451
Routed	672/2480 Partitions, Violations =	1460
Routed	684/2480 Partitions, Violations =	1433
Routed	696/2480 Partitions, Violations =	1448
Routed	708/2480 Partitions, Violations =	1462
Routed	720/2480 Partitions, Violations =	1482
Routed	732/2480 Partitions, Violations =	1506
Routed	744/2480 Partitions, Violations =	1530
Routed	756/2480 Partitions, Violations =	1575
Routed	768/2480 Partitions, Violations =	1546
Routed	780/2480 Partitions, Violations =	1573
Routed	792/2480 Partitions, Violations =	1594
Routed	804/2480 Partitions, Violations =	1581
Routed	816/2480 Partitions, Violations =	1604
Routed	828/2480 Partitions, Violations =	1608
Routed	840/2480 Partitions, Violations =	1620
Routed	852/2480 Partitions, Violations =	1624
Routed	864/2480 Partitions, Violations =	1635
Routed	876/2480 Partitions, Violations =	1668
Routed	888/2480 Partitions, Violations =	1673
Routed	900/2480 Partitions, Violations =	1784
Routed	912/2480 Partitions, Violations =	1925
Routed	924/2480 Partitions, Violations =	2012
Routed	936/2480 Partitions, Violations =	2080
Routed	948/2480 Partitions, Violations =	2093
Routed	960/2480 Partitions, Violations =	2082
Routed	972/2480 Partitions, Violations =	2211
Routed	984/2480 Partitions, Violations =	2266
Routed	996/2480 Partitions, Violations =	2265
Routed	1008/2480 Partitions, Violations =	2275
Routed	1020/2480 Partitions, Violations =	2257
Routed	1032/2480 Partitions, Violations =	2260
Routed	1044/2480 Partitions, Violations =	2307
Routed	1056/2480 Partitions, Violations =	2288
Routed	1068/2480 Partitions, Violations =	2271
Routed	1080/2480 Partitions, Violations =	2268
Routed	1092/2480 Partitions, Violations =	2322
Routed	1104/2480 Partitions, Violations =	2331
Routed	1116/2480 Partitions, Violations =	2331
Routed	1128/2480 Partitions, Violations =	2384
Routed	1140/2480 Partitions, Violations =	2384
Routed	1152/2480 Partitions, Violations =	2372
Routed	1164/2480 Partitions, Violations =	2378
Routed	1176/2480 Partitions, Violations =	2381
Routed	1188/2480 Partitions, Violations =	2410
Routed	1200/2480 Partitions, Violations =	2399
Routed	1212/2480 Partitions, Violations =	2396
Routed	1224/2480 Partitions, Violations =	2412
Routed	1236/2480 Partitions, Violations =	2428
Routed	1248/2480 Partitions, Violations =	2407
Routed	1260/2480 Partitions, Violations =	2468
Routed	1272/2480 Partitions, Violations =	2453
Routed	1284/2480 Partitions, Violations =	2447
Routed	1296/2480 Partitions, Violations =	2451
Routed	1308/2480 Partitions, Violations =	2466
Routed	1320/2480 Partitions, Violations =	2464
Routed	1332/2480 Partitions, Violations =	2476
Routed	1344/2480 Partitions, Violations =	2446
Routed	1356/2480 Partitions, Violations =	2433
Routed	1368/2480 Partitions, Violations =	2445
Routed	1380/2480 Partitions, Violations =	2448
Routed	1392/2480 Partitions, Violations =	2489
Routed	1404/2480 Partitions, Violations =	2471
Routed	1416/2480 Partitions, Violations =	2471
Routed	1428/2480 Partitions, Violations =	2445
Routed	1440/2480 Partitions, Violations =	2445
Routed	1452/2480 Partitions, Violations =	2456
Routed	1464/2480 Partitions, Violations =	2466
Routed	1476/2480 Partitions, Violations =	2482
Routed	1488/2480 Partitions, Violations =	2426
Routed	1500/2480 Partitions, Violations =	2420
Routed	1512/2480 Partitions, Violations =	2416
Routed	1524/2480 Partitions, Violations =	2380
Routed	1536/2480 Partitions, Violations =	2326
Routed	1548/2480 Partitions, Violations =	2366
Routed	1560/2480 Partitions, Violations =	2314
Routed	1572/2480 Partitions, Violations =	2298
Routed	1584/2480 Partitions, Violations =	2307
Routed	1596/2480 Partitions, Violations =	2395
Routed	1608/2480 Partitions, Violations =	2384
Routed	1620/2480 Partitions, Violations =	2420
Routed	1632/2480 Partitions, Violations =	2403
Routed	1644/2480 Partitions, Violations =	2414
Routed	1656/2480 Partitions, Violations =	2442
Routed	1668/2480 Partitions, Violations =	2459
Routed	1680/2480 Partitions, Violations =	2411
Routed	1692/2480 Partitions, Violations =	2426
Routed	1704/2480 Partitions, Violations =	2415
Routed	1716/2480 Partitions, Violations =	2383
Routed	1728/2480 Partitions, Violations =	2380
Routed	1740/2480 Partitions, Violations =	2416
Routed	1752/2480 Partitions, Violations =	2376
Routed	1764/2480 Partitions, Violations =	2436
Routed	1776/2480 Partitions, Violations =	2433
Routed	1788/2480 Partitions, Violations =	2432
Routed	1800/2480 Partitions, Violations =	2426
Routed	1812/2480 Partitions, Violations =	2454
Routed	1824/2480 Partitions, Violations =	2451
Routed	1836/2480 Partitions, Violations =	2402
Routed	1848/2480 Partitions, Violations =	2387
Routed	1860/2480 Partitions, Violations =	2382
Routed	1872/2480 Partitions, Violations =	2402
Routed	1884/2480 Partitions, Violations =	2400
Routed	1896/2480 Partitions, Violations =	2393
Routed	1908/2480 Partitions, Violations =	2394
Routed	1920/2480 Partitions, Violations =	2425
Routed	1932/2480 Partitions, Violations =	2341
Routed	1944/2480 Partitions, Violations =	2289
Routed	1956/2480 Partitions, Violations =	2287
Routed	1968/2480 Partitions, Violations =	2265
Routed	1980/2480 Partitions, Violations =	2249
Routed	1992/2480 Partitions, Violations =	2152
Routed	2004/2480 Partitions, Violations =	2110
Routed	2016/2480 Partitions, Violations =	2097
Routed	2028/2480 Partitions, Violations =	2056
Routed	2040/2480 Partitions, Violations =	2043
Routed	2052/2480 Partitions, Violations =	1930
Routed	2064/2480 Partitions, Violations =	1844
Routed	2076/2480 Partitions, Violations =	1796
Routed	2088/2480 Partitions, Violations =	1701
Routed	2100/2480 Partitions, Violations =	1670
Routed	2112/2480 Partitions, Violations =	1653
Routed	2124/2480 Partitions, Violations =	1654
Routed	2136/2480 Partitions, Violations =	1586
Routed	2148/2480 Partitions, Violations =	1562
Routed	2160/2480 Partitions, Violations =	1568
Routed	2172/2480 Partitions, Violations =	1549
Routed	2184/2480 Partitions, Violations =	1564
Routed	2196/2480 Partitions, Violations =	1458
Routed	2208/2480 Partitions, Violations =	1404
Routed	2220/2480 Partitions, Violations =	1396
Routed	2232/2480 Partitions, Violations =	1374
Routed	2244/2480 Partitions, Violations =	1350
Routed	2256/2480 Partitions, Violations =	1310
Routed	2268/2480 Partitions, Violations =	1325
Routed	2280/2480 Partitions, Violations =	1266
Routed	2292/2480 Partitions, Violations =	1243
Routed	2304/2480 Partitions, Violations =	1113
Routed	2316/2480 Partitions, Violations =	1062
Routed	2328/2480 Partitions, Violations =	1056
Routed	2340/2480 Partitions, Violations =	972
Routed	2352/2480 Partitions, Violations =	913
Routed	2364/2480 Partitions, Violations =	870
Routed	2376/2480 Partitions, Violations =	829
Routed	2388/2480 Partitions, Violations =	745
Routed	2400/2480 Partitions, Violations =	759
Routed	2412/2480 Partitions, Violations =	655
Routed	2424/2480 Partitions, Violations =	653
Routed	2436/2480 Partitions, Violations =	584
Routed	2448/2480 Partitions, Violations =	512
Routed	2460/2480 Partitions, Violations =	420
Routed	2472/2480 Partitions, Violations =	412

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	380
	Diff net spacing : 120
	Diff net via-cut spacing : 2
	Less than minimum area : 53
	Same net spacing : 28
	Short : 177

[Iter 0] Elapsed real time: 0:01:27 
[Iter 0] Elapsed cpu  time: sys=0:00:04 usr=0:05:49 total=0:05:53
[Iter 0] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 0] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 0 with 2480 parts

Start DR iteration 1: non-uniform partition
Routed	1/132 Partitions, Violations =	378
Routed	2/132 Partitions, Violations =	373
Routed	3/132 Partitions, Violations =	373
Routed	4/132 Partitions, Violations =	373
Routed	5/132 Partitions, Violations =	371
Routed	6/132 Partitions, Violations =	371
Routed	7/132 Partitions, Violations =	370
Routed	8/132 Partitions, Violations =	349
Routed	9/132 Partitions, Violations =	349
Routed	10/132 Partitions, Violations =	349
Routed	11/132 Partitions, Violations =	349
Routed	12/132 Partitions, Violations =	323
Routed	13/132 Partitions, Violations =	323
Routed	14/132 Partitions, Violations =	323
Routed	15/132 Partitions, Violations =	323
Routed	16/132 Partitions, Violations =	322
Routed	17/132 Partitions, Violations =	304
Routed	18/132 Partitions, Violations =	303
Routed	19/132 Partitions, Violations =	303
Routed	20/132 Partitions, Violations =	303
Routed	21/132 Partitions, Violations =	294
Routed	22/132 Partitions, Violations =	292
Routed	23/132 Partitions, Violations =	292
Routed	24/132 Partitions, Violations =	289
Routed	25/132 Partitions, Violations =	283
Routed	26/132 Partitions, Violations =	283
Routed	27/132 Partitions, Violations =	276
Routed	28/132 Partitions, Violations =	274
Routed	29/132 Partitions, Violations =	274
Routed	30/132 Partitions, Violations =	274
Routed	31/132 Partitions, Violations =	260
Routed	32/132 Partitions, Violations =	257
Routed	33/132 Partitions, Violations =	254
Routed	34/132 Partitions, Violations =	254
Routed	35/132 Partitions, Violations =	254
Routed	36/132 Partitions, Violations =	254
Routed	37/132 Partitions, Violations =	254
Routed	38/132 Partitions, Violations =	254
Routed	39/132 Partitions, Violations =	247
Routed	40/132 Partitions, Violations =	247
Routed	41/132 Partitions, Violations =	247
Routed	42/132 Partitions, Violations =	238
Routed	43/132 Partitions, Violations =	238
Routed	44/132 Partitions, Violations =	238
Routed	45/132 Partitions, Violations =	231
Routed	46/132 Partitions, Violations =	230
Routed	47/132 Partitions, Violations =	230
Routed	48/132 Partitions, Violations =	230
Routed	49/132 Partitions, Violations =	228
Routed	50/132 Partitions, Violations =	226
Routed	51/132 Partitions, Violations =	226
Routed	52/132 Partitions, Violations =	223
Routed	53/132 Partitions, Violations =	223
Routed	54/132 Partitions, Violations =	218
Routed	55/132 Partitions, Violations =	218
Routed	56/132 Partitions, Violations =	216
Routed	57/132 Partitions, Violations =	216
Routed	58/132 Partitions, Violations =	209
Routed	59/132 Partitions, Violations =	209
Routed	60/132 Partitions, Violations =	206
Routed	61/132 Partitions, Violations =	206
Routed	62/132 Partitions, Violations =	202
Routed	63/132 Partitions, Violations =	202
Routed	64/132 Partitions, Violations =	200
Routed	65/132 Partitions, Violations =	200
Routed	66/132 Partitions, Violations =	193
Routed	67/132 Partitions, Violations =	193
Routed	68/132 Partitions, Violations =	195
Routed	69/132 Partitions, Violations =	190
Routed	70/132 Partitions, Violations =	190
Routed	71/132 Partitions, Violations =	190
Routed	72/132 Partitions, Violations =	190
Routed	73/132 Partitions, Violations =	177
Routed	74/132 Partitions, Violations =	177
Routed	75/132 Partitions, Violations =	177
Routed	76/132 Partitions, Violations =	165
Routed	77/132 Partitions, Violations =	165
Routed	78/132 Partitions, Violations =	165
Routed	79/132 Partitions, Violations =	165
Routed	80/132 Partitions, Violations =	159
Routed	81/132 Partitions, Violations =	158
Routed	82/132 Partitions, Violations =	153
Routed	83/132 Partitions, Violations =	153
Routed	84/132 Partitions, Violations =	150
Routed	85/132 Partitions, Violations =	149
Routed	86/132 Partitions, Violations =	145
Routed	87/132 Partitions, Violations =	136
Routed	88/132 Partitions, Violations =	136
Routed	89/132 Partitions, Violations =	134
Routed	90/132 Partitions, Violations =	134
Routed	91/132 Partitions, Violations =	118
Routed	92/132 Partitions, Violations =	102
Routed	93/132 Partitions, Violations =	102
Routed	94/132 Partitions, Violations =	99
Routed	95/132 Partitions, Violations =	89
Routed	96/132 Partitions, Violations =	81
Routed	97/132 Partitions, Violations =	81
Routed	98/132 Partitions, Violations =	73
Routed	99/132 Partitions, Violations =	71
Routed	100/132 Partitions, Violations =	71
Routed	101/132 Partitions, Violations =	71
Routed	102/132 Partitions, Violations =	67
Routed	103/132 Partitions, Violations =	62
Routed	104/132 Partitions, Violations =	60
Routed	105/132 Partitions, Violations =	60
Routed	106/132 Partitions, Violations =	60
Routed	107/132 Partitions, Violations =	59
Routed	108/132 Partitions, Violations =	54
Routed	109/132 Partitions, Violations =	54
Routed	110/132 Partitions, Violations =	54
Routed	111/132 Partitions, Violations =	54
Routed	112/132 Partitions, Violations =	48
Routed	113/132 Partitions, Violations =	48
Routed	114/132 Partitions, Violations =	46
Routed	115/132 Partitions, Violations =	45
Routed	116/132 Partitions, Violations =	45
Routed	117/132 Partitions, Violations =	39
Routed	118/132 Partitions, Violations =	35
Routed	119/132 Partitions, Violations =	35
Routed	120/132 Partitions, Violations =	35
Routed	121/132 Partitions, Violations =	32
Routed	122/132 Partitions, Violations =	32
Routed	123/132 Partitions, Violations =	27
Routed	124/132 Partitions, Violations =	21
Routed	125/132 Partitions, Violations =	17
Routed	126/132 Partitions, Violations =	17
Routed	127/132 Partitions, Violations =	17
Routed	128/132 Partitions, Violations =	15
Routed	129/132 Partitions, Violations =	14
Routed	130/132 Partitions, Violations =	14
Routed	131/132 Partitions, Violations =	10
Routed	132/132 Partitions, Violations =	11

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	11
	Diff net spacing : 9
	Short : 2

[Iter 1] Elapsed real time: 0:01:29 
[Iter 1] Elapsed cpu  time: sys=0:00:04 usr=0:05:56 total=0:06:00
[Iter 1] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 1] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 1 with 132 parts

Start DR iteration 2: non-uniform partition
Routed	1/6 Partitions, Violations =	5
Routed	2/6 Partitions, Violations =	5
Routed	3/6 Partitions, Violations =	6
Routed	4/6 Partitions, Violations =	3
Routed	5/6 Partitions, Violations =	6
Routed	6/6 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	Diff net spacing : 6
	Short : 2

[Iter 2] Elapsed real time: 0:01:30 
[Iter 2] Elapsed cpu  time: sys=0:00:04 usr=0:05:57 total=0:06:01
[Iter 2] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 2] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 2 with 6 parts

Start DR iteration 3: non-uniform partition
Routed	1/3 Partitions, Violations =	6
Routed	2/3 Partitions, Violations =	5
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	Diff net spacing : 3
	Short : 2

[Iter 3] Elapsed real time: 0:01:30 
[Iter 3] Elapsed cpu  time: sys=0:00:04 usr=0:05:57 total=0:06:02
[Iter 3] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 3] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed	1/2 Partitions, Violations =	0
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 4] Elapsed real time: 0:01:30 
[Iter 4] Elapsed cpu  time: sys=0:00:04 usr=0:05:58 total=0:06:02
[Iter 4] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 4] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 5] Elapsed real time: 0:01:31 
[Iter 5] Elapsed cpu  time: sys=0:00:04 usr=0:05:59 total=0:06:03
[Iter 5] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 5] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 6] Elapsed real time: 0:01:31 
[Iter 6] Elapsed cpu  time: sys=0:00:04 usr=0:06:00 total=0:06:04
[Iter 6] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 6] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 7] Elapsed real time: 0:01:31 
[Iter 7] Elapsed cpu  time: sys=0:00:04 usr=0:06:00 total=0:06:05
[Iter 7] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 7] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 8] Elapsed real time: 0:01:32 
[Iter 8] Elapsed cpu  time: sys=0:00:04 usr=0:06:01 total=0:06:06
[Iter 8] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 8] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 9] Elapsed real time: 0:01:32 
[Iter 9] Elapsed cpu  time: sys=0:00:04 usr=0:06:02 total=0:06:07
[Iter 9] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 9] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 10] Elapsed real time: 0:01:33 
[Iter 10] Elapsed cpu  time: sys=0:00:04 usr=0:06:03 total=0:06:07
[Iter 10] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 10] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 10 with 1 parts

Incremental DRC patching before early termination:
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 11] Elapsed real time: 0:01:33 
[Iter 11] Elapsed cpu  time: sys=0:00:04 usr=0:06:03 total=0:06:08
[Iter 11] Stage (MB): Used  110  Alloctr  110  Proc    0 
[Iter 11] Total (MB): Used  224  Alloctr  227  Proc 11214 

End DR iteration 11 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:01:33 
[DR] Elapsed cpu  time: sys=0:00:04 usr=0:06:03 total=0:06:08
[DR] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR] Total (MB): Used  121  Alloctr  124  Proc 11214 
[DR: Done] Elapsed real time: 0:01:33 
[DR: Done] Elapsed cpu  time: sys=0:00:04 usr=0:06:03 total=0:06:08
[DR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  124  Proc 11214 

DR finished with 1 open nets, of which 0 are frozen
Information: Merged away 109 aligned/redundant DRCs. (ZRT-305)

DR finished with 1 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1



Total Wire Length =                    1078415 micron
Total Number of Contacts =             393011
Total Number of Wires =                385555
Total Number of PtConns =              56626
Total Number of Routed Wires =       384816
Total Routed Wire Length =           1072177 micron
Total Number of Routed Contacts =       393011
	Layer                 M1 :       6898 micron
	Layer                 M2 :     292748 micron
	Layer                 M3 :     357913 micron
	Layer                 M4 :     193025 micron
	Layer                 M5 :     147148 micron
	Layer                 M6 :      64109 micron
	Layer                 M7 :      10335 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via       VIA67SQ_C(rot) :        697
	Via   VIA67SQ_C(rot)_1x2 :          2
	Via            VIA56SQ_C :       3031
	Via       VIA56SQ_C(rot) :          3
	Via        VIA56BAR(rot) :          3
	Via       VIA45SQ_C(rot) :      12705
	Via            VIA34SQ_C :      44844
	Via       VIA34SQ_C(rot) :        164
	Via          VIA34SQ_2x1 :          1
	Via            VIA23SQ_C :       1728
	Via       VIA23SQ_C(rot) :     173146
	Via      VIA23BAR_C(rot) :          1
	Via            VIA12SQ_C :     137852
	Via       VIA12SQ_C(rot) :      12229
	Via           VIA12BAR_C :       4523
	Via      VIA12BAR_C(rot) :         40
	Via             VIA12BAR :         27
	Via        VIA12BAR(rot) :         77
	Via        VIA12SQ_C_2x1 :       1882
	Via          VIA12SQ_2x1 :         56

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.49% (1941 / 393011 vias)
 
    Layer VIA1       =  1.24% (1938   / 156686  vias)
        Weight 1     =  1.24% (1938    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.76% (154748  vias)
    Layer VIA2       =  0.00% (0      / 174875  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (174875  vias)
    Layer VIA3       =  0.00% (1      / 45009   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45008   vias)
    Layer VIA4       =  0.00% (0      / 12705   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12705   vias)
    Layer VIA5       =  0.00% (0      / 3037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3037    vias)
    Layer VIA6       =  0.29% (2      / 699     vias)
        Weight 1     =  0.29% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (697     vias)
 
  Total double via conversion rate    =  0.49% (1941 / 393011 vias)
 
    Layer VIA1       =  1.24% (1938   / 156686  vias)
    Layer VIA2       =  0.00% (0      / 174875  vias)
    Layer VIA3       =  0.00% (1      / 45009   vias)
    Layer VIA4       =  0.00% (0      / 12705   vias)
    Layer VIA5       =  0.00% (0      / 3037    vias)
    Layer VIA6       =  0.29% (2      / 699     vias)
 
  The optimized via conversion rate based on total routed via count =  0.49% (1941 / 393011 vias)
 
    Layer VIA1       =  1.24% (1938   / 156686  vias)
        Weight 1     =  1.24% (1938    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.76% (154748  vias)
    Layer VIA2       =  0.00% (0      / 174875  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (174875  vias)
    Layer VIA3       =  0.00% (1      / 45009   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45008   vias)
    Layer VIA4       =  0.00% (0      / 12705   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12705   vias)
    Layer VIA5       =  0.00% (0      / 3037    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3037    vias)
    Layer VIA6       =  0.29% (2      / 699     vias)
        Weight 1     =  0.29% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.71% (697     vias)
 

Total number of nets = 40652
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 184 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-05-17 16:58:13 / Session:  00:52:31 / Command:  00:02:30 / CPU:  00:08:18 / Memory: 3932 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-05-17 16:58:13 / Session:  00:52:31 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 3932 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:  8311 s (  2.31 hr )  ELAPSE:  3153 s (  0.88 hr )  MEM-PEAK:  3932 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40633 nets, 0 global routed, 40630 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
Corner: Cmin
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 40630 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40630, routed nets = 40630, across physical hierarchy nets = 0, parasitics cached nets = 40630, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 800. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:  8501 s (  2.36 hr )  ELAPSE:  3202 s (  0.89 hr )  MEM-PEAK:  3932 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.1984     0.5176      4        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.2276    14.2160    143        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0826     0.6072     13        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.1434     1.9438     55        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0178     0.0864     14
    2   5        -          -      -   0.0070     0.0070      1
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0671     0.0905      2        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.1517     0.2664      2        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.0135     0.0185      4
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2276    17.2846  16.7670    215        -          -      -       48     0.6063      158  184570560
    2   *        -          -        -      -   0.0178     0.0934     15        2     0.0034       48 38135066624
    3   *   0.1517     0.3569   0.2664      4        -          -      -       48     0.6063      158  167521808
    4   *        -          -        -      -   0.0135     0.0185      4        2     0.0034       48 41561280512
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2276    17.5534  16.9453    218   0.0178     0.1075     18       48     0.6063      177 41561280512    375718.12      37680
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.2276    17.5534  16.9453    218   0.0178     0.1075     18       48      177 41561280512    375718.12      37680
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Design is MV READY with 2 voltage domains.
Route-opt initialization complete         CPU:  8518 s (  2.37 hr )  ELAPSE:  3207 s (  0.89 hr )  MEM-PEAK:  3932 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 18984 total shapes.
Layer M2: cached 482 shapes out of 239821 total shapes.
Cached 17597 vias out of 446310 total vias.
Total 1.6400 seconds to build cellmap data
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x1639fedb0): 27132
INFO: creating 133(r) x 204(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x1639fedb0): 27132
Total 4.5200 seconds to load 41976 cell instances into cellmap
Moveable cells: 37855; Application fixed cells: 189; Macro cells: 0; User fixed cells: 3932
40437 out of 40491 data nets are detail routed, 193 out of 193 clock nets are detail routed and total 40684 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.2715, cell height 1.6720, cell area 3.7979 for total 38044 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1         24.94       24.08      0.12      1436     375718.12  41561280512.00       37680              0.89      3932

Route-opt optimization Phase 3 Iter  1         24.94       24.08      0.12      1436     375711.25  41560920064.00       37676              0.89      3932
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.91      3932
Route-opt optimization Phase 4 Iter  2         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.92      3932
Route-opt optimization Phase 4 Iter  3         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.92      3932
Route-opt optimization Phase 4 Iter  4         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.92      3932
Route-opt optimization Phase 4 Iter  5         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.92      3932
Route-opt optimization Phase 4 Iter  6         24.94       24.08      0.12      1359     375230.94  41560920064.00       37676              0.92      3932

Route-opt optimization Phase 5 Iter  1         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  2         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  3         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  4         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  5         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  6         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  7         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  8         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter  9         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter 10         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter 11         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter 12         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter 13         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.92      3932
Route-opt optimization Phase 5 Iter 14         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 5 Iter 15         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 5 Iter 16         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 5 Iter 17         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 5 Iter 18         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 5 Iter 19         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 5 Iter 20         24.94       24.08      0.12       308     375546.06  41560920064.00       37793              0.93      3932

Route-opt optimization Phase 6 Iter  1         24.94       24.08      0.12       308     375661.97  41560920064.00       37793              0.93      3932
Route-opt optimization Phase 6 Iter  2         24.94       24.08      0.12       308     375661.97  41560920064.00       37793              0.93      3932

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 7 Iter  1          0.02        0.02      0.12       308     375726.25  41560920064.00       37820              0.93      3932
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  2          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  3          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  4          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  5          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  6          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  7          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
Route-opt optimization Phase 8 Iter  8          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.12       308     375726.25  41560920064.00       37820              0.93      3932
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.12       308     375729.06  41560920064.00       37820              0.94      3932
INFO: New Levelizer turned on
Route-opt optimization Phase 10 Iter  2         0.00        0.00      0.12       308     375729.06  41560920064.00       37820              0.95      3932
INFO: New Levelizer turned on

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.12       308     375699.81  37578108928.00       37820              0.96      3932


INFO: New Levelizer turned on
Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932
Route-opt optimization Phase 13 Iter  3         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932
Route-opt optimization Phase 13 Iter  4         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932
Route-opt optimization Phase 13 Iter  5         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932
Route-opt optimization Phase 13 Iter  6         0.00        0.00      0.12       308     375541.50  36394467328.00       37742              0.96      3932

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.12       252     375695.50  36381462528.00       37776              0.97      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.12       252     375695.50  36381462528.00       37776              0.97      3932
Warning: Design includes unreasonable large hold violation(s). (OPT-209)



Route-opt route preserve complete         CPU:  9468 s (  2.63 hr )  ELAPSE:  3483 s (  0.97 hr )  MEM-PEAK:  3932 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/ORCA_TOP_31064_646593152.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 19159 total shapes.
Layer M2: cached 482 shapes out of 240314 total shapes.
Cached 17597 vias out of 447834 total vias.

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 250 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      538267        39712        Yes DEFAULT_VA
      105360         2370        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (9 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (0 sec)
Legalization complete (21 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  42082
number of references:               250
number of site rows:                385
number of locations attempted:   794024
number of locations failed:      216380  (27.3%)

Legality of references at locations:
203 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  2565      40528     17199 ( 42.4%)      27839     14301 ( 51.4%)  MUX41X1_RVT
  2250      29852     15172 ( 50.8%)      18969      9150 ( 48.2%)  SDFFARX1_HVT
  3589      47642      8893 ( 18.7%)      27611      6703 ( 24.3%)  AO22X1_HVT
  1158      14170      7495 ( 52.9%)       8357      3906 ( 46.7%)  SDFFNARX1_HVT
  2360      32980      6391 ( 19.4%)      19373      5004 ( 25.8%)  AO22X1_RVT
  1605      21190      6362 ( 30.0%)      11178      3988 ( 35.7%)  FADDX1_RVT
  2800      35228      4448 ( 12.6%)      18115      2862 ( 15.8%)  INVX0_HVT
  1192      13340      3753 ( 28.1%)       7252      2185 ( 30.1%)  FADDX1_HVT
  2011      25169      3139 ( 12.5%)      12619      2053 ( 16.3%)  NAND2X0_HVT
   485       6174      3270 ( 53.0%)       4259      1704 ( 40.0%)  SDFFX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         16        12 ( 75.0%)          8         7 ( 87.5%)  NAND3X1_RVT
     2         48        31 ( 64.6%)         40        32 ( 80.0%)  OAI221X1_LVT
     2         40        28 ( 70.0%)         32        21 ( 65.6%)  NAND3X2_HVT
     6        128        86 ( 67.2%)        120        78 ( 65.0%)  MUX41X2_RVT
     2         40        25 ( 62.5%)         32        19 ( 59.4%)  OAI221X2_RVT
     1         32        17 ( 53.1%)         24        17 ( 70.8%)  MUX21X2_RVT
     7         64        36 ( 56.2%)         32        21 ( 65.6%)  DFFX1_RVT
     4         48        30 ( 62.5%)         40        22 ( 55.0%)  NAND3X4_HVT
    42        993       517 ( 52.1%)        673       450 ( 66.9%)  MUX41X1_HVT
     5        104        54 ( 51.9%)         72        42 ( 58.3%)  NAND2X2_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       37961 (565509 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.130 um ( 0.08 row height)
rms weighted cell displacement:   0.130 um ( 0.08 row height)
max cell displacement:            4.560 um ( 2.73 row height)
avg cell displacement:            0.014 um ( 0.01 row height)
avg weighted cell displacement:   0.014 um ( 0.01 row height)
number of cells moved:              874
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/ropt_mt_inst_8320 (NBUFFX2_HVT)
  Input location: (566.32,10)
  Legal location: (570.88,10)
  Displacement:   4.560 um ( 2.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U2450 (MUX41X1_RVT)
  Input location: (426.48,240.736)
  Legal location: (422.376,240.736)
  Displacement:   4.104 um ( 2.45 row height)
Cell: HFSINV_22_f_398 (INVX16_HVT)
  Input location: (561.304,10)
  Legal location: (559.784,13.344)
  Displacement:   3.673 um ( 2.20 row height)
Cell: copt_gre_mt_inst_7066 (NBUFFX16_HVT)
  Input location: (553.4,10)
  Legal location: (550.208,11.672)
  Displacement:   3.603 um ( 2.16 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U129 (NBUFFX2_HVT)
  Input location: (552.184,10)
  Legal location: (548.992,11.672)
  Displacement:   3.603 um ( 2.16 row height)
Cell: ropt_mt_inst_8376 (NBUFFX16_HVT)
  Input location: (556.744,10)
  Legal location: (553.4,10)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_PCI_TOP/U9444 (AND4X1_RVT)
  Input location: (463.72,10)
  Legal location: (466.912,10)
  Displacement:   3.192 um ( 1.91 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ropt_h_inst_8551 (NBUFFX2_RVT)
  Input location: (700.688,15.016)
  Legal location: (698.256,13.344)
  Displacement:   2.951 um ( 1.77 row height)
Cell: I_PCI_TOP/U9441 (INVX0_HVT)
  Input location: (472.232,11.672)
  Legal location: (474.208,10)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_SDRAM_TOP/U49 (NAND2X0_HVT)
  Input location: (720.904,127.04)
  Legal location: (723.488,127.04)
  Displacement:   2.584 um ( 1.55 row height)

Legalization succeeded.
Total Legalizer CPU: 28.093
Total Legalizer Wall Time: 26.503
----------------------------------------------------------------

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt legalization complete           CPU:  9502 s (  2.64 hr )  ELAPSE:  3513 s (  0.98 hr )  MEM-PEAK:  3932 MB
INFO: Router Max Iterations set to : 5 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VDDH of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell ORCA_TOP
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Found 1 voltage-areas.
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:04 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: DbIn With Extraction] Stage (MB): Used   72  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   78  Proc 11278 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:04 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   72  Alloctr   74  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   75  Alloctr   78  Proc 11278 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:06 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used  110  Alloctr  111  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used  113  Alloctr  116  Proc 11278 
Warning: Power net VDDH has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:06 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[ECO: Analysis] Stage (MB): Used  110  Alloctr  112  Proc    0 
[ECO: Analysis] Total (MB): Used  113  Alloctr  116  Proc 11278 
Num of eco nets = 40757
Num of open eco nets = 4296
[ECO: Init] Elapsed real time: 0:00:06 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[ECO: Init] Stage (MB): Used  115  Alloctr  116  Proc    0 
[ECO: Init] Total (MB): Used  119  Alloctr  121  Proc 11278 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  123  Alloctr  125  Proc 11278 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1019.86um,663.72um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used  134  Alloctr  136  Proc 11278 
Net statistics:
Total number of nets     = 40758
Number of nets to route  = 4296
Number of single or zero port nets = 19
Number of nets with min-layer-mode soft = 70
Number of nets with min-layer-mode soft-cost-medium = 70
Number of nets with max-layer-mode hard = 70
4296 nets are partially connected,
 of which 4290 are detail routed and 236 are global routed.
36443 nets are fully connected,
 of which 36325 are detail routed and 2 are global routed.
70 nets have non-default rule clock_double_spacing
	 70 non-user-specified nets, 70 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 4296, Total Half Perimeter Wire Length (HPWL) 148227 microns
HPWL   0 ~   50 microns: Net Count     3425	Total HPWL        45261 microns
HPWL  50 ~  100 microns: Net Count      567	Total HPWL        40110 microns
HPWL 100 ~  200 microns: Net Count      194	Total HPWL        26713 microns
HPWL 200 ~  300 microns: Net Count       55	Total HPWL        13531 microns
HPWL 300 ~  400 microns: Net Count       34	Total HPWL        11300 microns
HPWL 400 ~  500 microns: Net Count       11	Total HPWL         5091 microns
HPWL 500 ~  600 microns: Net Count        6	Total HPWL         3198 microns
HPWL 600 ~  700 microns: Net Count        2	Total HPWL         1338 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        2	Total HPWL         1685 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build All Nets] Total (MB): Used  160  Alloctr  163  Proc 11278 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Average gCell capacity  4.14	 on layer (1)	 M1
Average gCell capacity  5.90	 on layer (2)	 M2
Average gCell capacity  3.37	 on layer (3)	 M3
Average gCell capacity  3.42	 on layer (4)	 M4
Average gCell capacity  1.71	 on layer (5)	 M5
Average gCell capacity  2.67	 on layer (6)	 M6
Average gCell capacity  0.32	 on layer (7)	 M7
Average gCell capacity  0.49	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 MRDL
Average number of tracks per gCell 10.94	 on layer (1)	 M1
Average number of tracks per gCell 10.96	 on layer (2)	 M2
Average number of tracks per gCell 5.47	 on layer (3)	 M3
Average number of tracks per gCell 5.48	 on layer (4)	 M4
Average number of tracks per gCell 2.74	 on layer (5)	 M5
Average number of tracks per gCell 2.74	 on layer (6)	 M6
Average number of tracks per gCell 1.37	 on layer (7)	 M7
Average number of tracks per gCell 1.37	 on layer (8)	 M8
Average number of tracks per gCell 0.69	 on layer (9)	 M9
Average number of tracks per gCell 0.34	 on layer (10)	 MRDL
Number of gCells = 2441880
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:02 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   31  Alloctr   32  Proc    0 
[End of Build Congestion Map] Total (MB): Used  192  Alloctr  195  Proc 11278 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 399 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Add Nets Demand] Total (MB): Used  193  Alloctr  196  Proc 11278 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   66  Alloctr   67  Proc    0 
[End of Build Data] Total (MB): Used  193  Alloctr  196  Proc 11278 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  369  Alloctr  372  Proc 11278 
Information: Using 4 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  370  Alloctr  375  Proc 11278 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  1635 Max =  5 GRCs =  3310 (0.68%)
Initial. H routing: Dmd-Cap  =  1522 Max =  5 (GRCs =    2) GRCs =  3207 (1.31%)
Initial. V routing: Dmd-Cap  =   112 Max =  5 (GRCs =    1) GRCs =   103 (0.04%)
Initial. Both Dirs: Overflow =  9826 Max = 11 GRCs = 10371 (2.12%)
Initial. H routing: Overflow =  5399 Max =  7 (GRCs =    1) GRCs =  6952 (2.85%)
Initial. V routing: Overflow =  4426 Max = 11 (GRCs =    1) GRCs =  3419 (1.40%)
Initial. M1         Overflow =   130 Max =  3 (GRCs =    1) GRCs =   103 (0.04%)
Initial. M2         Overflow =  4207 Max = 11 (GRCs =    1) GRCs =  3022 (1.24%)
Initial. M3         Overflow =  4769 Max =  7 (GRCs =    1) GRCs =  4288 (1.76%)
Initial. M4         Overflow =   175 Max =  2 (GRCs =   19) GRCs =   266 (0.11%)
Initial. M5         Overflow =   211 Max =  3 (GRCs =    1) GRCs =   309 (0.13%)
Initial. M6         Overflow =    43 Max =  1 (GRCs =  131) GRCs =   131 (0.05%)
Initial. M7         Overflow =   287 Max =  1 (GRCs = 2252) GRCs =  2252 (0.92%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   586 Max =  4 GRCs =  3001 (1.73%)
Initial. H routing: Overflow =   465 Max =  3 (GRCs =    3) GRCs =  2687 (3.10%)
Initial. V routing: Overflow =   121 Max =  4 (GRCs =    1) GRCs =   314 (0.36%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    28 Max =  4 (GRCs =    1) GRCs =    39 (0.04%)
Initial. M3         Overflow =   118 Max =  3 (GRCs =    2) GRCs =   274 (0.32%)
Initial. M4         Overflow =    52 Max =  2 (GRCs =   14) GRCs =   147 (0.17%)
Initial. M5         Overflow =    58 Max =  3 (GRCs =    1) GRCs =   161 (0.19%)
Initial. M6         Overflow =    40 Max =  1 (GRCs =  128) GRCs =   128 (0.15%)
Initial. M7         Overflow =   287 Max =  1 (GRCs = 2252) GRCs =  2252 (2.60%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2467.33
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1051.39
Initial. Layer M3 wire length = 1250.15
Initial. Layer M4 wire length = 105.04
Initial. Layer M5 wire length = 60.75
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3644
Initial. Via VIA12SQ_C count = 1653
Initial. Via VIA23SQ_C count = 1698
Initial. Via VIA34SQ_C count = 203
Initial. Via VIA45SQ_C count = 71
Initial. Via VIA56SQ_C count = 19
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Fri May 17 17:04:27 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  371  Alloctr  375  Proc 11278 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =  1598 Max =  5 GRCs =  3295 (0.67%)
phase1. H routing: Dmd-Cap  =  1489 Max =  5 (GRCs =    2) GRCs =  3193 (1.31%)
phase1. V routing: Dmd-Cap  =   108 Max =  5 (GRCs =    1) GRCs =   102 (0.04%)
phase1. Both Dirs: Overflow =  9737 Max = 11 GRCs = 10316 (2.11%)
phase1. H routing: Overflow =  5319 Max =  6 (GRCs =    2) GRCs =  6905 (2.83%)
phase1. V routing: Overflow =  4418 Max = 11 (GRCs =    1) GRCs =  3411 (1.40%)
phase1. M1         Overflow =   130 Max =  3 (GRCs =    1) GRCs =   103 (0.04%)
phase1. M2         Overflow =  4202 Max = 11 (GRCs =    1) GRCs =  3017 (1.24%)
phase1. M3         Overflow =  4689 Max =  6 (GRCs =    2) GRCs =  4239 (1.74%)
phase1. M4         Overflow =   171 Max =  2 (GRCs =   18) GRCs =   263 (0.11%)
phase1. M5         Overflow =   211 Max =  3 (GRCs =    1) GRCs =   309 (0.13%)
phase1. M6         Overflow =    43 Max =  1 (GRCs =  131) GRCs =   131 (0.05%)
phase1. M7         Overflow =   288 Max =  1 (GRCs = 2254) GRCs =  2254 (0.92%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   580 Max =  4 GRCs =  2999 (1.73%)
phase1. H routing: Overflow =   462 Max =  3 (GRCs =    3) GRCs =  2687 (3.10%)
phase1. V routing: Overflow =   117 Max =  4 (GRCs =    1) GRCs =   312 (0.36%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    27 Max =  4 (GRCs =    1) GRCs =    39 (0.04%)
phase1. M3         Overflow =   115 Max =  3 (GRCs =    2) GRCs =   272 (0.31%)
phase1. M4         Overflow =    49 Max =  2 (GRCs =   13) GRCs =   145 (0.17%)
phase1. M5         Overflow =    58 Max =  3 (GRCs =    1) GRCs =   161 (0.19%)
phase1. M6         Overflow =    40 Max =  1 (GRCs =  128) GRCs =   128 (0.15%)
phase1. M7         Overflow =   288 Max =  1 (GRCs = 2254) GRCs =  2254 (2.60%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2694.52
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1175.09
phase1. Layer M3 wire length = 1206.77
phase1. Layer M4 wire length = 185.14
phase1. Layer M5 wire length = 117.82
phase1. Layer M6 wire length = 8.42
phase1. Layer M7 wire length = 1.29
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3677
phase1. Via VIA12SQ_C count = 1656
phase1. Via VIA23SQ_C count = 1655
phase1. Via VIA34SQ_C count = 253
phase1. Via VIA45SQ_C count = 91
phase1. Via VIA56SQ_C count = 20
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Fri May 17 17:04:27 2024
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 160 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  371  Alloctr  375  Proc 11278 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =  1598 Max =  5 GRCs =  3295 (0.67%)
phase2. H routing: Dmd-Cap  =  1488 Max =  5 (GRCs =    2) GRCs =  3193 (1.31%)
phase2. V routing: Dmd-Cap  =   109 Max =  5 (GRCs =    1) GRCs =   102 (0.04%)
phase2. Both Dirs: Overflow =  9734 Max = 11 GRCs = 10315 (2.11%)
phase2. H routing: Overflow =  5316 Max =  6 (GRCs =    2) GRCs =  6904 (2.83%)
phase2. V routing: Overflow =  4418 Max = 11 (GRCs =    1) GRCs =  3411 (1.40%)
phase2. M1         Overflow =   130 Max =  3 (GRCs =    1) GRCs =   103 (0.04%)
phase2. M2         Overflow =  4202 Max = 11 (GRCs =    1) GRCs =  3017 (1.24%)
phase2. M3         Overflow =  4686 Max =  6 (GRCs =    2) GRCs =  4238 (1.74%)
phase2. M4         Overflow =   171 Max =  2 (GRCs =   18) GRCs =   263 (0.11%)
phase2. M5         Overflow =   211 Max =  3 (GRCs =    1) GRCs =   309 (0.13%)
phase2. M6         Overflow =    43 Max =  1 (GRCs =  131) GRCs =   131 (0.05%)
phase2. M7         Overflow =   288 Max =  1 (GRCs = 2254) GRCs =  2254 (0.92%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   580 Max =  4 GRCs =  2999 (1.73%)
phase2. H routing: Overflow =   462 Max =  3 (GRCs =    3) GRCs =  2687 (3.10%)
phase2. V routing: Overflow =   117 Max =  4 (GRCs =    1) GRCs =   312 (0.36%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    27 Max =  4 (GRCs =    1) GRCs =    39 (0.04%)
phase2. M3         Overflow =   115 Max =  3 (GRCs =    2) GRCs =   272 (0.31%)
phase2. M4         Overflow =    49 Max =  2 (GRCs =   13) GRCs =   145 (0.17%)
phase2. M5         Overflow =    58 Max =  3 (GRCs =    1) GRCs =   161 (0.19%)
phase2. M6         Overflow =    40 Max =  1 (GRCs =  128) GRCs =   128 (0.15%)
phase2. M7         Overflow =   288 Max =  1 (GRCs = 2254) GRCs =  2254 (2.60%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2760.12
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1186.57
phase2. Layer M3 wire length = 1217.71
phase2. Layer M4 wire length = 218.82
phase2. Layer M5 wire length = 127.30
phase2. Layer M6 wire length = 8.42
phase2. Layer M7 wire length = 1.29
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 3698
phase2. Via VIA12SQ_C count = 1656
phase2. Via VIA23SQ_C count = 1657
phase2. Via VIA34SQ_C count = 269
phase2. Via VIA45SQ_C count = 95
phase2. Via VIA56SQ_C count = 19
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  244  Alloctr  246  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  371  Alloctr  375  Proc 11278 

Congestion utilization per direction:
Average vertical track utilization   = 20.23 %
Peak    vertical track utilization   = 266.67 %
Average horizontal track utilization = 18.62 %
Peak    horizontal track utilization = 500.00 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Global Routing] Stage (MB): Used  215  Alloctr  216  Proc    0 
[End of Global Routing] Total (MB): Used  342  Alloctr  346  Proc 11278 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[End of dbOut] Total (MB): Used  154  Alloctr  158  Proc 11278 
[ECO: GR] Elapsed real time: 0:00:09 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:22
[ECO: GR] Stage (MB): Used   79  Alloctr   80  Proc    0 
[ECO: GR] Total (MB): Used  154  Alloctr  158  Proc 11278 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'

Information: Using 4 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   22  Alloctr   21  Proc    0 
[Track Assign: TA init] Total (MB): Used  140  Alloctr  143  Proc 11278 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 9132 of 17090


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:06 total=0:00:08
[Track Assign: Iteration 0] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  143  Alloctr  147  Proc 11278 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:11 total=0:00:13
[Track Assign: Iteration 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  143  Alloctr  147  Proc 11278 

Number of wires with overlap after iteration 1 = 5916 of 12719


Wire length and via report:
---------------------------
Number of M1 wires: 4145 		  : 0
Number of M2 wires: 5062 		 VIA12SQ_C: 3972
Number of M3 wires: 2967 		 VIA23SQ_C: 3804
Number of M4 wires: 391 		 VIA34SQ_C: 566
Number of M5 wires: 130 		 VIA45SQ_C: 182
Number of M6 wires: 24 		 VIA56SQ_C: 16
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 12719 		 vias: 8540

Total M1 wire length: 991.4
Total M2 wire length: 2166.3
Total M3 wire length: 1992.8
Total M4 wire length: 416.2
Total M5 wire length: 195.4
Total M6 wire length: 14.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 5776.4

Longest M1 wire length: 2.5
Longest M2 wire length: 11.8
Longest M3 wire length: 7.8
Longest M4 wire length: 10.3
Longest M5 wire length: 11.6
Longest M6 wire length: 3.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:04 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:12 total=0:00:15
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  117  Alloctr  122  Proc 11278 
[ECO: CDR] Elapsed real time: 0:00:17 
[ECO: CDR] Elapsed cpu  time: sys=0:00:03 usr=0:00:45 total=0:00:49
[ECO: CDR] Stage (MB): Used  114  Alloctr  118  Proc    0 
[ECO: CDR] Total (MB): Used  117  Alloctr  122  Proc 11278 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 40758, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 4 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	228/2480 Partitions, Violations =	0
Routed	229/2480 Partitions, Violations =	0
Routed	230/2480 Partitions, Violations =	0
Routed	231/2480 Partitions, Violations =	0
Routed	232/2480 Partitions, Violations =	0
Routed	233/2480 Partitions, Violations =	0
Routed	234/2480 Partitions, Violations =	20
Routed	235/2480 Partitions, Violations =	20
Routed	236/2480 Partitions, Violations =	20
Routed	237/2480 Partitions, Violations =	29
Routed	238/2480 Partitions, Violations =	49
Routed	239/2480 Partitions, Violations =	49
Routed	240/2480 Partitions, Violations =	49
Routed	241/2480 Partitions, Violations =	53
Routed	242/2480 Partitions, Violations =	53
Routed	243/2480 Partitions, Violations =	53
Routed	244/2480 Partitions, Violations =	53
Routed	245/2480 Partitions, Violations =	53
Routed	246/2480 Partitions, Violations =	53
Routed	247/2480 Partitions, Violations =	53
Routed	248/2480 Partitions, Violations =	53
Routed	252/2480 Partitions, Violations =	55
Routed	264/2480 Partitions, Violations =	32
Routed	276/2480 Partitions, Violations =	48
Routed	288/2480 Partitions, Violations =	70
Routed	300/2480 Partitions, Violations =	95
Routed	312/2480 Partitions, Violations =	94
Routed	324/2480 Partitions, Violations =	114
Routed	336/2480 Partitions, Violations =	104
Routed	348/2480 Partitions, Violations =	112
Routed	360/2480 Partitions, Violations =	114
Routed	372/2480 Partitions, Violations =	121
Routed	384/2480 Partitions, Violations =	120
Routed	396/2480 Partitions, Violations =	126
Routed	408/2480 Partitions, Violations =	155
Routed	420/2480 Partitions, Violations =	152
Routed	432/2480 Partitions, Violations =	152
Routed	444/2480 Partitions, Violations =	149
Routed	456/2480 Partitions, Violations =	149
Routed	468/2480 Partitions, Violations =	151
Routed	480/2480 Partitions, Violations =	129
Routed	492/2480 Partitions, Violations =	142
Routed	504/2480 Partitions, Violations =	144
Routed	516/2480 Partitions, Violations =	144
Routed	528/2480 Partitions, Violations =	144
Routed	540/2480 Partitions, Violations =	144
Routed	552/2480 Partitions, Violations =	145
Routed	564/2480 Partitions, Violations =	181
Routed	576/2480 Partitions, Violations =	146
Routed	588/2480 Partitions, Violations =	167
Routed	600/2480 Partitions, Violations =	167
Routed	612/2480 Partitions, Violations =	167
Routed	624/2480 Partitions, Violations =	168
Routed	636/2480 Partitions, Violations =	168
Routed	648/2480 Partitions, Violations =	168
Routed	660/2480 Partitions, Violations =	181
Routed	672/2480 Partitions, Violations =	177
Routed	684/2480 Partitions, Violations =	188
Routed	696/2480 Partitions, Violations =	188
Routed	708/2480 Partitions, Violations =	197
Routed	720/2480 Partitions, Violations =	202
Routed	732/2480 Partitions, Violations =	202
Routed	744/2480 Partitions, Violations =	193
Routed	756/2480 Partitions, Violations =	193
Routed	768/2480 Partitions, Violations =	193
Routed	780/2480 Partitions, Violations =	184
Routed	792/2480 Partitions, Violations =	185
Routed	804/2480 Partitions, Violations =	188
Routed	816/2480 Partitions, Violations =	188
Routed	828/2480 Partitions, Violations =	188
Routed	840/2480 Partitions, Violations =	188
Routed	852/2480 Partitions, Violations =	188
Routed	864/2480 Partitions, Violations =	188
Routed	876/2480 Partitions, Violations =	188
Routed	888/2480 Partitions, Violations =	179
Routed	900/2480 Partitions, Violations =	174
Routed	912/2480 Partitions, Violations =	189
Routed	924/2480 Partitions, Violations =	204
Routed	936/2480 Partitions, Violations =	223
Routed	948/2480 Partitions, Violations =	232
Routed	960/2480 Partitions, Violations =	238
Routed	972/2480 Partitions, Violations =	253
Routed	984/2480 Partitions, Violations =	267
Routed	996/2480 Partitions, Violations =	290
Routed	1008/2480 Partitions, Violations =	311
Routed	1020/2480 Partitions, Violations =	320
Routed	1032/2480 Partitions, Violations =	317
Routed	1044/2480 Partitions, Violations =	319
Routed	1056/2480 Partitions, Violations =	288
Routed	1068/2480 Partitions, Violations =	288
Routed	1080/2480 Partitions, Violations =	315
Routed	1092/2480 Partitions, Violations =	315
Routed	1104/2480 Partitions, Violations =	333
Routed	1116/2480 Partitions, Violations =	321
Routed	1128/2480 Partitions, Violations =	364
Routed	1140/2480 Partitions, Violations =	364
Routed	1152/2480 Partitions, Violations =	367
Routed	1164/2480 Partitions, Violations =	385
Routed	1176/2480 Partitions, Violations =	380
Routed	1188/2480 Partitions, Violations =	386
Routed	1200/2480 Partitions, Violations =	386
Routed	1212/2480 Partitions, Violations =	392
Routed	1224/2480 Partitions, Violations =	393
Routed	1236/2480 Partitions, Violations =	393
Routed	1248/2480 Partitions, Violations =	393
Routed	1260/2480 Partitions, Violations =	396
Routed	1272/2480 Partitions, Violations =	393
Routed	1284/2480 Partitions, Violations =	399
Routed	1296/2480 Partitions, Violations =	395
Routed	1308/2480 Partitions, Violations =	411
Routed	1320/2480 Partitions, Violations =	411
Routed	1332/2480 Partitions, Violations =	410
Routed	1344/2480 Partitions, Violations =	420
Routed	1356/2480 Partitions, Violations =	425
Routed	1368/2480 Partitions, Violations =	425
Routed	1380/2480 Partitions, Violations =	430
Routed	1392/2480 Partitions, Violations =	440
Routed	1404/2480 Partitions, Violations =	440
Routed	1416/2480 Partitions, Violations =	440
Routed	1428/2480 Partitions, Violations =	440
Routed	1440/2480 Partitions, Violations =	440
Routed	1452/2480 Partitions, Violations =	440
Routed	1464/2480 Partitions, Violations =	440
Routed	1476/2480 Partitions, Violations =	464
Routed	1488/2480 Partitions, Violations =	476
Routed	1500/2480 Partitions, Violations =	476
Routed	1512/2480 Partitions, Violations =	467
Routed	1524/2480 Partitions, Violations =	470
Routed	1536/2480 Partitions, Violations =	489
Routed	1548/2480 Partitions, Violations =	537
Routed	1560/2480 Partitions, Violations =	514
Routed	1572/2480 Partitions, Violations =	531
Routed	1584/2480 Partitions, Violations =	544
Routed	1596/2480 Partitions, Violations =	545
Routed	1608/2480 Partitions, Violations =	502
Routed	1620/2480 Partitions, Violations =	494
Routed	1632/2480 Partitions, Violations =	512
Routed	1644/2480 Partitions, Violations =	509
Routed	1656/2480 Partitions, Violations =	512
Routed	1668/2480 Partitions, Violations =	507
Routed	1680/2480 Partitions, Violations =	528
Routed	1692/2480 Partitions, Violations =	523
Routed	1704/2480 Partitions, Violations =	537
Routed	1716/2480 Partitions, Violations =	537
Routed	1728/2480 Partitions, Violations =	506
Routed	1740/2480 Partitions, Violations =	456
Routed	1752/2480 Partitions, Violations =	466
Routed	1764/2480 Partitions, Violations =	466
Routed	1776/2480 Partitions, Violations =	466
Routed	1788/2480 Partitions, Violations =	453
Routed	1800/2480 Partitions, Violations =	460
Routed	1812/2480 Partitions, Violations =	460
Routed	1824/2480 Partitions, Violations =	475
Routed	1836/2480 Partitions, Violations =	480
Routed	1848/2480 Partitions, Violations =	480
Routed	1860/2480 Partitions, Violations =	480
Routed	1872/2480 Partitions, Violations =	482
Routed	1884/2480 Partitions, Violations =	482
Routed	1896/2480 Partitions, Violations =	495
Routed	1908/2480 Partitions, Violations =	496
Routed	1920/2480 Partitions, Violations =	496
Routed	1932/2480 Partitions, Violations =	511
Routed	1944/2480 Partitions, Violations =	511
Routed	1956/2480 Partitions, Violations =	511
Routed	1968/2480 Partitions, Violations =	501
Routed	1980/2480 Partitions, Violations =	499
Routed	1992/2480 Partitions, Violations =	493
Routed	2004/2480 Partitions, Violations =	492
Routed	2016/2480 Partitions, Violations =	458
Routed	2028/2480 Partitions, Violations =	435
Routed	2040/2480 Partitions, Violations =	426
Routed	2052/2480 Partitions, Violations =	401
Routed	2064/2480 Partitions, Violations =	396
Routed	2076/2480 Partitions, Violations =	381
Routed	2088/2480 Partitions, Violations =	368
Routed	2100/2480 Partitions, Violations =	356
Routed	2112/2480 Partitions, Violations =	356
Routed	2124/2480 Partitions, Violations =	349
Routed	2136/2480 Partitions, Violations =	349
Routed	2148/2480 Partitions, Violations =	349
Routed	2160/2480 Partitions, Violations =	327
Routed	2172/2480 Partitions, Violations =	327
Routed	2184/2480 Partitions, Violations =	329
Routed	2196/2480 Partitions, Violations =	318
Routed	2208/2480 Partitions, Violations =	320
Routed	2220/2480 Partitions, Violations =	321
Routed	2232/2480 Partitions, Violations =	321
Routed	2244/2480 Partitions, Violations =	314
Routed	2256/2480 Partitions, Violations =	320
Routed	2268/2480 Partitions, Violations =	309
Routed	2280/2480 Partitions, Violations =	254
Routed	2292/2480 Partitions, Violations =	238
Routed	2304/2480 Partitions, Violations =	221
Routed	2316/2480 Partitions, Violations =	230
Routed	2328/2480 Partitions, Violations =	226
Routed	2340/2480 Partitions, Violations =	228
Routed	2352/2480 Partitions, Violations =	215
Routed	2364/2480 Partitions, Violations =	203
Routed	2376/2480 Partitions, Violations =	198
Routed	2388/2480 Partitions, Violations =	192
Routed	2400/2480 Partitions, Violations =	180
Routed	2412/2480 Partitions, Violations =	165
Routed	2424/2480 Partitions, Violations =	164
Routed	2436/2480 Partitions, Violations =	145
Routed	2448/2480 Partitions, Violations =	132
Routed	2460/2480 Partitions, Violations =	123
Routed	2472/2480 Partitions, Violations =	95

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	86
	Diff net spacing : 37
	Less than minimum area : 2
	Same net spacing : 5
	Same net via-cut spacing : 1
	Short : 41

[Iter 0] Elapsed real time: 0:00:47 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:03:08 total=0:03:10
[Iter 0] Stage (MB): Used  106  Alloctr  106  Proc    0 
[Iter 0] Total (MB): Used  223  Alloctr  228  Proc 11278 

End DR iteration 0 with 2480 parts

Start DR iteration 1: non-uniform partition
Routed	1/41 Partitions, Violations =	78
Routed	2/41 Partitions, Violations =	78
Routed	3/41 Partitions, Violations =	78
Routed	4/41 Partitions, Violations =	78
Routed	5/41 Partitions, Violations =	77
Routed	6/41 Partitions, Violations =	71
Routed	7/41 Partitions, Violations =	69
Routed	8/41 Partitions, Violations =	68
Routed	9/41 Partitions, Violations =	65
Routed	10/41 Partitions, Violations =	65
Routed	11/41 Partitions, Violations =	65
Routed	12/41 Partitions, Violations =	59
Routed	13/41 Partitions, Violations =	50
Routed	14/41 Partitions, Violations =	50
Routed	15/41 Partitions, Violations =	48
Routed	16/41 Partitions, Violations =	46
Routed	17/41 Partitions, Violations =	42
Routed	18/41 Partitions, Violations =	42
Routed	19/41 Partitions, Violations =	42
Routed	20/41 Partitions, Violations =	35
Routed	21/41 Partitions, Violations =	35
Routed	22/41 Partitions, Violations =	35
Routed	23/41 Partitions, Violations =	32
Routed	24/41 Partitions, Violations =	32
Routed	25/41 Partitions, Violations =	28
Routed	26/41 Partitions, Violations =	26
Routed	27/41 Partitions, Violations =	24
Routed	28/41 Partitions, Violations =	24
Routed	29/41 Partitions, Violations =	24
Routed	30/41 Partitions, Violations =	17
Routed	31/41 Partitions, Violations =	17
Routed	32/41 Partitions, Violations =	17
Routed	33/41 Partitions, Violations =	17
Routed	34/41 Partitions, Violations =	10
Routed	35/41 Partitions, Violations =	10
Routed	36/41 Partitions, Violations =	10
Routed	37/41 Partitions, Violations =	8
Routed	38/41 Partitions, Violations =	8
Routed	39/41 Partitions, Violations =	6
Routed	40/41 Partitions, Violations =	4
Routed	41/41 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 1] Elapsed real time: 0:00:48 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:03:11 total=0:03:13
[Iter 1] Stage (MB): Used  106  Alloctr  106  Proc    0 
[Iter 1] Total (MB): Used  223  Alloctr  228  Proc 11278 

End DR iteration 1 with 41 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 2] Elapsed real time: 0:00:49 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:03:12 total=0:03:13
[Iter 2] Stage (MB): Used  106  Alloctr  106  Proc    0 
[Iter 2] Total (MB): Used  223  Alloctr  228  Proc 11278 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 3] Elapsed real time: 0:00:49 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:03:12 total=0:03:14
[Iter 3] Stage (MB): Used  106  Alloctr  106  Proc    0 
[Iter 3] Total (MB): Used  223  Alloctr  228  Proc 11278 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

[Iter 4] Elapsed real time: 0:00:49 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:03:13 total=0:03:15
[Iter 4] Stage (MB): Used  106  Alloctr  106  Proc    0 
[Iter 4] Total (MB): Used  223  Alloctr  228  Proc 11278 

End DR iteration 4 with 1 parts

Incremental DRC patching:
Routed	1/1 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Short : 2

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = I_BLENDER_1/HFSNET_127
Net 2 = I_BLENDER_1/HFSNET_129
Net 3 = I_SDRAM_TOP/sram_fixnet
Net 4 = I_SDRAM_TOP/sram_fixnet_1
Net 5 = I_SDRAM_TOP/sram_fixnet_11
Net 6 = sys_2x_clk
Net 7 = test_mode
Net 8 = test_so[5]
Net 9 = I_RISC_CORE/copt_gre_net_1513
Net 10 = I_SDRAM_TOP/I_SDRAM_IF/gre_a_INV_148_36
Net 11 = prst_n
Net 12 = pidsel
Net 13 = pgnt_n
Net 14 = pad_in[31]
Net 15 = pad_in[27]
Net 16 = pad_in[26]
Net 17 = pad_in[25]
Net 18 = pad_in[22]
Net 19 = pad_in[14]
Net 20 = pad_in[2]
Net 21 = ZBUF_97_61
Net 22 = I_SDRAM_TOP/I_SDRAM_IF/gre_a_INV_177_36
Net 23 = I_RISC_CORE/copt_gre_net_1515
Net 24 = pad_out[26]
Net 25 = aps_rename_4_
Net 26 = HFSNET_69
Net 27 = I_PCI_TOP/sram_fixnet_307
Net 28 = I_RISC_CORE/copt_gre_net_1518
Net 29 = HFSNET_55
Net 30 = dftopt58
Net 31 = I_SDRAM_TOP/gre_a_BUF_13_30
Net 32 = ppar_in
Net 33 = pc_be_in[3]
Net 34 = pc_be_in[2]
Net 35 = pc_be_in[1]
Net 36 = pc_be_in[0]
Net 37 = pframe_n_in
Net 38 = ptrdy_n_in
Net 39 = pirdy_n_in
Net 40 = pdevsel_n_in
Net 41 = pstop_n_in
Net 42 = pperr_n_in
Net 43 = pserr_n_in
Net 44 = pm66en
Net 45 = aps_rename_45_
Net 46 = sd_CK
Net 47 = sd_CKn
Net 48 = sd_DQ_in[31]
Net 49 = sd_DQ_in[29]
Net 50 = sd_DQ_in[28]
Net 51 = sd_DQ_in[27]
Net 52 = sd_DQ_in[25]
Net 53 = sd_DQ_in[23]
Net 54 = sd_DQ_in[22]
Net 55 = sd_DQ_in[21]
Net 56 = sd_DQ_in[16]
Net 57 = sd_DQ_in[15]
Net 58 = sd_DQ_in[13]
Net 59 = sd_DQ_in[12]
Net 60 = sd_DQ_in[10]
Net 61 = sd_DQ_in[1]
Net 62 = sd_DQ_in[0]
Net 63 = sd_DQ_out[30]
Net 64 = sd_DQ_out[22]
Net 65 = sd_DQ_out[16]
Net 66 = sd_DQ_out[10]
Net 67 = sd_DQ_out[8]
Net 68 = sd_DQ_out[6]
Net 69 = sd_DQ_out[4]
Net 70 = sd_DQ_out[0]
Net 71 = HFSNET_169
Net 72 = I_SDRAM_TOP/I_SDRAM_IF/CDINET_1
Net 73 = n1038
Net 74 = n1041
Net 75 = n664
Net 76 = n677
Net 77 = n680
Net 78 = n681
Net 79 = n685
Net 80 = n686
Net 81 = n926
Net 82 = n930
Net 83 = n932
Net 84 = n933
Net 85 = n934
Net 86 = n937
Net 87 = n939
Net 88 = n940
Net 89 = n946
Net 90 = n948
Net 91 = n950
Net 92 = n952
Net 93 = n956
Net 94 = I_SDRAM_TOP/dftopt2
Net 95 = net_parser_sd_wfifo_push
Net 96 = net_sd_rfifo_parser_empty
Net 97 = I_SDRAM_TOP/HFSNET_39
Net 98 = I_SDRAM_TOP/HFSNET_26
Net 99 = net_sd_wfifo_data_58
Net 100 = net_sd_wfifo_data_55
.... and 5877 other nets
Total number of changed nets = 5977 (out of 40758)

[DR: Done] Elapsed real time: 0:00:50 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:03:14 total=0:03:15
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used  121  Alloctr  125  Proc 11278 
[ECO: DR] Elapsed real time: 0:01:08 
[ECO: DR] Elapsed cpu  time: sys=0:00:05 usr=0:03:59 total=0:04:04
[ECO: DR] Stage (MB): Used  117  Alloctr  121  Proc    0 
[ECO: DR] Total (MB): Used  121  Alloctr  125  Proc 11278 

ECO Route finished with 0 open nets, of which 0 are frozen
Information: Merged away 170 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 1 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Short : 1



Total Wire Length =                    1081060 micron
Total Number of Contacts =             394473
Total Number of Wires =                391021
Total Number of PtConns =              56653
Total Number of Routed Wires =       390218
Total Routed Wire Length =           1074814 micron
Total Number of Routed Contacts =       394473
	Layer                 M1 :       7169 micron
	Layer                 M2 :     293958 micron
	Layer                 M3 :     358916 micron
	Layer                 M4 :     193201 micron
	Layer                 M5 :     147138 micron
	Layer                 M6 :      64093 micron
	Layer                 M7 :      10341 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via       VIA67SQ_C(rot) :        701
	Via   VIA67SQ_C(rot)_1x2 :          2
	Via            VIA56SQ_C :       3039
	Via       VIA56SQ_C(rot) :          3
	Via        VIA56BAR(rot) :          3
	Via       VIA45SQ_C(rot) :      12776
	Via            VIA34SQ_C :      45176
	Via       VIA34SQ_C(rot) :        169
	Via          VIA34SQ_2x1 :          1
	Via            VIA23SQ_C :       1752
	Via       VIA23SQ_C(rot) :     173888
	Via            VIA12SQ_C :     137948
	Via       VIA12SQ_C(rot) :      12423
	Via           VIA12BAR_C :       4515
	Via      VIA12BAR_C(rot) :         42
	Via             VIA12BAR :         28
	Via        VIA12BAR(rot) :         86
	Via        VIA12SQ_C_2x1 :       1860
	Via   VIA12SQ_C(rot)_1x2 :          2
	Via   VIA12SQ_C(rot)_2x1 :          4
	Via          VIA12SQ_2x1 :         55

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
        Weight 1     =  1.22% (1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.78% (155042  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45345   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
        Weight 1     =  0.28% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.72% (701     vias)
 
  Total double via conversion rate    =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
 
  The optimized via conversion rate based on total routed via count =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
        Weight 1     =  1.22% (1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.78% (155042  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45345   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
        Weight 1     =  0.28% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.72% (701     vias)
 

Total number of nets = 40758
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 183 (ZRT-559)

Total Wire Length =                    1081060 micron
Total Number of Contacts =             394473
Total Number of Wires =                391021
Total Number of PtConns =              56653
Total Number of Routed Wires =       390218
Total Routed Wire Length =           1074814 micron
Total Number of Routed Contacts =       394473
	Layer                 M1 :       7169 micron
	Layer                 M2 :     293958 micron
	Layer                 M3 :     358916 micron
	Layer                 M4 :     193201 micron
	Layer                 M5 :     147138 micron
	Layer                 M6 :      64093 micron
	Layer                 M7 :      10341 micron
	Layer                 M8 :          0 micron
	Layer                 M9 :          0 micron
	Layer               MRDL :          0 micron
	Via       VIA67SQ_C(rot) :        701
	Via   VIA67SQ_C(rot)_1x2 :          2
	Via            VIA56SQ_C :       3039
	Via       VIA56SQ_C(rot) :          3
	Via        VIA56BAR(rot) :          3
	Via       VIA45SQ_C(rot) :      12776
	Via            VIA34SQ_C :      45176
	Via       VIA34SQ_C(rot) :        169
	Via          VIA34SQ_2x1 :          1
	Via            VIA23SQ_C :       1752
	Via       VIA23SQ_C(rot) :     173888
	Via            VIA12SQ_C :     137948
	Via       VIA12SQ_C(rot) :      12423
	Via           VIA12BAR_C :       4515
	Via      VIA12BAR_C(rot) :         42
	Via             VIA12BAR :         28
	Via        VIA12BAR(rot) :         86
	Via        VIA12SQ_C_2x1 :       1860
	Via   VIA12SQ_C(rot)_1x2 :          2
	Via   VIA12SQ_C(rot)_2x1 :          4
	Via          VIA12SQ_2x1 :         55

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
        Weight 1     =  1.22% (1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.78% (155042  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45345   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
        Weight 1     =  0.28% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.72% (701     vias)
 
  Total double via conversion rate    =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
 
  The optimized via conversion rate based on total routed via count =  0.49% (1924 / 394473 vias)
 
    Layer VIA1       =  1.22% (1921   / 156963  vias)
        Weight 1     =  1.22% (1921    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.78% (155042  vias)
    Layer VIA2       =  0.00% (0      / 175640  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (175640  vias)
    Layer VIA3       =  0.00% (1      / 45346   vias)
        Weight 1     =  0.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (45345   vias)
    Layer VIA4       =  0.00% (0      / 12776   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12776   vias)
    Layer VIA5       =  0.00% (0      / 3045    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3045    vias)
    Layer VIA6       =  0.28% (2      / 703     vias)
        Weight 1     =  0.28% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.72% (701     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 5977 nets with eco mode
[ECO: End] Elapsed real time: 0:01:13 
[ECO: End] Elapsed cpu  time: sys=0:00:05 usr=0:04:04 total=0:04:10
[ECO: End] Stage (MB): Used   -2  Alloctr   -1  Proc    0 
[ECO: End] Total (MB): Used    1  Alloctr    2  Proc 11278 

Route-opt ECO routing complete            CPU:  9747 s (  2.71 hr )  ELAPSE:  3586 s (  1.00 hr )  MEM-PEAK:  3932 MB
Co-efficient Ratio Summary:
4.193421605168  6.578038173743  2.479639287280  7.744187640401  0.485050000373  3.179565833704  5.567214854587  2.894454687461  6.565921211739  9.017931005874  6773.470324733986  3.466070663107  8.126622085274  4.208598623831  8.115014007969
9.225026005909  4.623951719464  2.370222810454  7.184040419314  2.429406660765  8.752789974315  3.180724094414  6.578797024787  6.358918172838  1.135110396096  7880.269045470014  8.470352196545  0.067108375020
6.053169788008  8.842290376556  1.167951369483  8.473988586224  3.056717040238  7.977150003284  5.095897059611  1.512375270128  7.396892780132  5.512174627835  5444.386169572519  0.924804255140  8.247244760973
1.622717301191  5.364967636225  9.761750732250  7.087784010639  3.266767908575  3.326983141172  8.630188680581  7.928327807234  3.539122687622  7.326710845049  8836.232398217363  1.640456379405  4.413788606611
0.127471820544  5.457071401040  3.562484565702  0.782601125367  8.475913341826  3.540902792637  7.260982365283  4.062618553867  4.638167603828  9.918752602249  9107.357675062150  2.784584849911  1.984001210361
8.147231225807  8.167536593230  8.604182236351  8.456246175620  4.172738711939  2.116086733806  5.048868234594  7.245890340933  6.848439499428  9.711158302068  0160.916441620001  0.432613796103  4.593437221970
4.170951204753  0.006744338142  9.230842665908  9.005582446071  9.326522482444  6.379456735048  7.070545116827  1.601288971734  3.371851099375  6.270831836178  9323.250385867726  3.792777785460  3.273414599466
5.626230900943  0.979555808410  3.699311314126  6.351007317096  2.525475159474  1.769006493222  0.937110170310  4.351358215196  6.626958267388  8.334247993832  3399.594168569183  1.723693049225  2.776893567821
0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075634512  0.128041334775  1.812653000502  0.004171103135  7464.320720050816  4.412049996884  8.486413125482
9.368010550338  6.714941242254  2.123053166109  0.076272701123  3.081071784525  6.074711099858  5.147436404232  7.646769894349  3.242169387781  5.511993399972  7151.074022650754  6.887873316961  4.217898962781
3.033414183355  3.751556509437  9.098936029136  7.026425459020  2.092084649978  4.714951177467  4.577340473171  2.747214319815  9.207400444311  4.146375880413  9395.835619709910  1.913669358948  2.064713902827
9.245295623722  2.595477269778  0.086963367818  1.037847393641  5.157027411336  1.564766944246  9.766505239565  9.210874902189  6.473823894481  4.638328931610  7840.231497955657  8.065632611497  9.632969277774
4.187540401363  5.050000353722  9.565833784961  7.214754887289  4.454387463714  5.921217874654  7.937506774310  4.670800033986  3.439509851681  8.123968685274  7946.699676431811  5.631451019922  5.029757446462
3.950064138552  0.221226938123  4.029619314657  9.406669396875  2.789964661318  0.723294414657  8.793224787635  8.918112319113  5.103696096357  4.141098870014  1072.227016845006  4.477829170605  3.162430545884
2.299621220431  7.950775967252  3.967786224710  6.717040538797  7.150003284509  5.897059611151  2.371470128739  6.892720613551  2.169827835113  8.268111072519  3525.479695440824  4.513229423162  2.710056038536
4.966981999291  1.759148734113  7.763210639731  6.767907106332  6.983131420921  0.187880592445  8.323008134353  9.122627103732  6.705045049452  0.240395417363  4241.021406205441  0.058565161012  7.474525565545
7.074665306671  2.487880882483  2.685725367252  5.913341126354  0.902792637795  0.982365283506  2.614253067463  8.167665391991  8.747402249589  1.365672262150  5385.107008061198  1.371183392064  7.234988315816
7.536577674185  4.182210795250  6.246975620822  2.738711239211  6.086733806504  8.868234594724  5.890240933684  8.439499548971  1.154902068685  4.924448920001  3044.984086753459  0.795494901667  0.954977759000
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 40739 nets, 0 global routed, 40736 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
Corner: Cmin
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 4
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 40736 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 40736, routed nets = 40736, across physical hierarchy nets = 0, parasitics cached nets = 40736, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 817. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0366     0.0366      1        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0263     0.2565     19        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
    1   9   0.0057     0.0057      1        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.0435     0.0676      4        -          -      -
    1  12   0.0000     0.0000      0        -          -      -
    1  13   0.0000     0.0000      0        -          -      -
    1  14   0.0000     0.0000      0        -          -      -
    2   1        -          -      -   0.0000     0.0000      0
    2   2        -          -      -   0.0000     0.0000      0
    2   3        -          -      -   0.0000     0.0000      0
    2   4        -          -      -   0.0000     0.0000      0
    2   5        -          -      -   0.0000     0.0000      0
    2   6        -          -      -   0.0000     0.0000      0
    2   7        -          -      -   0.0000     0.0000      0
    2   8        -          -      -   0.0000     0.0000      0
    2   9        -          -      -   0.0000     0.0000      0
    2  10        -          -      -   0.0000     0.0000      0
    2  11        -          -      -   0.0000     0.0000      0
    2  12        -          -      -   0.0000     0.0000      0
    2  13        -          -      -   0.0000     0.0000      0
    2  14        -          -      -   0.0000     0.0000      0
    3   1   0.0000     0.0000      0        -          -      -
    3   2   0.0000     0.0000      0        -          -      -
    3   3   0.0000     0.0000      0        -          -      -
    3   4   0.0000     0.0000      0        -          -      -
    3   5   0.0144     0.0144      1        -          -      -
    3   6   0.0000     0.0000      0        -          -      -
    3   7   0.0000     0.0000      0        -          -      -
    3   8   0.0000     0.0000      0        -          -      -
    3   9   0.0000     0.0000      0        -          -      -
    3  10   0.0000     0.0000      0        -          -      -
    3  11   0.0000     0.0000      0        -          -      -
    3  12   0.0000     0.0000      0        -          -      -
    3  13   0.0000     0.0000      0        -          -      -
    3  14   0.0000     0.0000      0        -          -      -
    3  15   0.0000     0.0000      0        -          -      -
    4   1        -          -      -   0.0000     0.0000      0
    4   2        -          -      -   0.0000     0.0000      0
    4   3        -          -      -   0.0000     0.0000      0
    4   4        -          -      -   0.0000     0.0000      0
    4   5        -          -      -   0.0000     0.0000      0
    4   6        -          -      -   0.0000     0.0000      0
    4   7        -          -      -   0.0000     0.0000      0
    4   8        -          -      -   0.0000     0.0000      0
    4   9        -          -      -   0.0000     0.0000      0
    4  10        -          -      -   0.0000     0.0000      0
    4  11        -          -      -   0.0000     0.0000      0
    4  12        -          -      -   0.0000     0.0000      0
    4  13        -          -      -   0.0000     0.0000      0
    4  14        -          -      -   0.0000     0.0000      0
    4  15        -          -      -   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0435     0.3663   0.3297     25        -          -      -       13     0.0169       48  183751392
    2   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       11 33332959232
    3   *   0.0144     0.0144   0.0000      1        -          -      -       13     0.0169       48  166387216
    4   *        -          -        -      -   0.0000     0.0000      0        0     0.0000       11 36498239488
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0435     0.3807   0.3297     26   0.0000     0.0000      0       13     0.0169       55 36498239488    375730.31      37786
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0435     0.3807   0.3297     26   0.0000     0.0000      0       13       55 36498239488    375730.31      37786

Route-opt optimization complete                 0.00        0.00      0.00       252     375730.31  36498239488.00       37786              1.01      3932

Route-opt command complete                CPU:  9943 s (  2.76 hr )  ELAPSE:  3637 s (  1.01 hr )  MEM-PEAK:  3932 MB
Route-opt command statistics  CPU=1632 sec (0.45 hr) ELAPSED=484 sec (0.13 hr) MEM-PEAK=3.840 GB
Information: Activity propagation will be performed for scenario func_worst.
Information: Activity propagation will be performed for scenario test_worst.
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 14 ****
[Non-Incremental Power-Update] SCENE[test_best_late] PROP[late] InstanceSize[42122]
[Non-Incremental Power-Update] SCENE[test_worst_late] PROP[late] InstanceSize[42122]
[Non-Incremental Power-Update] SCENE[func_best_late] PROP[late] InstanceSize[42122]
[Non-Incremental Power-Update] SCENE[func_worst_late] PROP[late] InstanceSize[42122]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-05-17 17:06:58 / Session:  01:01:16 / Command:  00:08:44 / CPU:  00:29:09 / Memory: 3932 MB (FLW-8100)
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 4 shapes out of 20739 total shapes.
Layer M2: cached 482 shapes out of 242295 total shapes.
Cached 17597 vias out of 447772 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
	60% complete ...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
	10% complete ...
	20% complete ...
	30% complete ...
	40% complete ...
	50% complete ...
	60% complete ...
	70% complete ...
	80% complete ...
	90% complete ...
Regular Filler Insertion Complete
... 4377 of regular filler SHFILL128_RVT inserted
... 1740 of regular filler SHFILL64_RVT inserted
... 101871 of regular filler SHFILL3_RVT inserted
... 8358 of regular filler SHFILL2_RVT inserted
... 9205 of regular filler SHFILL1_RVT inserted
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:route2.design'. (DES-028)
Information: Saving block 'ORCA_TOP_lib:ORCA_TOP.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design ORCA_TOP has 40739 nets, 0 global routed, 40736 detail routed. (NEX-024)
NEX: extract design ORCA_TOP
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz, corner name Cmax 
NEX: write corner ID 1 parasitics to ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz, corner name Cmin 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.Information: SPEF output -mt with 4 threads (NEX-014)
NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 3 out of 13 POW-001 messages were not printed due to limit 10  (MSG-3913)
Information: 28714 out of 28724 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 6 out of 16 POW-024 messages were not printed due to limit 10  (MSG-3913)
Information: 7 out of 17 POW-051 messages were not printed due to limit 10  (MSG-3913)
Information: 14 out of 24 POW-052 messages were not printed due to limit 10  (MSG-3913)
Information: 102 out of 112 POW-080 messages were not printed due to limit 10  (MSG-3913)
