{"vcs1":{"timestamp_begin":1696332450.501173642, "rt":16.33, "ut":14.30, "st":0.67}}
{"vcselab":{"timestamp_begin":1696332466.927605083, "rt":1.65, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696332468.655441673, "rt":0.55, "ut":0.33, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696332449.648227878}
{"VCS_COMP_START_TIME": 1696332449.648227878}
{"VCS_COMP_END_TIME": 1696332469.386131218}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390812}}
{"stitch_vcselab": {"peak_mem": 227828}}
