{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679346694012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679346694014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 20 17:11:33 2023 " "Processing started: Mon Mar 20 17:11:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679346694014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346694014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346694014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679346694459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679346694460 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hex7seg.v(43) " "Verilog HDL warning at hex7seg.v(43): extended using \"x\" or \"z\"" {  } { { "hex7seg.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/hex7seg.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1679346701278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/hex7seg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX6to1 " "Found entity 1: MUX6to1" {  } { { "MUX6to1.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/MUX6to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3bit2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3bit2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3bit2to1 " "Found entity 1: MUX3bit2to1" {  } { { "MUX3bit2to1.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/MUX3bit2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "MUX2to1.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/MUX2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8part4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8Part4 " "Found entity 1: Lab8Part4" {  } { { "Lab8Part4.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8part3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8Part3 " "Found entity 1: Lab8Part3" {  } { { "Lab8Part3.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hellodecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hellodecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HelloDecoder " "Found entity 1: HelloDecoder" {  } { { "HelloDecoder.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/HelloDecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8part2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab8Part2 " "Found entity 1: Lab8Part2" {  } { { "Lab8Part2.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679346701341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346701341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab8Part4 " "Elaborating entity \"Lab8Part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679346701413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:t " "Elaborating entity \"Timer\" for hierarchy \"Timer:t\"" {  } { { "Lab8Part4.v" "t" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346701416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timer.v(21) " "Verilog HDL assignment warning at Timer.v(21): truncated value with size 32 to match size of target (3)" {  } { { "Timer.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679346701416 "|Lab8Part4|Timer:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Timer.v(32) " "Verilog HDL assignment warning at Timer.v(32): truncated value with size 32 to match size of target (3)" {  } { { "Timer.v" "" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Timer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679346701417 "|Lab8Part4|Timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab8Part3 Lab8Part3:control " "Elaborating entity \"Lab8Part3\" for hierarchy \"Lab8Part3:control\"" {  } { { "Lab8Part4.v" "control" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346701547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6to1 Lab8Part3:control\|MUX6to1:case1 " "Elaborating entity \"MUX6to1\" for hierarchy \"Lab8Part3:control\|MUX6to1:case1\"" {  } { { "Lab8Part3.v" "case1" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346701549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3bit2to1 Lab8Part3:control\|MUX6to1:case1\|MUX3bit2to1:MUX0 " "Elaborating entity \"MUX3bit2to1\" for hierarchy \"Lab8Part3:control\|MUX6to1:case1\|MUX3bit2to1:MUX0\"" {  } { { "MUX6to1.v" "MUX0" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/MUX6to1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346701551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HelloDecoder Lab8Part3:control\|HelloDecoder:display1 " "Elaborating entity \"HelloDecoder\" for hierarchy \"Lab8Part3:control\|HelloDecoder:display1\"" {  } { { "Lab8Part3.v" "display1" { Text "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/Lab8Part3.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346701554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679346702344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/output_files/Lab8.map.smsg " "Generated suppressed messages file D:/MTU Semester VI/EE2174 Digital Logic/Lab/Lab8/src/output_files/Lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346702677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679346703136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679346703136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679346703482 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679346703482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679346703482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679346703482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679346703635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 20 17:11:43 2023 " "Processing ended: Mon Mar 20 17:11:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679346703635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679346703635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679346703635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679346703635 ""}
