--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr
DC_FPGA_TOP.pcf

Design file:              DC_FPGA_TOP.ncd
Physical constraint file: DC_FPGA_TOP.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y32.C6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.352ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.645ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcklo                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y28.B1       net (fanout=1)        2.476   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y28.B        Tilo                  0.203   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y28.D1       net (fanout=2)        0.490   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y28.CMUX     Topdc                 0.368   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y32.D6       net (fanout=1)        0.967   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y32.C6       net (fanout=1)        0.118   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y32.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (1.594ns logic, 4.051ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y43.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.420ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.713ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X9Y40.A3       net (fanout=1)        2.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X9Y40.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X8Y41.C5       net (fanout=2)        0.513   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X8Y41.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X8Y41.B6       net (fanout=1)        0.226   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y43.C4       net (fanout=1)        0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.430ns logic, 3.283ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X4Y18.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.417ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      4.710ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcklo                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y28.B1       net (fanout=1)        2.476   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y28.B        Tilo                  0.203   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X4Y18.AX       net (fanout=2)        1.503   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X4Y18.CLK      Tdick                 0.086   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.731ns logic, 3.979ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X9Y40.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.980ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X9Y40.A3       net (fanout=1)        1.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X9Y40.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (0.450ns logic, 1.237ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X6Y28.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.226ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y7.AQ        Tcklo                 0.235   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y28.B1       net (fanout=1)        1.501   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.197   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.933ns (0.432ns logic, 1.501ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X8Y41.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.172ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X9Y40.A3       net (fanout=1)        1.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X9Y40.A        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X8Y41.AX       net (fanout=2)        0.210   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X8Y41.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.432ns logic, 1.447ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X5Y7.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.318ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.318ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X6Y46.A1       net (fanout=8)        1.364   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X6Y46.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y36.D3       net (fanout=2)        1.431   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y36.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X5Y7.CLK       net (fanout=4)        2.670   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.318ns (0.853ns logic, 5.465ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.155ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.155ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y36.D5       net (fanout=18)       1.091   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y36.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X5Y7.CLK       net (fanout=4)        2.670   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (0.965ns logic, 5.190ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.139ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.139ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X6Y46.A2       net (fanout=8)        1.185   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X6Y46.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y36.D3       net (fanout=2)        1.431   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y36.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X5Y7.CLK       net (fanout=4)        2.670   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.139ns (0.853ns logic, 5.286ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y57.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.592ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.592ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.DQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X9Y47.B1       net (fanout=4)        0.628   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y41.B1       net (fanout=9)        1.605   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y57.CLK      net (fanout=4)        1.452   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (0.907ns logic, 3.685ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.533ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.533ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X6Y46.A1       net (fanout=8)        1.364   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X6Y46.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X6Y41.B4       net (fanout=2)        0.920   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X6Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y57.CLK      net (fanout=4)        1.452   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (0.797ns logic, 3.736ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.473ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.473ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X9Y47.B4       net (fanout=4)        0.509   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y41.B1       net (fanout=9)        1.605   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y57.CLK      net (fanout=4)        1.452   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.907ns logic, 3.566ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y57.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.512ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.966ns (Levels of Logic = 0)
  Clock Path Skew:      2.451ns (1.952 - -0.499)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.260ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.210   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y57.SR       net (fanout=10)       1.579   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y57.CLK      Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.387ns logic, 1.579ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X5Y7.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.430ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.368ns (Levels of Logic = 0)
  Clock Path Skew:      6.817ns (6.318 - -0.499)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    icon_control1<13> falling
  Clock Uncertainty:    0.981ns

  Clock Uncertainty:          0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.260ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.421   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X5Y7.SR        net (fanout=11)       2.701   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
    SLICE_X5Y7.CLK       Tremck      (-Th)    -0.246   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (0.667ns logic, 2.701ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y57.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.219ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.842ns (Levels of Logic = 0)
  Clock Path Skew:      5.064ns (4.592 - -0.472)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.260ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y57.SR       net (fanout=10)       2.228   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y57.CLK      Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.614ns logic, 2.228ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3631 paths analyzed, 595 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.795ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X1Y17.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X6Y44.D1       net (fanout=3)        0.497   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X6Y44.DMUX     Tilo                  0.261   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y23.A2       net (fanout=18)       2.913   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y17.SR       net (fanout=3)        1.737   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y17.CLK      Trck                  0.267   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (1.437ns logic, 5.651ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.999ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X6Y40.C1       net (fanout=8)        1.628   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X6Y40.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X7Y23.A1       net (fanout=2)        1.750   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y17.SR       net (fanout=3)        1.737   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y17.CLK      Trck                  0.267   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.999ns (1.380ns logic, 5.619ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y23.A5       net (fanout=18)       1.785   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y17.SR       net (fanout=3)        1.737   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y17.CLK      Trck                  0.267   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.491ns logic, 5.455ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X8Y29.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.009ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y32.B4       net (fanout=18)       1.433   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y32.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_LCE
    SLICE_X7Y23.B3       net (fanout=4)        0.969   icon_control1<4>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.009ns (1.774ns logic, 5.235ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X6Y44.D1       net (fanout=3)        0.497   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X6Y44.DMUX     Tilo                  0.261   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y23.A2       net (fanout=18)       2.913   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.984ns (1.666ns logic, 5.318ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X6Y40.C1       net (fanout=8)        1.628   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X6Y40.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X7Y23.A1       net (fanout=2)        1.750   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (1.609ns logic, 5.286ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X8Y29.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.992ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y32.B4       net (fanout=18)       1.433   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y32.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_LCE
    SLICE_X7Y23.B3       net (fanout=4)        0.969   icon_control1<4>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.425   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.992ns (1.757ns logic, 5.235ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X6Y44.D1       net (fanout=3)        0.497   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X6Y44.DMUX     Tilo                  0.261   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y23.A2       net (fanout=18)       2.913   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.425   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (1.649ns logic, 5.318ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.878ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X6Y40.C1       net (fanout=8)        1.628   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X6Y40.C        Tilo                  0.204   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X7Y23.A1       net (fanout=2)        1.750   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X7Y23.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_LCE
    SLICE_X7Y23.B4       net (fanout=3)        0.504   icon_control1<5>
    SLICE_X7Y23.BMUX     Tilo                  0.313   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X8Y29.SR       net (fanout=3)        1.404   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X8Y29.CLK      Tsrck                 0.425   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.878ns (1.592ns logic, 5.286ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X5Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.CQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X5Y54.DX       net (fanout=1)        0.136   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X5Y54.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X7Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.AQ       Tcko                  0.198   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X7Y23.BX       net (fanout=2)        0.136   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X7Y23.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X5Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.CQ       Tcko                  0.198   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X5Y43.DX       net (fanout=2)        0.142   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X5Y43.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.278ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X9Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.D2       net (fanout=3)        1.400   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.D        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y48.CE       net (fanout=3)        1.237   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y48.CLK      Tceck                 0.340   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.934ns logic, 2.637ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X9Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.D2       net (fanout=3)        1.400   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.D        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y48.CE       net (fanout=3)        1.237   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y48.CLK      Tceck                 0.324   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.918ns logic, 2.637ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X9Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.D2       net (fanout=3)        1.400   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.D        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y48.CE       net (fanout=3)        1.237   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y48.CLK      Tceck                 0.316   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (0.910ns logic, 2.637ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X7Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.C6       net (fanout=3)        0.517   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y50.SR       net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y50.CLK      Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.223ns logic, 0.795ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X7Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.021ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.C6       net (fanout=3)        0.517   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y50.SR       net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y50.CLK      Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.226ns logic, 0.795ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X7Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X6Y52.C6       net (fanout=3)        0.517   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X6Y52.C        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y50.SR       net (fanout=3)        0.278   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y50.CLK      Tcksr       (-Th)     0.121   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.233ns logic, 0.795ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.549ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X9Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y58.A6       net (fanout=3)        0.129   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y58.CLK      Tas                   0.322   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.713ns logic, 0.129ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X9Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y58.A6       net (fanout=3)        0.027   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y58.CLK      Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 522 paths analyzed, 179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X9Y5.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.090ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.383ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X6Y46.A1       net (fanout=8)        1.364   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X6Y46.AMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X7Y48.B6       net (fanout=2)        0.511   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X7Y48.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X7Y48.A5       net (fanout=2)        0.193   icon_control0<12>
    SLICE_X7Y48.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X9Y5.SR        net (fanout=3)        3.878   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X9Y5.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (1.437ns logic, 5.946ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.077ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.370ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y48.B5       net (fanout=18)       0.379   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y48.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X7Y48.A5       net (fanout=2)        0.193   icon_control0<12>
    SLICE_X7Y48.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X9Y5.SR        net (fanout=3)        3.878   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X9Y5.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.370ns (1.491ns logic, 5.879ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.911ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.204ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y49.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X6Y46.A2       net (fanout=8)        1.185   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X6Y46.AMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X7Y48.B6       net (fanout=2)        0.511   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<8>
    SLICE_X7Y48.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X7Y48.A5       net (fanout=2)        0.193   icon_control0<12>
    SLICE_X7Y48.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X9Y5.SR        net (fanout=3)        3.878   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X9Y5.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (1.437ns logic, 5.767ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (SLICE_X9Y9.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.548ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      6.841ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X6Y40.B3       net (fanout=18)       0.993   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y9.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.841ns (1.437ns logic, 5.404ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.406ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      6.699ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.DQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X9Y47.B1       net (fanout=4)        0.628   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y40.B5       net (fanout=9)        1.654   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y9.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (1.435ns logic, 5.264ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.287ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      6.580ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X9Y47.B4       net (fanout=4)        0.509   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y40.B5       net (fanout=9)        1.654   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y9.CLK       Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.580ns (1.435ns logic, 5.145ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X8Y9.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.506ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      6.799ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X7Y47.B1       net (fanout=1)        1.429   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X7Y47.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X6Y40.B3       net (fanout=18)       0.993   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X8Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X8Y9.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.395ns logic, 5.404ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.364ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      6.657ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.DQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X9Y47.B1       net (fanout=4)        0.628   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y40.B5       net (fanout=9)        1.654   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X8Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X8Y9.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.393ns logic, 5.264ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.245ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      6.538ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X9Y47.B4       net (fanout=4)        0.509   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X9Y47.BMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X6Y40.B5       net (fanout=9)        1.654   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X6Y40.BMUX     Tilo                  0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X6Y40.A3       net (fanout=4)        0.346   icon_control0<5>
    SLICE_X6Y40.A        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X8Y9.SR        net (fanout=3)        2.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X8Y9.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      6.538ns (1.393ns logic, 5.145ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X4Y55.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.101ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X4Y55.A4       net (fanout=2)        0.211   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X4Y55.CLK      Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.395ns logic, 0.211ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X4Y43.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.094ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.CMUX     Tshcko                0.244   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X4Y43.C3       net (fanout=2)        0.172   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X4Y43.CLK      Tah         (-Th)    -0.197   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.441ns logic, 0.172ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X4Y43.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.088ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    sys_clk rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.244   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X4Y43.B3       net (fanout=2)        0.178   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X4Y43.CLK      Tah         (-Th)    -0.197   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.441ns logic, 0.178ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 428 paths analyzed, 382 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y43.C1), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.897ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.190ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X6Y46.D1       net (fanout=1)        1.372   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X6Y46.CMUX     Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X9Y47.D3       net (fanout=1)        1.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X9Y47.DMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y43.C1       net (fanout=1)        1.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (1.450ns logic, 3.740ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.353ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.646ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X6Y46.D4       net (fanout=1)        0.828   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X6Y46.CMUX     Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X9Y47.D3       net (fanout=1)        1.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X9Y47.DMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y43.C1       net (fanout=1)        1.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (1.450ns logic, 3.196ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.344ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.637ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X6Y46.D2       net (fanout=1)        0.819   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X6Y46.CMUX     Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X9Y47.D3       net (fanout=1)        1.199   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X9Y47.DMUX     Tilo                  0.313   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y43.C1       net (fanout=1)        1.169   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (1.450ns logic, 3.187ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y43.C4), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.711ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.004ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y59.DQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X9Y41.C3       net (fanout=1)        2.669   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X9Y41.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y41.B2       net (fanout=1)        0.619   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X8Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y43.C4       net (fanout=1)        0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.231ns logic, 3.773ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.434ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.727ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y21.AQ       Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X9Y41.C2       net (fanout=2)        2.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X9Y41.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X8Y41.B2       net (fanout=1)        0.619   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X8Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y43.C4       net (fanout=1)        0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.175ns logic, 3.552ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.417ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.710ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X9Y43.B2       net (fanout=1)        1.264   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X9Y43.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X8Y41.B1       net (fanout=1)        0.786   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X8Y41.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X9Y43.C4       net (fanout=1)        0.485   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y43.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.175ns logic, 2.535ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y32.C6), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.430ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.AQ        Tcko                  0.447   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X6Y28.C1       net (fanout=1)        2.249   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X6Y28.CMUX     Tilo                  0.361   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y32.D6       net (fanout=1)        0.967   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y32.C6       net (fanout=1)        0.118   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y32.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.389ns logic, 3.334ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.598ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y25.AQ       Tcko                  0.391   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X6Y28.C2       net (fanout=2)        1.473   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X6Y28.CMUX     Tilo                  0.361   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y32.D6       net (fanout=1)        0.967   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y32.C6       net (fanout=1)        0.118   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y32.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.333ns logic, 2.558ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.311ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.604ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.447   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X6Y28.D6       net (fanout=1)        1.123   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X6Y28.CMUX     Topdc                 0.368   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y32.D6       net (fanout=1)        0.967   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y32.D        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y32.C6       net (fanout=1)        0.118   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y32.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.396ns logic, 2.208ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X7Y36.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.279ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.AMUX     Tshcko                0.244   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X7Y36.C5       net (fanout=1)        0.142   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X7Y36.C        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X7Y36.SR       net (fanout=3)        0.294   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X7Y36.CLK      Tremck      (-Th)    -0.150   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.550ns logic, 0.436ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (SLICE_X5Y33.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.298ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Data Path Delay:      1.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.CQ       Tcko                  0.198   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD
    SLICE_X5Y33.A4       net (fanout=1)        0.202   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
    SLICE_X5Y33.A        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X5Y33.SR       net (fanout=3)        0.300   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X5Y33.CLK      Tremck      (-Th)    -0.149   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.503ns logic, 0.502ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X6Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.351ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CMUX     Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X6Y41.A4       net (fanout=1)        0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X6Y41.A        Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X6Y41.SR       net (fanout=3)        0.328   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X6Y41.CLK      Tremck      (-Th)    -0.133   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.058ns (0.533ns logic, 0.525ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DATA_CLK_P = PERIOD TIMEGRP "DATA_CLK_P<0>" 40 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DATA_CLK_P = PERIOD TIMEGRP "DATA_CLK_P<0>" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_buffer/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: clk_buffer/clkfbout
--------------------------------------------------------------------------------
Slack: 15.075ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clk_buffer/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" 
TS_DATA_CLK_P /         2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 837 paths analyzed, 489 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.846ns.
--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4 (SLICE_X6Y59.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.470ns (Levels of Logic = 1)
  Clock Path Skew:      -0.519ns (1.236 - 1.755)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X7Y58.D4       net (fanout=4)        0.855   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.051ns logic, 3.419ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.CQ       Tcko                  0.447   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D6       net (fanout=5)        1.286   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.037ns logic, 3.850ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.579 - 0.616)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_dataWrite
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X7Y58.D3       net (fanout=5)        1.041   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_4
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.051ns logic, 3.605ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 (SLICE_X6Y59.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.519ns (1.236 - 1.755)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X7Y58.D4       net (fanout=4)        0.855   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.295   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.015ns logic, 3.419ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.CQ       Tcko                  0.447   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D6       net (fanout=5)        1.286   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.295   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.001ns logic, 3.850ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.579 - 0.616)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_dataWrite
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X7Y58.D3       net (fanout=5)        1.041   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.295   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_6
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.015ns logic, 3.605ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7 (SLICE_X6Y59.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.519ns (1.236 - 1.755)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X7Y58.D4       net (fanout=4)        0.855   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.291   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (1.011ns logic, 3.419ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.847ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.CQ       Tcko                  0.447   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D6       net (fanout=5)        1.286   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.291   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.847ns (0.997ns logic, 3.850ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.579 - 0.616)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.CMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_dataWrite
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X7Y58.D3       net (fanout=5)        1.041   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X7Y58.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_ByteLink/r_txDataK
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X6Y59.CE       net (fanout=2)        2.564   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X6Y59.CLK      Tceck                 0.291   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<7>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (1.011ns logic, 3.605ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" TS_DATA_CLK_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X5Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 0)
  Clock Path Skew:      0.384ns (1.091 - 0.707)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.AMUX     Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X5Y49.SR       net (fanout=32)       0.820   u_dc_receiver/DC_Interface_back/sstRst
    SLICE_X5Y49.CLK      Tremck      (-Th)    -0.179   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.423ns logic, 0.820ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X0Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.399ns (1.106 - 0.707)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.AMUX     Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X0Y49.SR       net (fanout=32)       1.169   u_dc_receiver/DC_Interface_back/sstRst
    SLICE_X0Y49.CLK      Tremck      (-Th)    -0.085   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.329ns logic, 1.169ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X0Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.399ns (1.106 - 0.707)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.AMUX     Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X0Y49.SR       net (fanout=32)       1.169   u_dc_receiver/DC_Interface_back/sstRst
    SLICE_X0Y49.CLK      Tremck      (-Th)    -0.115   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.359ns logic, 1.169ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" TS_DATA_CLK_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: Clk_to_QBLink
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: Clk_to_QBLink
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_buffer/clkout2_buf/I0
  Logical resource: clk_buffer/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_buffer/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" 
TS_DATA_CLK_P /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17441 paths analyzed, 4342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  53.590ns.
--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X6Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.520ns (1.171 - 1.691)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.CQ       Tcko                  0.391   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X6Y26.DX       net (fanout=1)        3.505   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X6Y26.CLK      Tdick                 0.086   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.477ns logic, 3.505ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X6Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 0)
  Clock Path Skew:      -0.520ns (1.171 - 1.691)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AMUX     Tshcko                0.461   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X6Y26.AX       net (fanout=1)        3.210   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X6Y26.CLK      Tdick                 0.086   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.547ns logic, 3.210ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X6Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 0)
  Clock Path Skew:      -0.520ns (1.171 - 1.691)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y25.AQ       Tcko                  0.391   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X6Y26.BX       net (fanout=1)        3.156   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X6Y26.CLK      Tdick                 0.086   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.477ns logic, 3.156ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" TS_DATA_CLK_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y8.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.120 - 0.118)
  Source Clock:         DATA_CLK rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9 to u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.BMUX     Tshcko                0.244   u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<9>
                                                       u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9
    RAMB16_X0Y8.ADDRA13  net (fanout=5)        0.160   u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<9>
    RAMB16_X0Y8.CLKA     Trckc_ADDRA (-Th)     0.066   u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.178ns logic, 0.160ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X9Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.328ns (1.061 - 0.733)
  Source Clock:         Clk_to_QBLink rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y53.AQ       Tcko                  0.198   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X9Y52.BX       net (fanout=1)        1.276   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X9Y52.CLK      Tckdi       (-Th)    -0.059   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.257ns logic, 1.276ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X0Y21.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_txData10b_6 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_txData10b_6 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.CQ       Tcko                  0.198   u_dc_receiver/DC_Interface_back/txData10b<7>
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_txData10b_6
    RAMB8_X0Y21.DIBDI1   net (fanout=1)        0.229   u_dc_receiver/DC_Interface_back/txData10b<6>
    RAMB8_X0Y21.CLKAWRCLKTrckd_DIB   (-Th)     0.053   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.145ns logic, 0.229ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" TS_DATA_CLK_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y10.CLKBRDCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" 
TS_DATA_CLK_P / 5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2792 paths analyzed, 1116 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.823ns.
--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0 (SLICE_X9Y42.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.608 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0
    SLICE_X6Y29.C3       net (fanout=4)        2.428   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<0>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.360   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.158ns logic, 4.884ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/proc_reset (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.608 - 0.681)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/proc_reset to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.AQ        Tcko                  0.391   BUS_RD_ENA_OBUF
                                                       Udc_data/proc_reset
    SLICE_X6Y29.B3       net (fanout=18)       2.361   Udc_data/proc_reset
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.360   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (0.954ns logic, 4.540ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.608 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1
    SLICE_X6Y29.C4       net (fanout=3)        1.795   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.360   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.158ns logic, 4.251ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1 (SLICE_X9Y42.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.608 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0
    SLICE_X6Y29.C3       net (fanout=4)        2.428   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<0>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.295   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    -------------------------------------------------  ---------------------------
    Total                                      5.977ns (1.093ns logic, 4.884ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/proc_reset (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.608 - 0.681)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/proc_reset to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.AQ        Tcko                  0.391   BUS_RD_ENA_OBUF
                                                       Udc_data/proc_reset
    SLICE_X6Y29.B3       net (fanout=18)       2.361   Udc_data/proc_reset
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.295   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    -------------------------------------------------  ---------------------------
    Total                                      5.429ns (0.889ns logic, 4.540ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.608 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1
    SLICE_X6Y29.C4       net (fanout=3)        1.795   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CE       net (fanout=2)        2.179   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X9Y42.CLK      Tceck                 0.295   SAMPLESEL_1_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_1
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.093ns logic, 4.251ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2 (SLICE_X6Y37.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.593 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_0
    SLICE_X6Y29.C3       net (fanout=4)        2.428   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<0>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CE       net (fanout=2)        1.531   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CLK      Tceck                 0.331   SAMPLESEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    -------------------------------------------------  ---------------------------
    Total                                      5.365ns (1.129ns logic, 4.236ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/proc_reset (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (0.593 - 0.681)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/proc_reset to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.AQ        Tcko                  0.391   BUS_RD_ENA_OBUF
                                                       Udc_data/proc_reset
    SLICE_X6Y29.B3       net (fanout=18)       2.361   Udc_data/proc_reset
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CE       net (fanout=2)        1.531   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CLK      Tceck                 0.331   SAMPLESEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.817ns (0.925ns logic, 3.892ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.593 - 0.669)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.720ns

  Clock Uncertainty:          0.720ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1 to Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.BQ       Tcko                  0.391   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i_1
    SLICE_X6Y29.C4       net (fanout=3)        1.795   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/ena_i<1>
    SLICE_X6Y29.C        Tilo                  0.204   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv_SW0
    SLICE_X6Y29.B4       net (fanout=2)        0.277   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
    SLICE_X6Y29.B        Tilo                  0.203   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/N0
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CE       net (fanout=2)        1.531   Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/_n0127_inv
    SLICE_X6Y37.CLK      Tceck                 0.331   SAMPLESEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/ShftWin_i/samplesel_i_2
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.129ns logic, 3.603ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" TS_DATA_CLK_P / 5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8 (SLICE_X5Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               first_dig_win_8 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.327ns (1.084 - 0.757)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: first_dig_win_8 to Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.AMUX      Tshcko                0.244   last_dig_win<8>
                                                       first_dig_win_8
    SLICE_X5Y4.AX        net (fanout=2)        1.096   first_dig_win<8>
    SLICE_X5Y4.CLK       Tckdi       (-Th)    -0.059   Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i<8>
                                                       Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.303ns logic, 1.096ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X9Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RESET1 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.314ns (1.071 - 0.757)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: RESET1 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.AQ        Tcko                  0.198   last_dig_win<8>
                                                       RESET1
    SLICE_X9Y13.SR       net (fanout=3)        1.057   RESET1
    SLICE_X9Y13.CLK      Tremck      (-Th)    -0.139   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      1.394ns (0.337ns logic, 1.057ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (SLICE_X2Y8.C1), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_2 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 2)
  Clock Path Skew:      0.333ns (1.094 - 0.761)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_2 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.CQ        Tcko                  0.198   last_dig_win<3>
                                                       last_dig_win_2
    SLICE_X5Y6.C5        net (fanout=3)        0.301   last_dig_win<2>
    SLICE_X5Y6.C         Tilo                  0.156   last_dig_win<8>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X2Y8.C1        net (fanout=2)        0.536   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X2Y8.CLK       Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.591ns logic, 0.837ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_8 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.471ns (Levels of Logic = 2)
  Clock Path Skew:      0.337ns (1.094 - 0.757)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_8 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y6.BQ        Tcko                  0.198   last_dig_win<8>
                                                       last_dig_win_8
    SLICE_X5Y6.C1        net (fanout=2)        0.344   last_dig_win<8>
    SLICE_X5Y6.C         Tilo                  0.156   last_dig_win<8>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X2Y8.C1        net (fanout=2)        0.536   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X2Y8.CLK       Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.591ns logic, 0.880ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 2)
  Clock Path Skew:      0.333ns (1.094 - 0.761)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_1 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.BQ        Tcko                  0.198   last_dig_win<3>
                                                       last_dig_win_1
    SLICE_X5Y6.C3        net (fanout=3)        0.416   last_dig_win<1>
    SLICE_X5Y6.C         Tilo                  0.156   last_dig_win<8>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X2Y8.C1        net (fanout=2)        0.536   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X2Y8.CLK       Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.591ns logic, 0.952ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" TS_DATA_CLK_P / 5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Location pin: RAMB8_X0Y18.CLKBRDCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_buffer/clkout3_buf/I0
  Logical resource: clk_buffer/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_buffer/clkout2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DATA_CLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DATA_CLK_P                  |     40.000ns|     10.000ns|     34.115ns|            0|            0|            0|        21070|
| TS_clk_buffer_clkout1         |     16.000ns|      5.846ns|          N/A|            0|            0|          837|            0|
| TS_clk_buffer_clkout0         |     80.000ns|     53.590ns|          N/A|            0|            0|        17441|            0|
| TS_clk_buffer_clkout2         |      8.000ns|      6.823ns|          N/A|            0|            0|         2792|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DATA_CLK_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_N<0>  |    7.712|         |         |         |
DATA_CLK_P<0>  |    7.712|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DATA_CLK_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_N<0>  |    7.712|         |         |         |
DATA_CLK_P<0>  |    7.712|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 25700 paths, 0 nets, and 7400 connections

Design statistics:
   Minimum period:  53.590ns{1}   (Maximum frequency:  18.660MHz)
   Maximum path delay from/to any node:   4.278ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 12 17:18:59 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 423 MB



