module FSM(input clk, rst, x, output, a, b);





endmodule

