Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri Jun 14 15:11:58 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_processor_test_timing_summary_routed.rpt -pb program_loader_processor_test_timing_summary_routed.pb -rpx program_loader_processor_test_timing_summary_routed.rpx -warn_on_violation
| Design       : program_loader_processor_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               72          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21094)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21094)
----------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.828        0.000                      0                 4507        0.156        0.000                      0                 4507       41.160        0.000                       0                  2274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        46.828        0.000                      0                 4507        0.156        0.000                      0                 4507       41.160        0.000                       0                  2274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       46.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.828ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[53][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.373ns  (logic 6.521ns (18.435%)  route 28.852ns (81.565%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.646    41.261    processor/memory/D[2]
    SLICE_X11Y8          FDRE                                         r  processor/memory/memory_reg[53][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.442    88.120    processor/memory/CLK
    SLICE_X11Y8          FDRE                                         r  processor/memory/memory_reg[53][0][2]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X11Y8          FDRE (Setup_fdre_C_D)       -0.067    88.088    processor/memory/memory_reg[53][0][2]
  -------------------------------------------------------------------
                         required time                         88.088    
                         arrival time                         -41.261    
  -------------------------------------------------------------------
                         slack                                 46.828    

Slack (MET) :             46.972ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[58][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.228ns  (logic 6.521ns (18.511%)  route 28.707ns (81.489%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.500    41.115    processor/memory/D[2]
    SLICE_X9Y7           FDRE                                         r  processor/memory/memory_reg[58][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441    88.119    processor/memory/CLK
    SLICE_X9Y7           FDRE                                         r  processor/memory/memory_reg[58][0][2]/C
                         clock pessimism              0.070    88.190    
                         clock uncertainty           -0.035    88.154    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.067    88.087    processor/memory/memory_reg[58][0][2]
  -------------------------------------------------------------------
                         required time                         88.087    
                         arrival time                         -41.115    
  -------------------------------------------------------------------
                         slack                                 46.972    

Slack (MET) :             47.002ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[51][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.233ns  (logic 6.521ns (18.508%)  route 28.712ns (81.492%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.506    41.121    processor/memory/D[2]
    SLICE_X10Y9          FDRE                                         r  processor/memory/memory_reg[51][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441    88.119    processor/memory/CLK
    SLICE_X10Y9          FDRE                                         r  processor/memory/memory_reg[51][0][2]/C
                         clock pessimism              0.070    88.190    
                         clock uncertainty           -0.035    88.154    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)       -0.031    88.123    processor/memory/memory_reg[51][0][2]
  -------------------------------------------------------------------
                         required time                         88.123    
                         arrival time                         -41.121    
  -------------------------------------------------------------------
                         slack                                 47.002    

Slack (MET) :             47.105ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[61][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.079ns  (logic 6.521ns (18.589%)  route 28.558ns (81.411%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.352    40.967    processor/memory/D[2]
    SLICE_X13Y10         FDRE                                         r  processor/memory/memory_reg[61][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440    88.118    processor/memory/CLK
    SLICE_X13Y10         FDRE                                         r  processor/memory/memory_reg[61][0][2]/C
                         clock pessimism              0.070    88.189    
                         clock uncertainty           -0.035    88.153    
    SLICE_X13Y10         FDRE (Setup_fdre_C_D)       -0.081    88.072    processor/memory/memory_reg[61][0][2]
  -------------------------------------------------------------------
                         required time                         88.072    
                         arrival time                         -40.967    
  -------------------------------------------------------------------
                         slack                                 47.105    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[50][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        35.058ns  (logic 6.521ns (18.601%)  route 28.537ns (81.399%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.331    40.946    processor/memory/D[2]
    SLICE_X10Y10         FDRE                                         r  processor/memory/memory_reg[50][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441    88.119    processor/memory/CLK
    SLICE_X10Y10         FDRE                                         r  processor/memory/memory_reg[50][0][2]/C
                         clock pessimism              0.070    88.190    
                         clock uncertainty           -0.035    88.154    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)       -0.028    88.126    processor/memory/memory_reg[50][0][2]
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                         -40.946    
  -------------------------------------------------------------------
                         slack                                 47.181    

Slack (MET) :             47.266ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[62][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.943ns  (logic 6.521ns (18.662%)  route 28.422ns (81.338%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.215    40.830    processor/memory/D[2]
    SLICE_X11Y10         FDRE                                         r  processor/memory/memory_reg[62][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441    88.119    processor/memory/CLK
    SLICE_X11Y10         FDRE                                         r  processor/memory/memory_reg[62][0][2]/C
                         clock pessimism              0.070    88.190    
                         clock uncertainty           -0.035    88.154    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)       -0.058    88.096    processor/memory/memory_reg[62][0][2]
  -------------------------------------------------------------------
                         required time                         88.096    
                         arrival time                         -40.830    
  -------------------------------------------------------------------
                         slack                                 47.266    

Slack (MET) :             47.272ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[55][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.963ns  (logic 6.521ns (18.651%)  route 28.442ns (81.349%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.235    40.850    processor/memory/D[2]
    SLICE_X8Y10          FDRE                                         r  processor/memory/memory_reg[55][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440    88.118    processor/memory/CLK
    SLICE_X8Y10          FDRE                                         r  processor/memory/memory_reg[55][0][2]/C
                         clock pessimism              0.070    88.189    
                         clock uncertainty           -0.035    88.153    
    SLICE_X8Y10          FDRE (Setup_fdre_C_D)       -0.031    88.122    processor/memory/memory_reg[55][0][2]
  -------------------------------------------------------------------
                         required time                         88.122    
                         arrival time                         -40.850    
  -------------------------------------------------------------------
                         slack                                 47.272    

Slack (MET) :             47.275ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[59][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.991ns  (logic 6.521ns (18.636%)  route 28.470ns (81.364%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.264    40.879    processor/memory/D[2]
    SLICE_X7Y10          FDRE                                         r  processor/memory/memory_reg[59][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.508    88.186    processor/memory/CLK
    SLICE_X7Y10          FDRE                                         r  processor/memory/memory_reg[59][0][2]/C
                         clock pessimism              0.070    88.257    
                         clock uncertainty           -0.035    88.221    
    SLICE_X7Y10          FDRE (Setup_fdre_C_D)       -0.067    88.154    processor/memory/memory_reg[59][0][2]
  -------------------------------------------------------------------
                         required time                         88.154    
                         arrival time                         -40.879    
  -------------------------------------------------------------------
                         slack                                 47.275    

Slack (MET) :             47.425ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[57][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.773ns  (logic 6.521ns (18.753%)  route 28.252ns (81.247%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    35.755    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    35.879 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    36.491    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    36.615 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.046    40.661    processor/memory/D[2]
    SLICE_X9Y10          FDRE                                         r  processor/memory/memory_reg[57][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440    88.118    processor/memory/CLK
    SLICE_X9Y10          FDRE                                         r  processor/memory/memory_reg[57][0][2]/C
                         clock pessimism              0.070    88.189    
                         clock uncertainty           -0.035    88.153    
    SLICE_X9Y10          FDRE (Setup_fdre_C_D)       -0.067    88.086    processor/memory/memory_reg[57][0][2]
  -------------------------------------------------------------------
                         required time                         88.086    
                         arrival time                         -40.661    
  -------------------------------------------------------------------
                         slack                                 47.425    

Slack (MET) :             47.522ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[24][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        34.456ns  (logic 6.547ns (19.001%)  route 27.909ns (80.999%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.442    11.785    processor/memory/mem_IP[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I2_O)        0.124    11.909 r  processor/memory/led[2]_INST_0_i_111/O
                         net (fo=1, routed)           0.000    11.909    processor/memory/led[2]_INST_0_i_111_n_0
    SLICE_X14Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    12.123 r  processor/memory/led[2]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    12.123    processor/memory/led[2]_INST_0_i_51_n_0
    SLICE_X14Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    12.211 r  processor/memory/led[2]_INST_0_i_21/O
                         net (fo=1, routed)           1.259    13.470    processor/memory/led[2]_INST_0_i_21_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.319    13.789 r  processor/memory/led[2]_INST_0_i_6/O
                         net (fo=1, routed)           1.092    14.881    processor/memory/led[2]_INST_0_i_6_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.005 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          1.552    16.556    processor/memory/mem_instruction[0]_218[4]
    SLICE_X32Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.680 r  processor/memory/memory[1][0][6]_i_5/O
                         net (fo=2, routed)           0.455    17.136    processor/id/memory_reg[1][2][0]
    SLICE_X30Y15         LUT5 (Prop_lut5_I1_O)        0.124    17.260 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=591, routed)         3.193    20.453    processor/memory/memory_reg[1][2][0]_0[1]
    SLICE_X19Y4          LUT6 (Prop_lut6_I2_O)        0.124    20.577 r  processor/memory/registers[0][2][3]_i_41/O
                         net (fo=1, routed)           0.000    20.577    processor/memory/registers[0][2][3]_i_41_n_0
    SLICE_X19Y4          MUXF7 (Prop_muxf7_I0_O)      0.238    20.815 r  processor/memory/registers_reg[0][2][3]_i_27/O
                         net (fo=1, routed)           0.000    20.815    processor/memory/registers_reg[0][2][3]_i_27_n_0
    SLICE_X19Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    20.919 r  processor/memory/registers_reg[0][2][3]_i_12/O
                         net (fo=1, routed)           1.143    22.062    processor/memory/registers_reg[0][2][3]_i_12_n_0
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.316    22.378 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=2, routed)           0.000    22.378    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X31Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    22.595 r  processor/memory/memory_reg[0][2][0]_i_20/O
                         net (fo=1, routed)           0.977    23.573    processor/memory/memory_reg[0][2][0]_i_20_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.299    23.872 r  processor/memory/memory[0][2][0]_i_10/O
                         net (fo=5, routed)           0.991    24.862    processor/memory/memory[0][2][0]_i_23
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.148    25.010 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    25.509    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    25.837 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    26.371    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    26.495 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    27.002    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    27.126 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    27.126    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.527 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.527    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.749 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    28.800    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    29.099 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    29.708    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    29.832 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    29.832    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.345 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.345    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.462 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    31.877    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    32.001 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    32.636    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    32.760 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    32.760    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.273 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.273    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.390 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    34.836    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    34.960 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.424    35.383    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I1_O)        0.124    35.507 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.892    36.399    processor/registers/reg_writeData[0]_5[3]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.150    36.549 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.794    40.343    processor/memory/D[3]
    SLICE_X13Y1          FDRE                                         r  processor/memory/memory_reg[24][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.443    88.121    processor/memory/CLK
    SLICE_X13Y1          FDRE                                         r  processor/memory/memory_reg[24][0][3]/C
                         clock pessimism              0.070    88.192    
                         clock uncertainty           -0.035    88.156    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.291    87.865    processor/memory/memory_reg[24][0][3]
  -------------------------------------------------------------------
                         required time                         87.865    
                         arrival time                         -40.343    
  -------------------------------------------------------------------
                         slack                                 47.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pl/checksum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.751%)  route 0.126ns (47.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.587     1.477    pl/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  pl/checksum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pl/checksum_reg[2]/Q
                         net (fo=3, routed)           0.126     1.744    pl/checksum_reg_n_0_[2]
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.856     1.990    pl/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.076     1.588    pl/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pl/checksum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.314%)  route 0.139ns (49.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.587     1.477    pl/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  pl/checksum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pl/checksum_reg[3]/Q
                         net (fo=3, routed)           0.139     1.757    pl/checksum_reg_n_0_[3]
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.856     1.990    pl/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.063     1.575    pl/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X35Y34         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.102     1.720    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    uart_controller/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X34Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.092     1.583    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X35Y34         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.103     1.721    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.766 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart_controller/FSM_sequential_tx_state[1]_i_1_n_0
    SLICE_X34Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X34Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.091     1.582    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pl/checksum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.415%)  route 0.139ns (49.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.588     1.478    pl/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pl/checksum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pl/checksum_reg[5]/Q
                         net (fo=3, routed)           0.139     1.757    pl/checksum_reg_n_0_[5]
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.856     1.990    pl/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[5]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.060     1.572    pl/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X37Y34         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.134     1.752    uart_controller/tx_state[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.797 r  uart_controller/tx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    uart_controller/tx_bit_index[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X36Y34         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.120     1.611    uart_controller/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pl/checksum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.602%)  route 0.138ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.588     1.478    pl/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pl/checksum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pl/checksum_reg[6]/Q
                         net (fo=3, routed)           0.138     1.756    pl/checksum_reg_n_0_[6]
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.856     1.990    pl/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pl/tx_data_reg[6]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.053     1.565    pl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 processor/memory/memory_reg[99][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.321ns (25.998%)  route 0.914ns (74.002%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.564     1.454    processor/memory/CLK
    SLICE_X31Y7          FDRE                                         r  processor/memory/memory_reg[99][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  processor/memory/memory_reg[99][2][0]/Q
                         net (fo=2, routed)           0.103     1.698    processor/memory/memory_reg[99][2]_215[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  processor/memory/memory[0][2][0]_i_16/O
                         net (fo=2, routed)           0.052     1.795    processor/memory/memory[0][2][0]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=1, routed)           0.207     2.047    processor/id/registers_reg[0][2][0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I2_O)        0.045     2.092 r  processor/id/memory[0][2][0]_i_3/O
                         net (fo=6, routed)           0.428     2.520    processor/id/DI[0]
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.565 r  processor/id/registers[0][2][0]_i_1/O
                         net (fo=3, routed)           0.123     2.689    processor/registers/reg_writeData[2]_1[0]
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][0]/C
                         clock pessimism             -0.188     2.424    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.070     2.494    processor/registers/registers_reg[0][2][0]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 processor/memory/memory_reg[99][2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.321ns (25.875%)  route 0.920ns (74.125%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.564     1.454    processor/memory/CLK
    SLICE_X31Y7          FDRE                                         r  processor/memory/memory_reg[99][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  processor/memory/memory_reg[99][2][0]/Q
                         net (fo=2, routed)           0.103     1.698    processor/memory/memory_reg[99][2]_215[0]
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  processor/memory/memory[0][2][0]_i_16/O
                         net (fo=2, routed)           0.052     1.795    processor/memory/memory[0][2][0]_i_16_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  processor/memory/memory[0][2][0]_i_8/O
                         net (fo=1, routed)           0.207     2.047    processor/id/registers_reg[0][2][0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I2_O)        0.045     2.092 r  processor/id/memory[0][2][0]_i_3/O
                         net (fo=6, routed)           0.428     2.520    processor/id/DI[0]
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.565 r  processor/id/registers[0][2][0]_i_1/O
                         net (fo=3, routed)           0.129     2.694    processor/registers/reg_writeData[2]_1[0]
    SLICE_X34Y14         FDRE                                         r  processor/registers/registers_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X34Y14         FDRE                                         r  processor/registers/registers_reg[1][2][0]/C
                         clock pessimism             -0.188     2.424    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.070     2.494    processor/registers/registers_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.589     1.479    uart_controller/CLK
    SLICE_X39Y34         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/FSM_onehot_rx_state_reg[0]/Q
                         net (fo=8, routed)           0.120     1.740    uart_controller/rx_bit_index0
    SLICE_X38Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.785 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X38Y34         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.858     1.992    uart_controller/CLK
    SLICE_X38Y34         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X38Y34         FDRE (Hold_fdre_C_D)         0.091     1.583    uart_controller/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  processor_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   done_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   done_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   done_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   listen_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X40Y31   running_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y17   pl/address_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y17   pl/address_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X28Y15   pl/address_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   done_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   listen_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   listen_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   running_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X40Y31   running_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   done_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   listen_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   listen_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   running_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X40Y31   running_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.089ns  (logic 0.749ns (18.320%)  route 3.340ns (81.680%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.617     3.242    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X38Y17         LUT5 (Prop_lut5_I1_O)        0.124     3.366 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.722     4.089    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X33Y16         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.917ns  (logic 0.749ns (19.120%)  route 3.168ns (80.880%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.606     3.231    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     3.355 r  processor/registers/Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.562     3.917    processor/registers/Data2_reg[1][5]_i_1_n_0
    SLICE_X37Y15         LDCE                                         r  processor/registers/Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 0.749ns (20.842%)  route 2.845ns (79.158%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.047     2.672    processor/registers/Data2_reg[2][0]_1[0]
    SLICE_X40Y17         LUT4 (Prop_lut4_I1_O)        0.124     2.796 r  processor/registers/Data2_reg[0][5]_i_1/O
                         net (fo=1, routed)           0.797     3.594    processor/registers/Data2_reg[0][5]_i_1_n_0
    SLICE_X40Y16         LDCE                                         r  processor/registers/Data2_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.523ns  (logic 0.749ns (21.260%)  route 2.774ns (78.740%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.221     2.846    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X39Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.970 r  processor/registers/Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.553     3.523    processor/registers/Data2_reg[1][6]_i_1_n_0
    SLICE_X37Y17         LDCE                                         r  processor/registers/Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.520ns  (logic 0.749ns (21.279%)  route 2.771ns (78.721%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.298     2.923    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X37Y13         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  processor/registers/Data2_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.473     3.520    processor/registers/Data2_reg[1][0]_i_1_n_0
    SLICE_X36Y12         LDCE                                         r  processor/registers/Data2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.458ns  (logic 0.749ns (21.661%)  route 2.709ns (78.339%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.088     2.713    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X39Y13         LUT4 (Prop_lut4_I3_O)        0.124     2.837 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.621     3.458    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X36Y12         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.388ns  (logic 0.749ns (22.108%)  route 2.639ns (77.892%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.031     2.656    processor/registers/Data2_reg[2][0]_1[0]
    SLICE_X39Y17         LUT4 (Prop_lut4_I1_O)        0.124     2.780 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.608     3.388    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X40Y16         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 0.683ns (21.277%)  route 2.527ns (78.723%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.890     2.449    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X39Y17         LUT4 (Prop_lut4_I3_O)        0.124     2.573 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.637     3.210    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X38Y15         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.139ns  (logic 0.749ns (23.858%)  route 2.390ns (76.142%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.011     2.636    processor/registers/Data2_reg[2][0]_1[1]
    SLICE_X40Y12         LUT4 (Prop_lut4_I3_O)        0.124     2.760 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.379     3.139    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X40Y12         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.128ns  (logic 0.749ns (23.941%)  route 2.379ns (76.059%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.753     2.378    processor/registers/Data2_reg[2][0]_1[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I1_O)        0.124     2.502 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.626     3.128    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X40Y16         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.178ns (49.661%)  route 0.180ns (50.339%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X30Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.180     0.358    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X32Y14         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.178ns (45.827%)  route 0.210ns (54.173%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X30Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.210     0.388    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X32Y14         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.223ns (56.823%)  route 0.169ns (43.177%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X30Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.169     0.347    processor/memory/read1_reg[1]_i_1_0[1]
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.045     0.392 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X31Y14         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.224ns (43.720%)  route 0.288ns (56.280%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X30Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.169     0.347    processor/memory/read1_reg[1]_i_1_0[1]
    SLICE_X31Y14         LUT4 (Prop_lut4_I2_O)        0.046     0.393 r  processor/memory/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.512    processor/id/registers_reg[0][0][6][1]
    SLICE_X33Y15         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.206ns (36.794%)  route 0.354ns (63.206%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X29Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=3, routed)           0.177     0.335    processor/memory/read1_reg[1]_i_1_1[0]
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.048     0.383 r  processor/memory/write_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.177     0.560    processor/id/registers_reg[0][0][6][0]
    SLICE_X33Y15         LDCE                                         r  processor/id/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.203ns (30.721%)  route 0.458ns (69.279%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.288     0.446    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.491 r  processor/registers/Data1_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.170     0.661    processor/registers/Data1_reg[2][2]_i_1_n_0
    SLICE_X34Y13         LDCE                                         r  processor/registers/Data1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.203ns (30.073%)  route 0.472ns (69.927%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.293     0.451    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X34Y14         LUT5 (Prop_lut5_I3_O)        0.045     0.496 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.179     0.675    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X34Y13         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.203ns (29.086%)  route 0.495ns (70.914%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.439     0.597    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X39Y13         LUT4 (Prop_lut4_I1_O)        0.045     0.642 r  processor/registers/Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.056     0.698    processor/registers/Data1_reg[1][1]_i_1_n_0
    SLICE_X38Y13         LDCE                                         r  processor/registers/Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.203ns (28.900%)  route 0.499ns (71.100%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X29Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=3, routed)           0.317     0.475    processor/memory/read1_reg[1]_i_1_1[0]
    SLICE_X31Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.520 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.182     0.702    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X31Y14         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.223ns (31.454%)  route 0.486ns (68.546%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X32Y14         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.309     0.487    processor/registers/Data2_reg[2][0]_1[0]
    SLICE_X35Y12         LUT5 (Prop_lut5_I3_O)        0.045     0.532 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.177     0.709    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X34Y12         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.363ns  (logic 5.513ns (28.472%)  route 13.850ns (71.528%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.625     5.888    processor/registers/processor_clk_BUFG
    SLICE_X35Y15         FDRE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.419     6.307 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=533, routed)         6.342    12.650    processor/memory/mem_IP[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.299    12.949 f  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000    12.949    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.187 f  processor/memory/read1_reg[1]_i_67/O
                         net (fo=1, routed)           0.000    13.187    processor/memory/read1_reg[1]_i_67_n_0
    SLICE_X11Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    13.291 f  processor/memory/read1_reg[1]_i_32/O
                         net (fo=1, routed)           1.118    14.409    processor/memory/read1_reg[1]_i_32_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.316    14.725 f  processor/memory/read1_reg[1]_i_13/O
                         net (fo=1, routed)           1.980    16.706    processor/memory/read1_reg[1]_i_13_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.830 f  processor/memory/read1_reg[1]_i_7/O
                         net (fo=11, routed)          1.368    18.198    processor/memory/mem_instruction[0]_218[0]
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.152    18.350 r  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=2, routed)           1.201    19.551    processor/memory/led[2]_INST_0_i_4_n_0
    SLICE_X34Y15         LUT5 (Prop_lut5_I2_O)        0.348    19.899 r  processor/memory/led[2]_INST_0_i_1/O
                         net (fo=3, routed)           1.839    21.738    processor_n_1
    J1                   OBUF (Prop_obuf_I_O)         3.513    25.251 r  led[2]_INST_0/O
                         net (fo=0)                   0.000    25.251    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.860ns  (logic 1.520ns (10.966%)  route 12.340ns (89.034%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.551    14.894    processor/memory/mem_IP[1]
    SLICE_X22Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.018 r  processor/memory/address_reg[5]_i_81/O
                         net (fo=1, routed)           0.000    15.018    processor/memory/address_reg[5]_i_81_n_0
    SLICE_X22Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    15.265 r  processor/memory/address_reg[5]_i_46/O
                         net (fo=1, routed)           0.000    15.265    processor/memory/address_reg[5]_i_46_n_0
    SLICE_X22Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    15.363 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           1.213    16.576    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I1_O)        0.319    16.895 r  processor/memory/address_reg[5]_i_8/O
                         net (fo=1, routed)           0.831    17.726    processor/memory/address_reg[5]_i_8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.850 r  processor/memory/address_reg[5]_i_3/O
                         net (fo=3, routed)           1.213    19.063    processor/memory/mem_instruction[2]_216[5]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.152    19.215 r  processor/memory/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.533    19.748    processor/id/memory[23][0][6]_i_5[5]
    SLICE_X29Y16         LDCE                                         r  processor/id/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.492ns  (logic 1.493ns (11.066%)  route 11.999ns (88.934%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         7.440    13.783    processor/memory/mem_IP[1]
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124    13.907 r  processor/memory/address_reg[0]_i_69/O
                         net (fo=1, routed)           0.000    13.907    processor/memory/address_reg[0]_i_69_n_0
    SLICE_X21Y1          MUXF7 (Prop_muxf7_I1_O)      0.245    14.152 r  processor/memory/address_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    14.152    processor/memory/address_reg[0]_i_32_n_0
    SLICE_X21Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    14.256 r  processor/memory/address_reg[0]_i_14/O
                         net (fo=1, routed)           1.084    15.340    processor/memory/address_reg[0]_i_14_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I3_O)        0.316    15.656 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.230    16.887    processor/memory/address_reg[0]_i_4_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  processor/memory/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.303    18.313    processor/memory/mem_instruction[1]_217[0]
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.124    18.437 r  processor/memory/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.942    19.379    processor/id/registers[0][2][6]_i_4_0[0]
    SLICE_X33Y13         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.374ns  (logic 1.748ns (13.070%)  route 11.626ns (86.930%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.625     5.888    processor/registers/processor_clk_BUFG
    SLICE_X35Y15         FDRE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.419     6.307 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=533, routed)         6.342    12.650    processor/memory/mem_IP[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.299    12.949 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000    12.949    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.187 r  processor/memory/read1_reg[1]_i_67/O
                         net (fo=1, routed)           0.000    13.187    processor/memory/read1_reg[1]_i_67_n_0
    SLICE_X11Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    13.291 r  processor/memory/read1_reg[1]_i_32/O
                         net (fo=1, routed)           1.118    14.409    processor/memory/read1_reg[1]_i_32_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.316    14.725 r  processor/memory/read1_reg[1]_i_13/O
                         net (fo=1, routed)           1.980    16.706    processor/memory/read1_reg[1]_i_13_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.830 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=11, routed)          1.383    18.212    processor/memory/mem_instruction[0]_218[0]
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.336 r  processor/memory/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.263    18.599    processor/memory/read1_reg[0]_i_2_n_0
    SLICE_X31Y15         LUT6 (Prop_lut6_I5_O)        0.124    18.723 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.539    19.263    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X31Y14         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 1.493ns (11.217%)  route 11.817ns (88.783%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         7.440    13.783    processor/memory/mem_IP[1]
    SLICE_X21Y1          LUT6 (Prop_lut6_I2_O)        0.124    13.907 r  processor/memory/address_reg[0]_i_69/O
                         net (fo=1, routed)           0.000    13.907    processor/memory/address_reg[0]_i_69_n_0
    SLICE_X21Y1          MUXF7 (Prop_muxf7_I1_O)      0.245    14.152 r  processor/memory/address_reg[0]_i_32/O
                         net (fo=1, routed)           0.000    14.152    processor/memory/address_reg[0]_i_32_n_0
    SLICE_X21Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    14.256 r  processor/memory/address_reg[0]_i_14/O
                         net (fo=1, routed)           1.084    15.340    processor/memory/address_reg[0]_i_14_n_0
    SLICE_X21Y5          LUT6 (Prop_lut6_I3_O)        0.316    15.656 r  processor/memory/address_reg[0]_i_4/O
                         net (fo=1, routed)           1.230    16.887    processor/memory/address_reg[0]_i_4_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  processor/memory/address_reg[0]_i_2/O
                         net (fo=3, routed)           1.564    18.575    processor/memory/mem_instruction[1]_217[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.124    18.699 r  processor/memory/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.499    19.198    processor/id/memory[23][0][6]_i_5[0]
    SLICE_X29Y14         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.160ns  (logic 1.492ns (11.337%)  route 11.668ns (88.663%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.551    14.894    processor/memory/mem_IP[1]
    SLICE_X22Y17         LUT6 (Prop_lut6_I2_O)        0.124    15.018 r  processor/memory/address_reg[5]_i_81/O
                         net (fo=1, routed)           0.000    15.018    processor/memory/address_reg[5]_i_81_n_0
    SLICE_X22Y17         MUXF7 (Prop_muxf7_I1_O)      0.247    15.265 r  processor/memory/address_reg[5]_i_46/O
                         net (fo=1, routed)           0.000    15.265    processor/memory/address_reg[5]_i_46_n_0
    SLICE_X22Y17         MUXF8 (Prop_muxf8_I0_O)      0.098    15.363 r  processor/memory/address_reg[5]_i_21/O
                         net (fo=1, routed)           1.213    16.576    processor/memory/address_reg[5]_i_21_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I1_O)        0.319    16.895 r  processor/memory/address_reg[5]_i_8/O
                         net (fo=1, routed)           0.831    17.726    processor/memory/address_reg[5]_i_8_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.850 r  processor/memory/address_reg[5]_i_3/O
                         net (fo=3, routed)           1.074    18.923    processor/memory/mem_instruction[2]_216[5]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.124    19.047 r  processor/memory/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.047    processor/id/registers[0][2][6]_i_4_0[5]
    SLICE_X30Y16         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.160ns  (logic 1.449ns (11.011%)  route 11.711ns (88.989%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.116    14.459    processor/memory/mem_IP[1]
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.583 r  processor/memory/address_reg[4]_i_79/O
                         net (fo=1, routed)           0.000    14.583    processor/memory/address_reg[4]_i_79_n_0
    SLICE_X28Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    14.797 r  processor/memory/address_reg[4]_i_45/O
                         net (fo=1, routed)           0.000    14.797    processor/memory/address_reg[4]_i_45_n_0
    SLICE_X28Y31         MUXF8 (Prop_muxf8_I1_O)      0.088    14.885 r  processor/memory/address_reg[4]_i_20/O
                         net (fo=1, routed)           1.235    16.120    processor/memory/address_reg[4]_i_20_n_0
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.319    16.439 r  processor/memory/address_reg[4]_i_8/O
                         net (fo=1, routed)           0.948    17.387    processor/memory/address_reg[4]_i_8_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.124    17.511 r  processor/memory/address_reg[4]_i_3/O
                         net (fo=3, routed)           1.412    18.923    processor/memory/mem_instruction[2]_216[4]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.124    19.047 r  processor/memory/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.047    processor/id/memory[23][0][6]_i_5[4]
    SLICE_X29Y16         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.907ns  (logic 1.813ns (14.046%)  route 11.094ns (85.954%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         4.960    11.303    processor/memory/mem_IP[1]
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    11.427 f  processor/memory/led[2]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    11.427    processor/memory/led[2]_INST_0_i_120_n_0
    SLICE_X10Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    11.668 f  processor/memory/led[2]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    11.668    processor/memory/led[2]_INST_0_i_64_n_0
    SLICE_X10Y3          MUXF8 (Prop_muxf8_I0_O)      0.098    11.766 f  processor/memory/led[2]_INST_0_i_28/O
                         net (fo=1, routed)           0.786    12.552    processor/memory/led[2]_INST_0_i_28_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I3_O)        0.319    12.871 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.619    14.490    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.614 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=26, routed)          1.438    16.052    processor/memory/mem_instruction[0]_218[3]
    SLICE_X29Y16         LUT2 (Prop_lut2_I1_O)        0.119    16.171 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          1.178    17.349    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.332    17.681 r  processor/memory/constant_reg[3]_i_1/O
                         net (fo=1, routed)           1.114    18.795    processor/id/registers[0][2][6]_i_4_0[3]
    SLICE_X33Y13         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 1.449ns (11.324%)  route 11.347ns (88.676%))
  Logic Levels:           6  (LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.624     5.887    processor/registers/processor_clk_BUFG
    SLICE_X35Y16         FDRE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.456     6.343 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         7.736    14.079    processor/memory/mem_IP[1]
    SLICE_X26Y20         LUT6 (Prop_lut6_I2_O)        0.124    14.203 f  processor/memory/internal_reg2_reg[1]_i_41/O
                         net (fo=1, routed)           0.000    14.203    processor/memory/internal_reg2_reg[1]_i_41_n_0
    SLICE_X26Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    14.417 f  processor/memory/internal_reg2_reg[1]_i_21/O
                         net (fo=1, routed)           0.000    14.417    processor/memory/internal_reg2_reg[1]_i_21_n_0
    SLICE_X26Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    14.505 f  processor/memory/internal_reg2_reg[1]_i_11/O
                         net (fo=1, routed)           0.687    15.192    processor/memory/internal_reg2_reg[1]_i_11_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I1_O)        0.319    15.511 f  processor/memory/internal_reg2_reg[1]_i_3/O
                         net (fo=1, routed)           1.095    16.607    processor/memory/internal_reg2_reg[1]_i_3_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.731 f  processor/memory/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.450    18.181    processor/memory/IP_reg_reg[5]_0[0]
    SLICE_X30Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.305 r  processor/memory/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    18.684    processor/id/read1_reg[0]_i_2[0]
    SLICE_X30Y14         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.666ns  (logic 1.624ns (12.822%)  route 11.042ns (87.178%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.011     3.476    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.600 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.167    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.263 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          1.625     5.888    processor/registers/processor_clk_BUFG
    SLICE_X35Y15         FDRE                                         r  processor/registers/IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.419     6.307 r  processor/registers/IP_reg_reg[0]/Q
                         net (fo=533, routed)         6.342    12.650    processor/memory/mem_IP[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.299    12.949 r  processor/memory/read1_reg[1]_i_121/O
                         net (fo=1, routed)           0.000    12.949    processor/memory/read1_reg[1]_i_121_n_0
    SLICE_X11Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.187 r  processor/memory/read1_reg[1]_i_67/O
                         net (fo=1, routed)           0.000    13.187    processor/memory/read1_reg[1]_i_67_n_0
    SLICE_X11Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    13.291 r  processor/memory/read1_reg[1]_i_32/O
                         net (fo=1, routed)           1.118    14.409    processor/memory/read1_reg[1]_i_32_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.316    14.725 r  processor/memory/read1_reg[1]_i_13/O
                         net (fo=1, routed)           1.980    16.706    processor/memory/read1_reg[1]_i_13_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.830 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=11, routed)          1.080    17.910    processor/memory/mem_instruction[0]_218[0]
    SLICE_X30Y12         LUT4 (Prop_lut4_I3_O)        0.124    18.034 r  processor/memory/alu_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.521    18.555    processor/id/memory[0][2][0]_i_28[1]
    SLICE_X30Y12         LDCE                                         r  processor/id/alu_B_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/memory/memory_reg[97][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.730ns  (logic 0.254ns (34.809%)  route 0.476ns (65.191%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.559     1.449    processor/memory/CLK
    SLICE_X30Y17         FDRE                                         r  processor/memory/memory_reg[97][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/memory/memory_reg[97][1][6]/Q
                         net (fo=2, routed)           0.094     1.707    processor/memory/memory_reg[97][1]_113[6]
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  processor/memory/internal_reg1_reg[1]_i_4/O
                         net (fo=1, routed)           0.135     1.887    processor/memory/internal_reg1_reg[1]_i_4_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  processor/memory/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           0.247     2.178    processor/id/mem_instruction[1]_217[0]
    SLICE_X29Y15         LDCE                                         r  processor/id/internal_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[99][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.276ns (37.957%)  route 0.451ns (62.043%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.563     1.453    processor/memory/CLK
    SLICE_X31Y11         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  processor/memory/memory_reg[99][0][2]/Q
                         net (fo=2, routed)           0.125     1.719    processor/memory/memory_reg_n_0_[99][0][2]
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  processor/memory/read1_reg[1]_i_18/O
                         net (fo=1, routed)           0.173     1.937    processor/memory/read1_reg[1]_i_18_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  processor/memory/read1_reg[1]_i_8/O
                         net (fo=26, routed)          0.153     2.135    processor/memory/mem_instruction[0]_218[2]
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.045     2.180 r  processor/memory/alu_A_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    processor/id/memory[0][1][0]_i_2[0]
    SLICE_X33Y12         LDCE                                         r  processor/id/alu_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[97][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.299ns (40.382%)  route 0.441ns (59.618%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.559     1.449    processor/memory/CLK
    SLICE_X30Y17         FDRE                                         r  processor/memory/memory_reg[97][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.613 f  processor/memory/memory_reg[97][1][6]/Q
                         net (fo=2, routed)           0.094     1.707    processor/memory/memory_reg[97][1]_113[6]
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.752 f  processor/memory/internal_reg1_reg[1]_i_4/O
                         net (fo=1, routed)           0.135     1.887    processor/memory/internal_reg1_reg[1]_i_4_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.932 f  processor/memory/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           0.212     2.144    processor/memory/IP_reg_reg[5][0]
    SLICE_X29Y15         LUT2 (Prop_lut2_I1_O)        0.045     2.189 r  processor/memory/internal_reg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.189    processor/id/read1_reg[0]_i_2_0[0]
    SLICE_X29Y15         LDCE                                         r  processor/id/internal_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[97][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.299ns (39.330%)  route 0.461ns (60.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.559     1.449    processor/memory/CLK
    SLICE_X30Y17         FDRE                                         r  processor/memory/memory_reg[97][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  processor/memory/memory_reg[97][1][6]/Q
                         net (fo=2, routed)           0.094     1.707    processor/memory/memory_reg[97][1]_113[6]
    SLICE_X31Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  processor/memory/internal_reg1_reg[1]_i_4/O
                         net (fo=1, routed)           0.135     1.887    processor/memory/internal_reg1_reg[1]_i_4_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  processor/memory/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           0.232     2.164    processor/memory/IP_reg_reg[5][0]
    SLICE_X30Y16         LUT6 (Prop_lut6_I4_O)        0.045     2.209 r  processor/memory/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.209    processor/id/registers[0][2][6]_i_4_0[6]
    SLICE_X30Y16         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[97][0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.276ns (34.952%)  route 0.514ns (65.048%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.555     1.445    processor/memory/CLK
    SLICE_X31Y22         FDRE                                         r  processor/memory/memory_reg[97][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  processor/memory/memory_reg[97][0][4]/Q
                         net (fo=2, routed)           0.102     1.688    processor/memory/memory_reg_n_0_[97][0][4]
    SLICE_X30Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  processor/memory/led[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.140     1.873    processor/memory/led[2]_INST_0_i_7_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  processor/memory/led[2]_INST_0_i_2/O
                         net (fo=34, routed)          0.271     2.189    processor/memory/mem_instruction[0]_218[4]
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.045     2.234 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.234    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X31Y14         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[98][2][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.276ns (33.624%)  route 0.545ns (66.376%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.552     1.442    processor/memory/CLK
    SLICE_X31Y25         FDRE                                         r  processor/memory/memory_reg[98][2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  processor/memory/memory_reg[98][2][4]/Q
                         net (fo=2, routed)           0.091     1.674    processor/memory/memory_reg[98][2]_214[4]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           0.134     1.853    processor/memory/address_reg[4]_i_9_n_0
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  processor/memory/address_reg[4]_i_3/O
                         net (fo=3, routed)           0.319     2.218    processor/memory/mem_instruction[2]_216[4]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.263 r  processor/memory/constant_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.263    processor/id/registers[0][2][6]_i_4_0[4]
    SLICE_X30Y16         LDCE                                         r  processor/id/constant_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[98][2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.231ns (27.037%)  route 0.623ns (72.963%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.554     1.444    processor/memory/CLK
    SLICE_X29Y21         FDRE                                         r  processor/memory/memory_reg[98][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  processor/memory/memory_reg[98][2][6]/Q
                         net (fo=2, routed)           0.115     1.700    processor/memory/memory_reg[98][2]_214[6]
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.745 r  processor/memory/internal_reg2_reg[1]_i_4/O
                         net (fo=1, routed)           0.082     1.827    processor/memory/internal_reg2_reg[1]_i_4_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  processor/memory/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           0.426     2.298    processor/id/mem_instruction[2]_216[0]
    SLICE_X30Y14         LDCE                                         r  processor/id/internal_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[99][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.279ns (32.453%)  route 0.581ns (67.547%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.563     1.453    processor/memory/CLK
    SLICE_X31Y11         FDRE                                         r  processor/memory/memory_reg[99][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  processor/memory/memory_reg[99][0][2]/Q
                         net (fo=2, routed)           0.125     1.719    processor/memory/memory_reg_n_0_[99][0][2]
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  processor/memory/read1_reg[1]_i_18/O
                         net (fo=1, routed)           0.173     1.937    processor/memory/read1_reg[1]_i_18_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.982 r  processor/memory/read1_reg[1]_i_8/O
                         net (fo=26, routed)          0.282     2.265    processor/memory/mem_instruction[0]_218[2]
    SLICE_X30Y13         LUT3 (Prop_lut3_I1_O)        0.048     2.313 r  processor/memory/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.313    processor/id/memory[23][0][6]_i_5[1]
    SLICE_X30Y13         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[96][2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.276ns (31.661%)  route 0.596ns (68.339%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        0.555     1.445    processor/memory/CLK
    SLICE_X29Y20         FDRE                                         r  processor/memory/memory_reg[96][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  processor/memory/memory_reg[96][2][5]/Q
                         net (fo=2, routed)           0.065     1.651    processor/memory/memory_reg[96][2]_212[5]
    SLICE_X28Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.696 r  processor/memory/address_reg[5]_i_9/O
                         net (fo=1, routed)           0.132     1.828    processor/memory/address_reg[5]_i_9_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.873 r  processor/memory/address_reg[5]_i_3/O
                         net (fo=3, routed)           0.399     2.272    processor/memory/mem_instruction[2]_216[5]
    SLICE_X30Y16         LUT6 (Prop_lut6_I2_O)        0.045     2.317 r  processor/memory/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.317    processor/id/registers[0][2][6]_i_4_0[5]
    SLICE_X30Y16         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.209ns (59.005%)  route 0.145ns (40.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.874     1.107    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.152 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.366    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.392 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.589     1.981    processor/registers/processor_clk_BUFG
    SLICE_X40Y13         FDRE                                         r  processor/registers/registers_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.164     2.145 r  processor/registers/registers_reg[0][0][0]/Q
                         net (fo=2, routed)           0.145     2.290    processor/registers/registers_reg_n_0_[0][0][0]
    SLICE_X41Y12         LUT4 (Prop_lut4_I0_O)        0.045     2.335 r  processor/registers/Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000     2.335    processor/registers/Data1_reg[0][0]_i_1_n_0
    SLICE_X41Y12         LDCE                                         r  processor/registers/Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4319 Endpoints
Min Delay          4319 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[53][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.522ns  (logic 5.263ns (19.844%)  route 21.259ns (80.156%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.646    26.522    processor/memory/D[2]
    SLICE_X11Y8          FDRE                                         r  processor/memory/memory_reg[53][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.442     4.790    processor/memory/CLK
    SLICE_X11Y8          FDRE                                         r  processor/memory/memory_reg[53][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[51][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.382ns  (logic 5.263ns (19.949%)  route 21.119ns (80.051%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.506    26.382    processor/memory/D[2]
    SLICE_X10Y9          FDRE                                         r  processor/memory/memory_reg[51][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441     4.789    processor/memory/CLK
    SLICE_X10Y9          FDRE                                         r  processor/memory/memory_reg[51][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[58][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.377ns  (logic 5.263ns (19.953%)  route 21.114ns (80.047%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.500    26.377    processor/memory/D[2]
    SLICE_X9Y7           FDRE                                         r  processor/memory/memory_reg[58][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441     4.789    processor/memory/CLK
    SLICE_X9Y7           FDRE                                         r  processor/memory/memory_reg[58][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[61][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.228ns  (logic 5.263ns (20.066%)  route 20.965ns (79.934%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.352    26.228    processor/memory/D[2]
    SLICE_X13Y10         FDRE                                         r  processor/memory/memory_reg[61][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440     4.788    processor/memory/CLK
    SLICE_X13Y10         FDRE                                         r  processor/memory/memory_reg[61][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[50][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.207ns  (logic 5.263ns (20.082%)  route 20.944ns (79.918%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.331    26.207    processor/memory/D[2]
    SLICE_X10Y10         FDRE                                         r  processor/memory/memory_reg[50][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441     4.789    processor/memory/CLK
    SLICE_X10Y10         FDRE                                         r  processor/memory/memory_reg[50][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[59][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.140ns  (logic 5.263ns (20.134%)  route 20.877ns (79.866%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.264    26.140    processor/memory/D[2]
    SLICE_X7Y10          FDRE                                         r  processor/memory/memory_reg[59][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.508     4.856    processor/memory/CLK
    SLICE_X7Y10          FDRE                                         r  processor/memory/memory_reg[59][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[55][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.112ns  (logic 5.263ns (20.156%)  route 20.849ns (79.844%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.235    26.112    processor/memory/D[2]
    SLICE_X8Y10          FDRE                                         r  processor/memory/memory_reg[55][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440     4.788    processor/memory/CLK
    SLICE_X8Y10          FDRE                                         r  processor/memory/memory_reg[55][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.092ns  (logic 5.263ns (20.171%)  route 20.829ns (79.829%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.215    26.092    processor/memory/D[2]
    SLICE_X11Y10         FDRE                                         r  processor/memory/memory_reg[62][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441     4.789    processor/memory/CLK
    SLICE_X11Y10         FDRE                                         r  processor/memory/memory_reg[62][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[57][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.922ns  (logic 5.263ns (20.303%)  route 20.659ns (79.697%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         4.046    25.922    processor/memory/D[2]
    SLICE_X9Y10          FDRE                                         r  processor/memory/memory_reg[57][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.440     4.788    processor/memory/CLK
    SLICE_X9Y10          FDRE                                         r  processor/memory/memory_reg[57][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[63][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.695ns  (logic 5.263ns (20.483%)  route 20.432ns (79.517%))
  Logic Levels:           23  (CARRY4=6 LDCE=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][2]/G
    SLICE_X34Y13         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][2]/Q
                         net (fo=3, routed)           1.377     2.138    processor/memory/Q[0]
    SLICE_X29Y13         LUT6 (Prop_lut6_I5_O)        0.124     2.262 r  processor/memory/memory[0][0][6]_i_11/O
                         net (fo=1, routed)           0.831     3.093    processor/memory/memory[0][0][6]_i_11_n_0
    SLICE_X28Y15         LUT3 (Prop_lut3_I0_O)        0.124     3.217 r  processor/memory/memory[0][0][6]_i_4/O
                         net (fo=260, routed)         2.932     6.148    processor/memory/mem_address[2]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.272 r  processor/memory/memory[0][2][4]_i_8/O
                         net (fo=2, routed)           1.741     8.014    processor/memory/memory[0][2][4]_i_8_n_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I2_O)        0.152     8.166 r  processor/memory/registers[0][2][6]_i_25/O
                         net (fo=1, routed)           0.639     8.805    processor/memory/registers[0][2][6]_i_25_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I1_O)        0.326     9.131 f  processor/memory/registers[0][2][6]_i_15/O
                         net (fo=4, routed)           0.991    10.122    processor/memory/registers[0][2][6]_i_15_n_0
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.150    10.272 r  processor/memory/memory[0][1][1]_i_22/O
                         net (fo=3, routed)           0.499    10.771    processor/memory/memory[0][1][1]_i_22_n_0
    SLICE_X32Y14         LUT5 (Prop_lut5_I1_O)        0.328    11.099 r  processor/memory/memory[0][1][1]_i_10/O
                         net (fo=5, routed)           0.534    11.632    processor/memory/memory[0][1][1]_i_23_0
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124    11.756 r  processor/memory/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    12.263    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.124    12.387 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    12.387    processor/id/S[2]
    SLICE_X33Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.788 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.788    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.010 r  processor/id/registers_reg[0][2][6]_i_2/O[0]
                         net (fo=4, routed)           1.051    14.062    processor/id/registers_reg[0][2][6]_i_2_n_7
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.299    14.361 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.609    14.969    processor/registers/memory_reg[0][1][1]_i_2_0
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124    15.093 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    15.093    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.606 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.606    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.723 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.415    17.139    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.263 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           0.635    17.898    processor/alu/add/memory_reg[0][0][1]_i_2_3
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.124    18.022 r  processor/alu/add/memory[0][0][1]_i_10/O
                         net (fo=1, routed)           0.000    18.022    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.535 r  processor/registers/memory_reg[0][0][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.535    processor/registers/memory_reg[0][0][1]_i_2_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.652 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.445    20.097    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.124    20.221 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.795    21.016    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124    21.140 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=5, routed)           0.612    21.752    processor/registers/reg_writeData[0]_5[2]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.124    21.876 r  processor/registers/memory[0][0][2]_i_1/O
                         net (fo=100, routed)         3.818    25.695    processor/memory/D[2]
    SLICE_X11Y9          FDRE                                         r  processor/memory/memory_reg[63][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2213, routed)        1.441     4.789    processor/memory/CLK
    SLICE_X11Y9          FDRE                                         r  processor/memory/memory_reg[63][0][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.203ns (32.060%)  route 0.430ns (67.940%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.262     0.633    processor/registers/registers
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][0]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.203ns (32.060%)  route 0.430ns (67.940%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.262     0.633    processor/registers/registers
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X35Y14         FDRE                                         r  processor/registers/registers_reg[0][2][4]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][2][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.200ns (30.757%)  route 0.450ns (69.243%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  processor/id/registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.282     0.650    processor/registers/registers_reg[1][1][0]_1
    SLICE_X34Y16         FDRE                                         r  processor/registers/registers_reg[1][2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.856     2.609    processor/registers/processor_clk_BUFG
    SLICE_X34Y16         FDRE                                         r  processor/registers/registers_reg[1][2][4]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.200ns (30.757%)  route 0.450ns (69.243%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  processor/id/registers[1][0][6]_i_1/O
                         net (fo=21, routed)          0.282     0.650    processor/registers/registers_reg[1][1][0]_1
    SLICE_X34Y16         FDRE                                         r  processor/registers/registers_reg[1][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.856     2.609    processor/registers/processor_clk_BUFG
    SLICE_X34Y16         FDRE                                         r  processor/registers/registers_reg[1][2][5]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.203ns (29.619%)  route 0.482ns (70.381%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.314     0.685    processor/registers/registers
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][1][0]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.203ns (29.619%)  route 0.482ns (70.381%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.314     0.685    processor/registers/registers
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][1]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.203ns (29.619%)  route 0.482ns (70.381%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.314     0.685    processor/registers/registers
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][2]/C

Slack:                    inf
  Source:                 processor/id/write_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.203ns (29.619%)  route 0.482ns (70.381%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         LDCE                         0.000     0.000 r  processor/id/write_reg_reg[0]/G
    SLICE_X33Y15         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  processor/id/write_reg_reg[0]/Q
                         net (fo=3, routed)           0.168     0.326    processor/id/write_reg_reg[1]_i_2[0]
    SLICE_X33Y15         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  processor/id/registers[0][0][6]_i_1/O
                         net (fo=28, routed)          0.314     0.685    processor/registers/registers
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][3]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.223ns (31.638%)  route 0.482ns (68.362%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y13         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=32, routed)          0.372     0.550    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.595 r  processor/id/registers[0][2][3]_i_1/O
                         net (fo=6, routed)           0.110     0.705    processor/registers/reg_writeData[2]_1[3]
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][3]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.223ns (31.338%)  route 0.489ns (68.662%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X32Y13         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/alu_op_reg[0]/Q
                         net (fo=32, routed)          0.355     0.533    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.578 r  processor/id/registers[0][2][2]_i_1/O
                         net (fo=6, routed)           0.134     0.712    processor/registers/reg_writeData[2]_1[2]
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.431    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.487 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.725    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.754 r  processor_clk_BUFG_inst/O
                         net (fo=59, routed)          0.858     2.611    processor/registers/processor_clk_BUFG
    SLICE_X37Y13         FDRE                                         r  processor/registers/registers_reg[0][2][2]/C





