// Seed: 72384454
task id_1([id_2 : 1 'h0] id_0, reg id_3);
  integer [1  *  id_1 : id_2  +  id_4] id_1;
  begin
    id_1 <= id_4;
    id_1 <= id_4;
    id_1 <= id_3;
  end
endtask
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4
);
  always @(posedge id_4);
endmodule
