bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:71:25: warning: variable 'res' is uninitialized when used here [-Wuninitialized]
  encode_residual_fixed(res, smp, n, order);
                        ^~~
bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:67:16: note: initialize the variable 'res' to silence this warning
  int32_t * res;
               ^
                = nullptr
bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:71:35: warning: variable 'n' is uninitialized when used here [-Wuninitialized]
  encode_residual_fixed(res, smp, n, order);
                                  ^
bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:69:8: note: initialize the variable 'n' to silence this warning
  int n;
       ^
        = 0
bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:71:38: warning: variable 'order' is uninitialized when used here [-Wuninitialized]
  encode_residual_fixed(res, smp, n, order);
                                     ^~~~~
bench_214/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main/extr_.FFmpeglibavcodecflacenc.c_encode_residual_fixed_with_main.c:70:12: note: initialize the variable 'order' to silence this warning
  int order;
           ^
            = 0
3 warnings generated.
Compiler Error: Cannot find Board Specification file 'hls.xml'.
HLS Verilog code generation, llc FAILED.
