{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636115719006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636115719006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 05 14:35:18 2021 " "Processing started: Fri Nov 05 14:35:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636115719006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636115719006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_mul2 -c fast_mul2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_mul2 -c fast_mul2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636115719006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636115719209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636115719209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fast_mul2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fast_mul2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fast_mul2-SYN " "Found design unit 1: fast_mul2-SYN" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636115723988 ""} { "Info" "ISGN_ENTITY_NAME" "1 fast_mul2 " "Found entity 1: fast_mul2" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636115723988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636115723988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_512_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_512_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_512_16-SYN " "Found design unit 1: rom_512_16-SYN" {  } { { "ROM_512_16.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/ROM_512_16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636115723989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_512_16 " "Found entity 1: ROM_512_16" {  } { { "ROM_512_16.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/ROM_512_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636115723989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636115723989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fast_mul2 " "Elaborating entity \"fast_mul2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636115724025 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wire_subtractor fast_mul2.vhd(75) " "VHDL Process Statement warning at fast_mul2.vhd(75): signal \"wire_subtractor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1636115724026 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[3\]\[15..0\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[3\]\[15..0\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[2\]\[31..24\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[2\]\[31..24\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[2\]\[7..0\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[2\]\[7..0\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[1\]\[31..24\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[1\]\[31..24\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[1\]\[7..0\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[1\]\[7..0\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_temp\[0\]\[31..16\] fast_mul2.vhd(44) " "Using initial value X (don't care) for net \"res_temp\[0\]\[31..16\]\" at fast_mul2.vhd(44)" {  } { { "fast_mul2.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 44 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636115724030 "|fast_mul2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_512_16 ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd " "Elaborating entity \"ROM_512_16\" for hierarchy \"ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\"" {  } { { "fast_mul2.vhd" "\\FOR_A:0:FOR_B:0:MemoryIadd" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/fast_mul2.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component\"" {  } { { "ROM_512_16.vhd" "altsyncram_component" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/ROM_512_16.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component\"" {  } { { "ROM_512_16.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/ROM_512_16.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\rom21\\OneDrive\\Desktop\\VHDL_git\\VHDL\\LAB2\\Fast_Memory_method2\\mem_init_pow_sum.mif " "Parameter \"init_file\" = \"C:\\Users\\rom21\\OneDrive\\Desktop\\VHDL_git\\VHDL\\LAB2\\Fast_Memory_method2\\mem_init_pow_sum.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724087 ""}  } { { "ROM_512_16.vhd" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/ROM_512_16.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1636115724087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sr14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sr14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sr14 " "Found entity 1: altsyncram_sr14" {  } { { "db/altsyncram_sr14.tdf" "" { Text "C:/Users/rom21/OneDrive/Desktop/VHDL_git/VHDL/LAB2/Fast_Memory_method2/db/altsyncram_sr14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636115724116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636115724116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sr14 ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component\|altsyncram_sr14:auto_generated " "Elaborating entity \"altsyncram_sr14\" for hierarchy \"ROM_512_16:\\FOR_A:0:FOR_B:0:MemoryIadd\|altsyncram:altsyncram_component\|altsyncram_sr14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636115724116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636115724235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 05 14:35:24 2021 " "Processing ended: Fri Nov 05 14:35:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636115724235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636115724235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636115724235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636115724235 ""}
