{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/1235_US20240143524A1.pdf"}, "page_content": "receiving two polynomials from an input FIFO of the hardware processor to a first RAM unit in the NTT transformation module in a read state;\n\nof\n\n15\n\nMay 2, 2024\n\nfeeding the two polynomials stored in the first RAM unit into a butterfly unit, and storing computation results obtained by the butterfly unit in a second RAM unit the NTT transformation module in a calculation state;\n\nin\n\nwriting the computation results to the output FIFO of the hardware processor in a write state; and\n\nreturning the NTT transformation module in an idle state.\n\n11. The processor of claim 10, wherein the NTT trans- formation module is arranged to resize the input data, the output data and/or the computation results with different bit lengths.\n\n12. The processor of claim 1, wherein the arithmetic operations perform by the hardware processor include nomial matrix-vector multiplication.\n\npoly-\n\n13. The processor of claim 12, wherein the plurality hardware accelerator modules includes a point-wise multi- plication (PWM) module arranged to accelerate point-wise multiplication of two polynomials.\n\nof\n\n14. The processor of claim 13, wherein the point-wise multiplication module is arranged to operate according to PWM finite state transition with following states:\n\na\n\nreceiving two polynomials from an input FIFO of the hardware processor to RAM in two multipliers in the PWM module in a read state;\n\ncompleting the point-wise multiplication and modular reduction operations, then writing computation results to the output FIFO of the hardware processor in multiplication-writing-state; and\n\na\n\nafter carrying out reading, computing, and writing com- putation data in a pipelined manner, returning the point-wise multiplication module in an idle state.\n\n15. The processor of claim 12, wherein the plurality hardware accelerator modules includes a point-wise addition (PWA) module arranged to accelerate point-wise addition subtraction of two polynomials.\n\nof\n\nor", "type": "Document"}}