
L06_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbcc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800cda0  0800cda0  0000dda0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2e0  0800d2e0  0000f260  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2e0  0800d2e0  0000e2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2e8  0800d2e8  0000f260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2e8  0800d2e8  0000e2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2ec  0800d2ec  0000e2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0800d2f0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000260  0800d550  0000f260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000644  0800d550  0000f644  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f260  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184a0  00000000  00000000  0000f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c00  00000000  00000000  00027730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  0002b330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efb  00000000  00000000  0002c6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b0e  00000000  00000000  0002d5c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8d8  00000000  00000000  000570d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7a7e  00000000  00000000  000729a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016a427  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065ac  00000000  00000000  0016a46c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  00170a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000260 	.word	0x20000260
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cd84 	.word	0x0800cd84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000264 	.word	0x20000264
 800020c:	0800cd84 	.word	0x0800cd84

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fa47 	bl	80014c0 <null_ptr_check>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d117      	bne.n	800106e <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	20d0      	movs	r0, #208	@ 0xd0
 8001046:	f000 f818 	bl	800107a <bmp2_get_regs>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10b      	bne.n	800106e <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b58      	cmp	r3, #88	@ 0x58
 800105c:	d105      	bne.n	800106a <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 fa79 	bl	8001556 <get_calib_param>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e001      	b.n	800106e <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800106a:	23fc      	movs	r3, #252	@ 0xfc
 800106c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b087      	sub	sp, #28
 800107e:	af00      	add	r7, sp, #0
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f000 fa18 	bl	80014c0 <null_ptr_check>
 8001090:	4603      	mov	r3, r0
 8001092:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11e      	bne.n	80010da <bmp2_get_regs+0x60>
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01b      	beq.n	80010da <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	785b      	ldrb	r3, [r3, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d103      	bne.n	80010b2 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010b0:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	68dc      	ldr	r4, [r3, #12]
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	7bf8      	ldrb	r0, [r7, #15]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	47a0      	blx	r4
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010d4:	23fe      	movs	r3, #254	@ 0xfe
 80010d6:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010d8:	e001      	b.n	80010de <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010da:	23ff      	movs	r3, #255	@ 0xff
 80010dc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}

080010ea <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010ea:	b590      	push	{r4, r7, lr}
 80010ec:	b08b      	sub	sp, #44	@ 0x2c
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d901      	bls.n	8001102 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80010fe:	2304      	movs	r3, #4
 8001100:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f000 f9dc 	bl	80014c0 <null_ptr_check>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800110e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001112:	2b00      	cmp	r3, #0
 8001114:	d150      	bne.n	80011b8 <bmp2_set_regs+0xce>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d04d      	beq.n	80011b8 <bmp2_set_regs+0xce>
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d04a      	beq.n	80011b8 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d043      	beq.n	80011b0 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	785b      	ldrb	r3, [r3, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d114      	bne.n	8001160 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001136:	2300      	movs	r3, #0
 8001138:	77fb      	strb	r3, [r7, #31]
 800113a:	e00d      	b.n	8001158 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800113c:	7ffb      	ldrb	r3, [r7, #31]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	7ffb      	ldrb	r3, [r7, #31]
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	440b      	add	r3, r1
 800114a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001152:	7ffb      	ldrb	r3, [r7, #31]
 8001154:	3301      	adds	r3, #1
 8001156:	77fb      	strb	r3, [r7, #31]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	d8ed      	bhi.n	800113c <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d90b      	bls.n	800117e <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001166:	f107 0114 	add.w	r1, r7, #20
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f000 f9c6 	bl	8001500 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	3b01      	subs	r3, #1
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	e001      	b.n	8001182 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	691c      	ldr	r4, [r3, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	7818      	ldrb	r0, [r3, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f107 0114 	add.w	r1, r7, #20
 8001192:	6a3a      	ldr	r2, [r7, #32]
 8001194:	47a0      	blx	r4
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00b      	beq.n	80011c0 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011a8:	23fe      	movs	r3, #254	@ 0xfe
 80011aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011ae:	e007      	b.n	80011c0 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011b0:	23fd      	movs	r3, #253	@ 0xfd
 80011b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011b6:	e003      	b.n	80011c0 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011b8:	23ff      	movs	r3, #255	@ 0xff
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011be:	e000      	b.n	80011c2 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011c0:	bf00      	nop
    }

    return rslt;
 80011c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	372c      	adds	r7, #44	@ 0x2c
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}

080011ce <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011d6:	23e0      	movs	r3, #224	@ 0xe0
 80011d8:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011da:	23b6      	movs	r3, #182	@ 0xb6
 80011dc:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011de:	f107 010d 	add.w	r1, r7, #13
 80011e2:	f107 000e 	add.w	r0, r7, #14
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f7ff ff7e 	bl	80010ea <bmp2_set_regs>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80011f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001208:	2300      	movs	r3, #0
 800120a:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d02d      	beq.n	800126e <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001212:	f107 010c 	add.w	r1, r7, #12
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	20f4      	movs	r0, #244	@ 0xf4
 800121c:	f7ff ff2d 	bl	800107a <bmp2_get_regs>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d122      	bne.n	8001272 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 800122c:	7b3b      	ldrb	r3, [r7, #12]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	109b      	asrs	r3, r3, #2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001250:	7b7b      	ldrb	r3, [r7, #13]
 8001252:	109b      	asrs	r3, r3, #2
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	b2da      	uxtb	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	715a      	strb	r2, [r3, #5]
 800126c:	e001      	b.n	8001272 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800126e:	23ff      	movs	r3, #255	@ 0xff
 8001270:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	2000      	movs	r0, #0
 800128e:	f000 f9fd 	bl	800168c <conf_sensor>
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d01b      	beq.n	80012e4 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012ac:	f107 010e 	add.w	r1, r7, #14
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	20f3      	movs	r0, #243	@ 0xf3
 80012b6:	f7ff fee0 	bl	800107a <bmp2_get_regs>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d110      	bne.n	80012e8 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	10db      	asrs	r3, r3, #3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	705a      	strb	r2, [r3, #1]
 80012e2:	e001      	b.n	80012e8 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e4:	23ff      	movs	r3, #255	@ 0xff
 80012e6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f9bf 	bl	800168c <conf_sensor>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	2300      	movs	r3, #0
 800132e:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d024      	beq.n	800138a <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001340:	f107 0110 	add.w	r1, r7, #16
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2206      	movs	r2, #6
 8001348:	20f7      	movs	r0, #247	@ 0xf7
 800134a:	f7ff fe96 	bl	800107a <bmp2_get_regs>
 800134e:	4603      	mov	r3, r0
 8001350:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800135a:	f107 0208 	add.w	r2, r7, #8
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fab9 	bl	80018dc <parse_sensor_data>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800136e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d10b      	bne.n	800138e <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f80b 	bl	800139a <bmp2_compensate_data>
 8001384:	4603      	mov	r3, r0
 8001386:	75fb      	strb	r3, [r7, #23]
 8001388:	e001      	b.n	800138e <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800138a:	23ff      	movs	r3, #255	@ 0xff
 800138c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800138e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f88a 	bl	80014c0 <null_ptr_check>
 80013ac:	4603      	mov	r3, r0
 80013ae:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d129      	bne.n	800140c <bmp2_compensate_data+0x72>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d026      	beq.n	800140c <bmp2_compensate_data+0x72>
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d023      	beq.n	800140c <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3308      	adds	r3, #8
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fabb 	bl	8001964 <compensate_temperature>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80013f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10a      	bne.n	8001410 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	68f9      	ldr	r1, [r7, #12]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fba5 	bl	8001b50 <compensate_pressure>
 8001406:	4603      	mov	r3, r0
 8001408:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800140a:	e001      	b.n	8001410 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800140c:	23ff      	movs	r3, #255	@ 0xff
 800140e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001410:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b092      	sub	sp, #72	@ 0x48
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001428:	4b23      	ldr	r3, [pc, #140]	@ (80014b8 <bmp2_compute_meas_time+0x9c>)
 800142a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800142e:	461d      	mov	r5, r3
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	682b      	ldr	r3, [r5, #0]
 8001436:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <bmp2_compute_meas_time+0xa0>)
 800143a:	f107 0410 	add.w	r4, r7, #16
 800143e:	461d      	mov	r5, r3
 8001440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001444:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f837 	bl	80014c0 <null_ptr_check>
 8001452:	4603      	mov	r3, r0
 8001454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001458:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800145c:	2b00      	cmp	r3, #0
 800145e:	d122      	bne.n	80014a6 <bmp2_compute_meas_time+0x8a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d01f      	beq.n	80014a6 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7e1b      	ldrb	r3, [r3, #24]
 800146a:	2b03      	cmp	r3, #3
 800146c:	d111      	bne.n	8001492 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	78db      	ldrb	r3, [r3, #3]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	3348      	adds	r3, #72	@ 0x48
 8001476:	443b      	add	r3, r7
 8001478:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	789b      	ldrb	r3, [r3, #2]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	3348      	adds	r3, #72	@ 0x48
 8001484:	443b      	add	r3, r7
 8001486:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800148a:	441a      	add	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001490:	e00c      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	3348      	adds	r3, #72	@ 0x48
 800149a:	443b      	add	r3, r7
 800149c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e002      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014a6:	23ff      	movs	r3, #255	@ 0xff
 80014a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80014ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3748      	adds	r7, #72	@ 0x48
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	0800cda0 	.word	0x0800cda0
 80014bc:	0800cdb4 	.word	0x0800cdb4

080014c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <null_ptr_check+0x26>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <null_ptr_check+0x26>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <null_ptr_check+0x26>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e001      	b.n	80014f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e015      	b.n	8001540 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	441a      	add	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3b01      	subs	r3, #1
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	440b      	add	r3, r1
 8001524:	7812      	ldrb	r2, [r2, #0]
 8001526:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3e5      	bcc.n	8001514 <interleave_data+0x14>
    }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b08a      	sub	sp, #40	@ 0x28
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
 8001572:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001574:	f107 010c 	add.w	r1, r7, #12
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2219      	movs	r2, #25
 800157c:	2088      	movs	r0, #136	@ 0x88
 800157e:	f7ff fd7c 	bl	800107a <bmp2_get_regs>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001588:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800158c:	2b00      	cmp	r3, #0
 800158e:	d177      	bne.n	8001680 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001590:	7b7b      	ldrb	r3, [r7, #13]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015b6:	7c7b      	ldrb	r3, [r7, #17]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	7cbb      	ldrb	r3, [r7, #18]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015dc:	7d7b      	ldrb	r3, [r7, #21]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	7dbb      	ldrb	r3, [r7, #22]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001600:	7e7b      	ldrb	r3, [r7, #25]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	b21a      	sxth	r2, r3
 8001606:	7e3b      	ldrb	r3, [r7, #24]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001612:	7efb      	ldrb	r3, [r7, #27]
 8001614:	021b      	lsls	r3, r3, #8
 8001616:	b21a      	sxth	r2, r3
 8001618:	7ebb      	ldrb	r3, [r7, #26]
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001624:	7f7b      	ldrb	r3, [r7, #29]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	b21a      	sxth	r2, r3
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	b21b      	sxth	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b21a      	sxth	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001636:	7ffb      	ldrb	r3, [r7, #31]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	b21a      	sxth	r2, r3
 800163c:	7fbb      	ldrb	r3, [r7, #30]
 800163e:	b21b      	sxth	r3, r3
 8001640:	4313      	orrs	r3, r2
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001648:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001654:	b21b      	sxth	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b21a      	sxth	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800165e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	b21a      	sxth	r2, r3
 8001666:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001678:	b25a      	sxtb	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001684:	4618      	mov	r0, r3
 8001686:	3728      	adds	r7, #40	@ 0x28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800169a:	2300      	movs	r3, #0
 800169c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800169e:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 80016a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d074      	beq.n	8001794 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016aa:	f107 0114 	add.w	r1, r7, #20
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2202      	movs	r2, #2
 80016b2:	20f4      	movs	r0, #244	@ 0xf4
 80016b4:	f7ff fce1 	bl	800107a <bmp2_get_regs>
 80016b8:	4603      	mov	r3, r0
 80016ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d169      	bne.n	8001798 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff fd82 	bl	80011ce <bmp2_soft_reset>
 80016ca:	4603      	mov	r3, r0
 80016cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d160      	bne.n	8001798 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f861 	bl	80017a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016e2:	7d7b      	ldrb	r3, [r7, #21]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80016fc:	7d7b      	ldrb	r3, [r7, #21]
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	f023 031c 	bic.w	r3, r3, #28
 8001704:	b25a      	sxtb	r2, r3
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031c 	and.w	r3, r3, #28
 8001712:	b25b      	sxtb	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b25b      	sxtb	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800171c:	7d7b      	ldrb	r3, [r7, #21]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	b25a      	sxtb	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	795b      	ldrb	r3, [r3, #5]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800173a:	f107 0114 	add.w	r1, r7, #20
 800173e:	f107 0010 	add.w	r0, r7, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2202      	movs	r2, #2
 8001746:	f7ff fcd0 	bl	80010ea <bmp2_set_regs>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800174e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d120      	bne.n	8001798 <conf_sensor+0x10c>
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01d      	beq.n	8001798 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001762:	7d3b      	ldrb	r3, [r7, #20]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	b25a      	sxtb	r2, r3
 800176c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	b25b      	sxtb	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b25b      	sxtb	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800177e:	f107 0114 	add.w	r1, r7, #20
 8001782:	f107 0010 	add.w	r0, r7, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f7ff fcae 	bl	80010ea <bmp2_set_regs>
 800178e:	4603      	mov	r3, r0
 8001790:	75fb      	strb	r3, [r7, #23]
 8001792:	e001      	b.n	8001798 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001794:	23ff      	movs	r3, #255	@ 0xff
 8001796:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001798:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	f200 808b 	bhi.w	80018ce <set_os_mode+0x12a>
 80017b8:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <set_os_mode+0x1c>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017d5 	.word	0x080017d5
 80017c4:	08001807 	.word	0x08001807
 80017c8:	08001839 	.word	0x08001839
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	0800189d 	.word	0x0800189d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	f043 0320 	orr.w	r3, r3, #32
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f023 031c 	bic.w	r3, r3, #28
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	701a      	strb	r2, [r3, #0]
            break;
 8001804:	e064      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f003 031f 	and.w	r3, r3, #31
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f043 0320 	orr.w	r3, r3, #32
 8001816:	b25b      	sxtb	r3, r3
 8001818:	b2da      	uxtb	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f023 031c 	bic.w	r3, r3, #28
 8001828:	b25b      	sxtb	r3, r3
 800182a:	f043 0308 	orr.w	r3, r3, #8
 800182e:	b25b      	sxtb	r3, r3
 8001830:	b2da      	uxtb	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	701a      	strb	r2, [r3, #0]
            break;
 8001836:	e04b      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b25b      	sxtb	r3, r3
 8001856:	f023 031c 	bic.w	r3, r3, #28
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f043 030c 	orr.w	r3, r3, #12
 8001860:	b25b      	sxtb	r3, r3
 8001862:	b2da      	uxtb	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	701a      	strb	r2, [r3, #0]
            break;
 8001868:	e032      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b25b      	sxtb	r3, r3
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	b25b      	sxtb	r3, r3
 800187c:	b2da      	uxtb	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b25b      	sxtb	r3, r3
 8001888:	f023 031c 	bic.w	r3, r3, #28
 800188c:	b25b      	sxtb	r3, r3
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	b25b      	sxtb	r3, r3
 8001894:	b2da      	uxtb	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	701a      	strb	r2, [r3, #0]
            break;
 800189a:	e019      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	f023 031c 	bic.w	r3, r3, #28
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	f043 0314 	orr.w	r3, r3, #20
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	701a      	strb	r2, [r3, #0]
            break;
 80018cc:	e000      	b.n	80018d0 <set_os_mode+0x12c>
        default:
            break;
 80018ce:	bf00      	nop
    }
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3301      	adds	r3, #1
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3302      	adds	r3, #2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	b2db      	uxtb	r3, r3
 8001902:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	431a      	orrs	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	431a      	orrs	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3303      	adds	r3, #3
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	031b      	lsls	r3, r3, #12
 800191a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3305      	adds	r3, #5
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	b2db      	uxtb	r3, r3
 8001930:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	461a      	mov	r2, r3
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4619      	mov	r1, r3
 800194c:	4610      	mov	r0, r2
 800194e:	f000 fae3 	bl	8001f18 <st_check_boundaries>
 8001952:	4603      	mov	r3, r0
 8001954:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001956:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001964:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001968:	b08c      	sub	sp, #48	@ 0x30
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdf1 	bl	8000564 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <compensate_temperature+0x1d4>)
 8001988:	f7fe ff80 	bl	800088c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8b9b      	ldrh	r3, [r3, #28]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdd3 	bl	8000544 <__aeabi_ui2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b66      	ldr	r3, [pc, #408]	@ (8001b3c <compensate_temperature+0x1d8>)
 80019a4:	f7fe ff72 	bl	800088c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fc8a 	bl	80002c8 <__aeabi_dsub>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4614      	mov	r4, r2
 80019ba:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdce 	bl	8000564 <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fe32 	bl	8000638 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdbf 	bl	8000564 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80019ee:	f7fe ff4d 	bl	800088c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4614      	mov	r4, r2
 80019f8:	461d      	mov	r5, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	8b9b      	ldrh	r3, [r3, #28]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fda0 	bl	8000544 <__aeabi_ui2d>
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b4d      	ldr	r3, [pc, #308]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a0a:	f7fe ff3f 	bl	800088c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fc57 	bl	80002c8 <__aeabi_dsub>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4614      	mov	r4, r2
 8001a20:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd9c 	bl	8000564 <__aeabi_i2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4690      	mov	r8, r2
 8001a3e:	4699      	mov	r9, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	8b9b      	ldrh	r3, [r3, #28]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd7d 	bl	8000544 <__aeabi_ui2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a50:	f7fe ff1c 	bl	800088c <__aeabi_ddiv>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4640      	mov	r0, r8
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	f7fe fc34 	bl	80002c8 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a64:	4620      	mov	r0, r4
 8001a66:	4629      	mov	r1, r5
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4614      	mov	r4, r2
 8001a72:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd72 	bl	8000564 <__aeabi_i2d>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
    var2 =
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fdd6 	bl	8000638 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	f7fe fc16 	bl	80002cc <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f876 	bl	8000b98 <__aeabi_d2iz>
 8001aac:	4602      	mov	r2, r0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ab2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aba:	f7fe fc07 	bl	80002cc <__adddf3>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <compensate_temperature+0x1e0>)
 8001acc:	f7fe fede 	bl	800088c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001ade:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ae2:	f7ff f81b 	bl	8000b1c <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001af2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b06:	f7ff f827 	bl	8000b58 <__aeabi_dcmpgt>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b16:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001b20:	68f9      	ldr	r1, [r7, #12]
 8001b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b26:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3730      	adds	r7, #48	@ 0x30
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b38:	40d00000 	.word	0x40d00000
 8001b3c:	40900000 	.word	0x40900000
 8001b40:	40c00000 	.word	0x40c00000
 8001b44:	40b40000 	.word	0x40b40000
 8001b48:	c0440000 	.word	0xc0440000
 8001b4c:	40554000 	.word	0x40554000

08001b50 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b08c      	sub	sp, #48	@ 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fcf6 	bl	8000564 <__aeabi_i2d>
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	f7fe fe84 	bl	800088c <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	4bcb      	ldr	r3, [pc, #812]	@ (8001ec0 <compensate_pressure+0x370>)
 8001b92:	f7fe fb99 	bl	80002c8 <__aeabi_dsub>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ba6:	f7fe fd47 	bl	8000638 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4614      	mov	r4, r2
 8001bb0:	461d      	mov	r5, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcd3 	bl	8000564 <__aeabi_i2d>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fd37 	bl	8000638 <__aeabi_dmul>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4bbb      	ldr	r3, [pc, #748]	@ (8001ec4 <compensate_pressure+0x374>)
 8001bd8:	f7fe fe58 	bl	800088c <__aeabi_ddiv>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcba 	bl	8000564 <__aeabi_i2d>
 8001bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bf4:	f7fe fd20 	bl	8000638 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	f7fe fb62 	bl	80002cc <__adddf3>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c10:	f7fe fb5c 	bl	80002cc <__adddf3>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4ba9      	ldr	r3, [pc, #676]	@ (8001ec8 <compensate_pressure+0x378>)
 8001c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c26:	f7fe fe31 	bl	800088c <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc93 	bl	8000564 <__aeabi_i2d>
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4ba2      	ldr	r3, [pc, #648]	@ (8001ecc <compensate_pressure+0x37c>)
 8001c44:	f7fe fcf8 	bl	8000638 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fb3c 	bl	80002cc <__adddf3>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc7e 	bl	8000564 <__aeabi_i2d>
 8001c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6c:	f7fe fce4 	bl	8000638 <__aeabi_dmul>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7c:	f7fe fcdc 	bl	8000638 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	4b90      	ldr	r3, [pc, #576]	@ (8001ed0 <compensate_pressure+0x380>)
 8001c8e:	f7fe fdfd 	bl	800088c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4614      	mov	r4, r2
 8001c98:	461d      	mov	r5, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc5f 	bl	8000564 <__aeabi_i2d>
 8001ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001caa:	f7fe fcc5 	bl	8000638 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe fb09 	bl	80002cc <__adddf3>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	4b82      	ldr	r3, [pc, #520]	@ (8001ed0 <compensate_pressure+0x380>)
 8001cc8:	f7fe fde0 	bl	800088c <__aeabi_ddiv>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec4 <compensate_pressure+0x374>)
 8001cda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cde:	f7fe fdd5 	bl	800088c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <compensate_pressure+0x384>)
 8001cf0:	f7fe faec 	bl	80002cc <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc1f 	bl	8000544 <__aeabi_ui2d>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d26:	f7fe fef9 	bl	8000b1c <__aeabi_dcmplt>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <compensate_pressure+0x1f8>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3c:	f7fe ff0c 	bl	8000b58 <__aeabi_dcmpgt>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80de 	beq.w	8001f04 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fbf9 	bl	8000544 <__aeabi_ui2d>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	f04f 0000 	mov.w	r0, #0
 8001d5a:	495f      	ldr	r1, [pc, #380]	@ (8001ed8 <compensate_pressure+0x388>)
 8001d5c:	f7fe fab4 	bl	80002c8 <__aeabi_dsub>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b5b      	ldr	r3, [pc, #364]	@ (8001edc <compensate_pressure+0x38c>)
 8001d6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d72:	f7fe fd8b 	bl	800088c <__aeabi_ddiv>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d7e:	f7fe faa3 	bl	80002c8 <__aeabi_dsub>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4610      	mov	r0, r2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	a347      	add	r3, pc, #284	@ (adr r3, 8001ea8 <compensate_pressure+0x358>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	f7fe fc52 	bl	8000638 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da0:	f7fe fd74 	bl	800088c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd6 	bl	8000564 <__aeabi_i2d>
 8001db8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dbc:	f7fe fc3c 	bl	8000638 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b40      	ldr	r3, [pc, #256]	@ (8001ee0 <compensate_pressure+0x390>)
 8001dde:	f7fe fd55 	bl	800088c <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbb7 	bl	8000564 <__aeabi_i2d>
 8001df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dfa:	f7fe fc1d 	bl	8000638 <__aeabi_dmul>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec4 <compensate_pressure+0x374>)
 8001e0c:	f7fe fd3e 	bl	800088c <__aeabi_ddiv>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e20:	f7fe fa54 	bl	80002cc <__adddf3>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4614      	mov	r4, r2
 8001e2a:	461d      	mov	r5, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fb96 	bl	8000564 <__aeabi_i2d>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe fa44 	bl	80002cc <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <compensate_pressure+0x394>)
 8001e52:	f7fe fd1b 	bl	800088c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e5e:	f7fe fa35 	bl	80002cc <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e6a:	a311      	add	r3, pc, #68	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e74:	f7fe fe52 	bl	8000b1c <__aeabi_dcmplt>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001eb8 <compensate_pressure+0x368>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e98:	f7fe fe5e 	bl	8000b58 <__aeabi_dcmpgt>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	e022      	b.n	8001ee8 <compensate_pressure+0x398>
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	00000000 	.word	0x00000000
 8001eac:	40b86a00 	.word	0x40b86a00
 8001eb0:	00000000 	.word	0x00000000
 8001eb4:	40dd4c00 	.word	0x40dd4c00
 8001eb8:	00000000 	.word	0x00000000
 8001ebc:	40fadb00 	.word	0x40fadb00
 8001ec0:	40ef4000 	.word	0x40ef4000
 8001ec4:	40e00000 	.word	0x40e00000
 8001ec8:	40100000 	.word	0x40100000
 8001ecc:	40f00000 	.word	0x40f00000
 8001ed0:	41200000 	.word	0x41200000
 8001ed4:	3ff00000 	.word	0x3ff00000
 8001ed8:	41300000 	.word	0x41300000
 8001edc:	40b00000 	.word	0x40b00000
 8001ee0:	41e00000 	.word	0x41e00000
 8001ee4:	40300000 	.word	0x40300000
 8001ee8:	d007      	beq.n	8001efa <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001eea:	a309      	add	r3, pc, #36	@ (adr r3, 8001f10 <compensate_pressure+0x3c0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f00:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f04:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	@ 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40fadb00 	.word	0x40fadb00

08001f18 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db03      	blt.n	8001f34 <st_check_boundaries+0x1c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	dd09      	ble.n	8001f48 <st_check_boundaries+0x30>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db06      	blt.n	8001f48 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	dc02      	bgt.n	8001f48 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f42:	23fa      	movs	r3, #250	@ 0xfa
 8001f44:	73fb      	strb	r3, [r7, #15]
 8001f46:	e023      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	db03      	blt.n	8001f56 <st_check_boundaries+0x3e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a13      	ldr	r2, [pc, #76]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	dd09      	ble.n	8001f6a <st_check_boundaries+0x52>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	db06      	blt.n	8001f6a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	dc02      	bgt.n	8001f6a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f64:	23fb      	movs	r3, #251	@ 0xfb
 8001f66:	73fb      	strb	r3, [r7, #15]
 8001f68:	e012      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db03      	blt.n	8001f78 <st_check_boundaries+0x60>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	dd09      	ble.n	8001f8c <st_check_boundaries+0x74>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db03      	blt.n	8001f86 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	dd02      	ble.n	8001f8c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f86:	23f9      	movs	r3, #249	@ 0xf9
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	e001      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	000ffff0 	.word	0x000ffff0

08001fa4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff f839 	bl	8001024 <bmp2_init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f91e 	bl	80011fe <bmp2_get_config>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f950 	bl	800127e <bmp2_set_config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	2003      	movs	r0, #3
 8001fec:	f7ff f982 	bl	80012f4 <bmp2_set_power_mode>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001ff4:	f107 0108 	add.w	r1, r7, #8
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fa0c 	bl	800141c <bmp2_compute_meas_time>
 8002004:	4603      	mov	r3, r0
 8002006:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002008:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4603      	mov	r3, r0
 8002022:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	6858      	ldr	r0, [r3, #4]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	891b      	ldrh	r3, [r3, #8]
 8002038:	2200      	movs	r2, #0
 800203a:	4619      	mov	r1, r3
 800203c:	f001 fe9c 	bl	8003d78 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	f107 010f 	add.w	r1, r7, #15
 8002048:	2305      	movs	r3, #5
 800204a:	2201      	movs	r2, #1
 800204c:	f003 f873 	bl	8005136 <HAL_SPI_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2305      	movs	r3, #5
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	f003 f9de 	bl	8005420 <HAL_SPI_Receive>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	4413      	add	r3, r2
 800206c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	6858      	ldr	r0, [r3, #4]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	891b      	ldrh	r3, [r3, #8]
 8002076:	2201      	movs	r2, #1
 8002078:	4619      	mov	r1, r3
 800207a:	f001 fe7d 	bl	8003d78 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 800207e:	7dbb      	ldrb	r3, [r7, #22]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <bmp2_spi_read+0x74>
    iError = -1;
 8002084:	23ff      	movs	r3, #255	@ 0xff
 8002086:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002088:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4603      	mov	r3, r0
 80020a2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020a8:	2300      	movs	r3, #0
 80020aa:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	6858      	ldr	r0, [r3, #4]
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	891b      	ldrh	r3, [r3, #8]
 80020b8:	2200      	movs	r2, #0
 80020ba:	4619      	mov	r1, r3
 80020bc:	f001 fe5c 	bl	8003d78 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	f107 010f 	add.w	r1, r7, #15
 80020c8:	2305      	movs	r3, #5
 80020ca:	2201      	movs	r2, #1
 80020cc:	f003 f833 	bl	8005136 <HAL_SPI_Transmit>
 80020d0:	4603      	mov	r3, r0
 80020d2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	2305      	movs	r3, #5
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	f003 f829 	bl	8005136 <HAL_SPI_Transmit>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	7dbb      	ldrb	r3, [r7, #22]
 80020ea:	4413      	add	r3, r2
 80020ec:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6858      	ldr	r0, [r3, #4]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	891b      	ldrh	r3, [r3, #8]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4619      	mov	r1, r3
 80020fa:	f001 fe3d 	bl	8003d78 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020fe:	7dbb      	ldrb	r3, [r7, #22]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <bmp2_spi_write+0x74>
    iError = -1;
 8002104:	23ff      	movs	r3, #255	@ 0xff
 8002106:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <bmp2_delay_us+0x24>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	099b      	lsrs	r3, r3, #6
 8002128:	4618      	mov	r0, r3
 800212a:	f001 fab1 	bl	8003690 <HAL_Delay>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	10624dd3 	.word	0x10624dd3

0800213c <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b08b      	sub	sp, #44	@ 0x2c
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002148:	23ff      	movs	r3, #255	@ 0xff
 800214a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	899b      	ldrh	r3, [r3, #12]
 8002154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002158:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f89c 	bl	800129c <bmp2_get_status>
 8002164:	4603      	mov	r3, r0
 8002166:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff f8d4 	bl	800131e <bmp2_get_sensor_data>
 8002176:	4603      	mov	r3, r0
 8002178:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 800217c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 8002186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <BMP2_ReadData+0xc4>)
 8002190:	f7fe fb7c 	bl	800088c <__aeabi_ddiv>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 800219e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80021ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <BMP2_ReadData+0x80>
 80021b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dccd      	bgt.n	8002158 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	68f9      	ldr	r1, [r7, #12]
 80021c4:	684c      	ldr	r4, [r1, #4]
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fd2d 	bl	8000c28 <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	684c      	ldr	r4, [r1, #4]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fd22 	bl	8000c28 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
 80021e6:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80021f0:	729a      	strb	r2, [r3, #10]

  return rslt;
 80021f2:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	40590000 	.word	0x40590000

08002204 <FAN_PWM_Init>:
  * @brief Initialize PWM fan control
  * @param[in] hfan   : Fan PWM handler
  * @retval None
  */
void FAN_PWM_Init(FAN_PWM_Handle_TypeDef* hfan)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (hfan->Output.Duty) : (100.0f - hfan->Output.Duty);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d103      	bne.n	800221c <FAN_PWM_Init+0x18>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a02 	vldr	s15, [r3, #8]
 800221a:	e006      	b.n	800222a <FAN_PWM_Init+0x26>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002222:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002240 <FAN_PWM_Init+0x3c>
 8002226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hfan->Output));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8aa 	bl	800238c <PWM_Init>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000

08002244 <FAN_PWM_WriteDuty>:
  * @param[in/out] hfan   : Fan PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void FAN_PWM_WriteDuty(FAN_PWM_Handle_TypeDef* hfan, float duty)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	ed87 0a00 	vstr	s0, [r7]
  const float minDuty = 60.0f; // Minimum duty cycle for the fan to start
 8002250:	4b27      	ldr	r3, [pc, #156]	@ (80022f0 <FAN_PWM_WriteDuty+0xac>)
 8002252:	60fb      	str	r3, [r7, #12]

  // Clamp the duty cycle to the valid range [0.0, 100.0]
  if (duty < 0.0f) {
 8002254:	edd7 7a00 	vldr	s15, [r7]
 8002258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002260:	d503      	bpl.n	800226a <FAN_PWM_WriteDuty+0x26>
    duty = 0.0f;
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	e00a      	b.n	8002280 <FAN_PWM_WriteDuty+0x3c>
  } else if (duty > 99.0f) {
 800226a:	edd7 7a00 	vldr	s15, [r7]
 800226e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	dd01      	ble.n	8002280 <FAN_PWM_WriteDuty+0x3c>
    duty = 99.0f;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <FAN_PWM_WriteDuty+0xb4>)
 800227e:	603b      	str	r3, [r7, #0]
  }

  // Map the duty cycle to the new range [minDuty, 100.0]
  if (duty > 0.0f) {
 8002280:	edd7 7a00 	vldr	s15, [r7]
 8002284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228c:	dd13      	ble.n	80022b6 <FAN_PWM_WriteDuty+0x72>
      duty = minDuty + (duty * (100.0f - minDuty) / 100.0f);
 800228e:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 8002292:	edd7 7a03 	vldr	s15, [r7, #12]
 8002296:	ee37 7a67 	vsub.f32	s14, s14, s15
 800229a:	edd7 7a00 	vldr	s15, [r7]
 800229e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a2:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b2:	edc7 7a00 	vstr	s15, [r7]
  }

  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (duty) : (100.0f - duty);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d006      	beq.n	80022cc <FAN_PWM_WriteDuty+0x88>
 80022be:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80022fc <FAN_PWM_WriteDuty+0xb8>
 80022c2:	edd7 7a00 	vldr	s15, [r7]
 80022c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ca:	e001      	b.n	80022d0 <FAN_PWM_WriteDuty+0x8c>
 80022cc:	edd7 7a00 	vldr	s15, [r7]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hfan->Output), hfan->Output.Duty);
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edd3 7a02 	vldr	s15, [r3, #8]
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	4610      	mov	r0, r2
 80022e4:	f000 f86a 	bl	80023bc <PWM_WriteDuty>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	42700000 	.word	0x42700000
 80022f4:	42c60000 	.word	0x42c60000
 80022f8:	42c60000 	.word	0x42c60000
 80022fc:	42c80000 	.word	0x42c80000

08002300 <HEATER_PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	7b1b      	ldrb	r3, [r3, #12]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d103      	bne.n	8002318 <HEATER_PWM_Init+0x18>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	edd3 7a02 	vldr	s15, [r3, #8]
 8002316:	e006      	b.n	8002326 <HEATER_PWM_Init+0x26>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	edd3 7a02 	vldr	s15, [r3, #8]
 800231e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800233c <HEATER_PWM_Init+0x3c>
 8002322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f82c 	bl	800238c <PWM_Init>
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	42c80000 	.word	0x42c80000

08002340 <HEATER_PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7b1b      	ldrb	r3, [r3, #12]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d006      	beq.n	8002362 <HEATER_PWM_WriteDuty+0x22>
 8002354:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002388 <HEATER_PWM_WriteDuty+0x48>
 8002358:	edd7 7a00 	vldr	s15, [r7]
 800235c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002360:	e001      	b.n	8002366 <HEATER_PWM_WriteDuty+0x26>
 8002362:	edd7 7a00 	vldr	s15, [r7]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	edd3 7a02 	vldr	s15, [r3, #8]
 8002374:	eeb0 0a67 	vmov.f32	s0, s15
 8002378:	4610      	mov	r0, r2
 800237a:	f000 f81f 	bl	80023bc <PWM_WriteDuty>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	42c80000 	.word	0x42c80000

0800238c <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	edd3 7a02 	vldr	s15, [r3, #8]
 800239a:	eeb0 0a67 	vmov.f32	s0, s15
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f80c 	bl	80023bc <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	4619      	mov	r1, r3
 80023ae:	4610      	mov	r0, r2
 80023b0:	f003 feb4 	bl	800611c <HAL_TIM_PWM_Start>
}
 80023b4:	bf00      	nop
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 80023c8:	edd7 7a00 	vldr	s15, [r7]
 80023cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d4:	d503      	bpl.n	80023de <PWM_WriteDuty+0x22>
    duty = 0.0;
 80023d6:	f04f 0300 	mov.w	r3, #0
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	e00a      	b.n	80023f4 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80023de:	edd7 7a00 	vldr	s15, [r7]
 80023e2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80024a0 <PWM_WriteDuty+0xe4>
 80023e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ee:	dd01      	ble.n	80023f4 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80023f0:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <PWM_WriteDuty+0xe8>)
 80023f2:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002402:	3301      	adds	r3, #1
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800240c:	edd7 7a00 	vldr	s15, [r7]
 8002410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002414:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80024a0 <PWM_WriteDuty+0xe4>
 8002418:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800241c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002420:	ee17 3a90 	vmov	r3, s15
 8002424:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d105      	bne.n	800243a <PWM_WriteDuty+0x7e>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002438:	e02c      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b04      	cmp	r3, #4
 8002440:	d105      	bne.n	800244e <PWM_WriteDuty+0x92>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800244c:	e022      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b08      	cmp	r3, #8
 8002454:	d105      	bne.n	8002462 <PWM_WriteDuty+0xa6>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002460:	e018      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b0c      	cmp	r3, #12
 8002468:	d105      	bne.n	8002476 <PWM_WriteDuty+0xba>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002474:	e00e      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b10      	cmp	r3, #16
 800247c:	d105      	bne.n	800248a <PWM_WriteDuty+0xce>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002488:	e004      	b.n	8002494 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	42c80000 	.word	0x42c80000
 80024a4:	42c80000 	.word	0x42c80000

080024a8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]
 80024b8:	609a      	str	r2, [r3, #8]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024be:	4b86      	ldr	r3, [pc, #536]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c2:	4a85      	ldr	r2, [pc, #532]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024c4:	f043 0310 	orr.w	r3, r3, #16
 80024c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ca:	4b83      	ldr	r3, [pc, #524]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	61bb      	str	r3, [r7, #24]
 80024d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d6:	4b80      	ldr	r3, [pc, #512]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	4a7f      	ldr	r2, [pc, #508]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024dc:	f043 0304 	orr.w	r3, r3, #4
 80024e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e2:	4b7d      	ldr	r3, [pc, #500]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ee:	4b7a      	ldr	r3, [pc, #488]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f2:	4a79      	ldr	r2, [pc, #484]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80024fa:	4b77      	ldr	r3, [pc, #476]	@ (80026d8 <MX_GPIO_Init+0x230>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002506:	4b74      	ldr	r3, [pc, #464]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250a:	4a73      	ldr	r2, [pc, #460]	@ (80026d8 <MX_GPIO_Init+0x230>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	6313      	str	r3, [r2, #48]	@ 0x30
 8002512:	4b71      	ldr	r3, [pc, #452]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002516:	f003 0301 	and.w	r3, r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800251e:	4b6e      	ldr	r3, [pc, #440]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	4a6d      	ldr	r2, [pc, #436]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002524:	f043 0302 	orr.w	r3, r3, #2
 8002528:	6313      	str	r3, [r2, #48]	@ 0x30
 800252a:	4b6b      	ldr	r3, [pc, #428]	@ (80026d8 <MX_GPIO_Init+0x230>)
 800252c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	60bb      	str	r3, [r7, #8]
 8002534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002536:	4b68      	ldr	r3, [pc, #416]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253a:	4a67      	ldr	r2, [pc, #412]	@ (80026d8 <MX_GPIO_Init+0x230>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6313      	str	r3, [r2, #48]	@ 0x30
 8002542:	4b65      	ldr	r3, [pc, #404]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	607b      	str	r3, [r7, #4]
 800254c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254e:	4b62      	ldr	r3, [pc, #392]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002552:	4a61      	ldr	r2, [pc, #388]	@ (80026d8 <MX_GPIO_Init+0x230>)
 8002554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002558:	6313      	str	r3, [r2, #48]	@ 0x30
 800255a:	4b5f      	ldr	r3, [pc, #380]	@ (80026d8 <MX_GPIO_Init+0x230>)
 800255c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP280_SPI_CS1_GPIO_Port, BMP280_SPI_CS1_Pin, GPIO_PIN_RESET);
 8002566:	2200      	movs	r2, #0
 8002568:	2110      	movs	r1, #16
 800256a:	485c      	ldr	r0, [pc, #368]	@ (80026dc <MX_GPIO_Init+0x234>)
 800256c:	f001 fc04 	bl	8003d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002570:	2200      	movs	r2, #0
 8002572:	f244 4181 	movw	r1, #17537	@ 0x4481
 8002576:	485a      	ldr	r0, [pc, #360]	@ (80026e0 <MX_GPIO_Init+0x238>)
 8002578:	f001 fbfe 	bl	8003d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800257c:	2200      	movs	r2, #0
 800257e:	2140      	movs	r1, #64	@ 0x40
 8002580:	4858      	ldr	r0, [pc, #352]	@ (80026e4 <MX_GPIO_Init+0x23c>)
 8002582:	f001 fbf9 	bl	8003d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP280_SPI_CS1_Pin;
 8002586:	2310      	movs	r3, #16
 8002588:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800258a:	2301      	movs	r3, #1
 800258c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258e:	2300      	movs	r3, #0
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002592:	2300      	movs	r3, #0
 8002594:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BMP280_SPI_CS1_GPIO_Port, &GPIO_InitStruct);
 8002596:	f107 031c 	add.w	r3, r7, #28
 800259a:	4619      	mov	r1, r3
 800259c:	484f      	ldr	r0, [pc, #316]	@ (80026dc <MX_GPIO_Init+0x234>)
 800259e:	f001 fa3f 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80025a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80025b2:	f107 031c 	add.w	r3, r7, #28
 80025b6:	4619      	mov	r1, r3
 80025b8:	484b      	ldr	r0, [pc, #300]	@ (80026e8 <MX_GPIO_Init+0x240>)
 80025ba:	f001 fa31 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80025be:	2332      	movs	r3, #50	@ 0x32
 80025c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c2:	2302      	movs	r3, #2
 80025c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ca:	2303      	movs	r3, #3
 80025cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ce:	230b      	movs	r3, #11
 80025d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025d2:	f107 031c 	add.w	r3, r7, #28
 80025d6:	4619      	mov	r1, r3
 80025d8:	4843      	ldr	r0, [pc, #268]	@ (80026e8 <MX_GPIO_Init+0x240>)
 80025da:	f001 fa21 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80025de:	2386      	movs	r3, #134	@ 0x86
 80025e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e2:	2302      	movs	r3, #2
 80025e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e6:	2300      	movs	r3, #0
 80025e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ea:	2303      	movs	r3, #3
 80025ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ee:	230b      	movs	r3, #11
 80025f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f2:	f107 031c 	add.w	r3, r7, #28
 80025f6:	4619      	mov	r1, r3
 80025f8:	483c      	ldr	r0, [pc, #240]	@ (80026ec <MX_GPIO_Init+0x244>)
 80025fa:	f001 fa11 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin;
 80025fe:	f244 4381 	movw	r3, #17537	@ 0x4481
 8002602:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002604:	2301      	movs	r3, #1
 8002606:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002608:	2300      	movs	r3, #0
 800260a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260c:	2300      	movs	r3, #0
 800260e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002610:	f107 031c 	add.w	r3, r7, #28
 8002614:	4619      	mov	r1, r3
 8002616:	4832      	ldr	r0, [pc, #200]	@ (80026e0 <MX_GPIO_Init+0x238>)
 8002618:	f001 fa02 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800261c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002620:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002622:	2302      	movs	r3, #2
 8002624:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262a:	2303      	movs	r3, #3
 800262c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800262e:	230b      	movs	r3, #11
 8002630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002632:	f107 031c 	add.w	r3, r7, #28
 8002636:	4619      	mov	r1, r3
 8002638:	4829      	ldr	r0, [pc, #164]	@ (80026e0 <MX_GPIO_Init+0x238>)
 800263a:	f001 f9f1 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800263e:	2340      	movs	r3, #64	@ 0x40
 8002640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002642:	2301      	movs	r3, #1
 8002644:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002646:	2300      	movs	r3, #0
 8002648:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264a:	2300      	movs	r3, #0
 800264c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800264e:	f107 031c 	add.w	r3, r7, #28
 8002652:	4619      	mov	r1, r3
 8002654:	4823      	ldr	r0, [pc, #140]	@ (80026e4 <MX_GPIO_Init+0x23c>)
 8002656:	f001 f9e3 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800265a:	2380      	movs	r3, #128	@ 0x80
 800265c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800265e:	2300      	movs	r3, #0
 8002660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002666:	f107 031c 	add.w	r3, r7, #28
 800266a:	4619      	mov	r1, r3
 800266c:	481d      	ldr	r0, [pc, #116]	@ (80026e4 <MX_GPIO_Init+0x23c>)
 800266e:	f001 f9d7 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002672:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002676:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002678:	2302      	movs	r3, #2
 800267a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267c:	2300      	movs	r3, #0
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002680:	2303      	movs	r3, #3
 8002682:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002684:	230a      	movs	r3, #10
 8002686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002688:	f107 031c 	add.w	r3, r7, #28
 800268c:	4619      	mov	r1, r3
 800268e:	4817      	ldr	r0, [pc, #92]	@ (80026ec <MX_GPIO_Init+0x244>)
 8002690:	f001 f9c6 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002694:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002698:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800269a:	2300      	movs	r3, #0
 800269c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80026a2:	f107 031c 	add.w	r3, r7, #28
 80026a6:	4619      	mov	r1, r3
 80026a8:	4810      	ldr	r0, [pc, #64]	@ (80026ec <MX_GPIO_Init+0x244>)
 80026aa:	f001 f9b9 	bl	8003a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026ae:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80026b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b4:	2302      	movs	r3, #2
 80026b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026bc:	2303      	movs	r3, #3
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026c0:	230b      	movs	r3, #11
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026c4:	f107 031c 	add.w	r3, r7, #28
 80026c8:	4619      	mov	r1, r3
 80026ca:	4806      	ldr	r0, [pc, #24]	@ (80026e4 <MX_GPIO_Init+0x23c>)
 80026cc:	f001 f9a8 	bl	8003a20 <HAL_GPIO_Init>

}
 80026d0:	bf00      	nop
 80026d2:	3730      	adds	r7, #48	@ 0x30
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40020400 	.word	0x40020400
 80026e4:	40021800 	.word	0x40021800
 80026e8:	40020800 	.word	0x40020800
 80026ec:	40020000 	.word	0x40020000

080026f0 <_write>:
uint16_t calculate_crc(const uint8_t *data, size_t length);
void process_user_input(void);

/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
    return (HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	b29a      	uxth	r2, r3
 8002700:	f04f 33ff 	mov.w	r3, #4294967295
 8002704:	68b9      	ldr	r1, [r7, #8]
 8002706:	4807      	ldr	r0, [pc, #28]	@ (8002724 <_write+0x34>)
 8002708:	f004 fc86 	bl	8007018 <HAL_UART_Transmit>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <_write+0x26>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	e001      	b.n	800271a <_write+0x2a>
 8002716:	f04f 33ff 	mov.w	r3, #4294967295
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	2000046c 	.word	0x2000046c

08002728 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	4a07      	ldr	r2, [pc, #28]	@ (8002750 <HAL_UART_RxCpltCallback+0x28>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d106      	bne.n	8002746 <HAL_UART_RxCpltCallback+0x1e>
    {
        process_user_input();
 8002738:	f000 f84a 	bl	80027d0 <process_user_input>
        HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer)); // Restart reception
 800273c:	2214      	movs	r2, #20
 800273e:	4905      	ldr	r1, [pc, #20]	@ (8002754 <HAL_UART_RxCpltCallback+0x2c>)
 8002740:	4803      	ldr	r0, [pc, #12]	@ (8002750 <HAL_UART_RxCpltCallback+0x28>)
 8002742:	f004 fcf2 	bl	800712a <HAL_UART_Receive_IT>
    }
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	2000046c 	.word	0x2000046c
 8002754:	2000027c 	.word	0x2000027c

08002758 <calculate_crc>:

uint16_t calculate_crc(const uint8_t *data, size_t length)
{
 8002758:	b480      	push	{r7}
 800275a:	b087      	sub	sp, #28
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 8002762:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002766:	82fb      	strh	r3, [r7, #22]
    for (size_t i = 0; i < length; i++) {
 8002768:	2300      	movs	r3, #0
 800276a:	613b      	str	r3, [r7, #16]
 800276c:	e022      	b.n	80027b4 <calculate_crc+0x5c>
        crc ^= data[i];
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	4413      	add	r3, r2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	8afb      	ldrh	r3, [r7, #22]
 800277a:	4053      	eors	r3, r2
 800277c:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) {
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
 8002782:	e011      	b.n	80027a8 <calculate_crc+0x50>
            if (crc & 0x0001) {
 8002784:	8afb      	ldrh	r3, [r7, #22]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d006      	beq.n	800279c <calculate_crc+0x44>
                crc = (crc >> 1) ^ 0xA001;
 800278e:	8afb      	ldrh	r3, [r7, #22]
 8002790:	085b      	lsrs	r3, r3, #1
 8002792:	b29a      	uxth	r2, r3
 8002794:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <calculate_crc+0x74>)
 8002796:	4053      	eors	r3, r2
 8002798:	82fb      	strh	r3, [r7, #22]
 800279a:	e002      	b.n	80027a2 <calculate_crc+0x4a>
            } else {
                crc >>= 1;
 800279c:	8afb      	ldrh	r3, [r7, #22]
 800279e:	085b      	lsrs	r3, r3, #1
 80027a0:	82fb      	strh	r3, [r7, #22]
        for (uint8_t j = 0; j < 8; j++) {
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	3301      	adds	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	2b07      	cmp	r3, #7
 80027ac:	d9ea      	bls.n	8002784 <calculate_crc+0x2c>
    for (size_t i = 0; i < length; i++) {
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	3301      	adds	r3, #1
 80027b2:	613b      	str	r3, [r7, #16]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d3d8      	bcc.n	800276e <calculate_crc+0x16>
            }
        }
    }
    return crc;
 80027bc:	8afb      	ldrh	r3, [r7, #22]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	371c      	adds	r7, #28
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	ffffa001 	.word	0xffffa001

080027d0 <process_user_input>:

void process_user_input(void)
{
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af02      	add	r7, sp, #8
    char input[20];
    memcpy(input, rx_buffer, sizeof(rx_buffer));
 80027d6:	4b21      	ldr	r3, [pc, #132]	@ (800285c <process_user_input+0x8c>)
 80027d8:	463c      	mov	r4, r7
 80027da:	461d      	mov	r5, r3
 80027dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027e0:	682b      	ldr	r3, [r5, #0]
 80027e2:	6023      	str	r3, [r4, #0]
    float new_temp = atof(input);
 80027e4:	463b      	mov	r3, r7
 80027e6:	4618      	mov	r0, r3
 80027e8:	f005 feb2 	bl	8008550 <atof>
 80027ec:	ec53 2b10 	vmov	r2, r3, d0
 80027f0:	4610      	mov	r0, r2
 80027f2:	4619      	mov	r1, r3
 80027f4:	f7fe fa18 	bl	8000c28 <__aeabi_d2f>
 80027f8:	4603      	mov	r3, r0
 80027fa:	617b      	str	r3, [r7, #20]

    if (new_temp >= MIN_TEMP && new_temp <= MAX_TEMP) {
 80027fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002800:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8002804:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800280c:	db16      	blt.n	800283c <process_user_input+0x6c>
 800280e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002812:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002860 <process_user_input+0x90>
 8002816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800281a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281e:	d80d      	bhi.n	800283c <process_user_input+0x6c>
        target_temperature = new_temp;
 8002820:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <process_user_input+0x94>)
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	6013      	str	r3, [r2, #0]
        printf("Target temperature set to: %.2f\r\n", target_temperature);
 8002826:	4b0f      	ldr	r3, [pc, #60]	@ (8002864 <process_user_input+0x94>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7fd feac 	bl	8000588 <__aeabi_f2d>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	480c      	ldr	r0, [pc, #48]	@ (8002868 <process_user_input+0x98>)
 8002836:	f007 fbd3 	bl	8009fe0 <iprintf>
 800283a:	e00b      	b.n	8002854 <process_user_input+0x84>
    } else {
        printf("Invalid temperature! Please enter a value between %.1f and %.1f\r\n", MIN_TEMP, MAX_TEMP);
 800283c:	f04f 0200 	mov.w	r2, #0
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <process_user_input+0x9c>)
 8002842:	e9cd 2300 	strd	r2, r3, [sp]
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	4b09      	ldr	r3, [pc, #36]	@ (8002870 <process_user_input+0xa0>)
 800284c:	4809      	ldr	r0, [pc, #36]	@ (8002874 <process_user_input+0xa4>)
 800284e:	f007 fbc7 	bl	8009fe0 <iprintf>
    }
}
 8002852:	bf00      	nop
 8002854:	bf00      	nop
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bdb0      	pop	{r4, r5, r7, pc}
 800285c:	2000027c 	.word	0x2000027c
 8002860:	42120000 	.word	0x42120000
 8002864:	20000074 	.word	0x20000074
 8002868:	0800cdd4 	.word	0x0800cdd4
 800286c:	40424000 	.word	0x40424000
 8002870:	40360000 	.word	0x40360000
 8002874:	0800cdf8 	.word	0x0800cdf8

08002878 <main>:

/* USER CODE END 0 */

int main(void)
{
 8002878:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800287c:	b08c      	sub	sp, #48	@ 0x30
 800287e:	af06      	add	r7, sp, #24
    HAL_Init();
 8002880:	f000 fea9 	bl	80035d6 <HAL_Init>
    SystemClock_Config();
 8002884:	f000 f934 	bl	8002af0 <SystemClock_Config>
    MX_GPIO_Init();
 8002888:	f7ff fe0e 	bl	80024a8 <MX_GPIO_Init>
    MX_USART3_UART_Init();
 800288c:	f000 fe4a 	bl	8003524 <MX_USART3_UART_Init>
    MX_SPI4_Init();
 8002890:	f000 fa90 	bl	8002db4 <MX_SPI4_Init>
    MX_TIM2_Init();
 8002894:	f000 fc2a 	bl	80030ec <MX_TIM2_Init>
    MX_TIM7_Init();
 8002898:	f000 fcf8 	bl	800328c <MX_TIM7_Init>
    MX_TIM3_Init();
 800289c:	f000 fc9c 	bl	80031d8 <MX_TIM3_Init>

    BMP2_Init(&bmp2dev);
 80028a0:	4884      	ldr	r0, [pc, #528]	@ (8002ab4 <main+0x23c>)
 80028a2:	f7ff fb7f 	bl	8001fa4 <BMP2_Init>
    HEATER_PWM_Init(&hheater);
 80028a6:	4884      	ldr	r0, [pc, #528]	@ (8002ab8 <main+0x240>)
 80028a8:	f7ff fd2a 	bl	8002300 <HEATER_PWM_Init>
    FAN_PWM_Init(&hfan);
 80028ac:	4883      	ldr	r0, [pc, #524]	@ (8002abc <main+0x244>)
 80028ae:	f7ff fca9 	bl	8002204 <FAN_PWM_Init>
    HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer));
 80028b2:	2214      	movs	r2, #20
 80028b4:	4982      	ldr	r1, [pc, #520]	@ (8002ac0 <main+0x248>)
 80028b6:	4883      	ldr	r0, [pc, #524]	@ (8002ac4 <main+0x24c>)
 80028b8:	f004 fc37 	bl	800712a <HAL_UART_Receive_IT>
    HAL_TIM_Base_Start(&htim7);
 80028bc:	4882      	ldr	r0, [pc, #520]	@ (8002ac8 <main+0x250>)
 80028be:	f003 fb65 	bl	8005f8c <HAL_TIM_Base_Start>
    PID_Init();
 80028c2:	f000 f989 	bl	8002bd8 <PID_Init>
    pid_controller.target_temperature = target_temperature;
 80028c6:	4b81      	ldr	r3, [pc, #516]	@ (8002acc <main+0x254>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a81      	ldr	r2, [pc, #516]	@ (8002ad0 <main+0x258>)
 80028cc:	6013      	str	r3, [r2, #0]

    while (1) {
        if (__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE)) {
 80028ce:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac8 <main+0x250>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b01      	cmp	r3, #1
 80028da:	f040 80e7 	bne.w	8002aac <main+0x234>
            __HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 80028de:	4b7a      	ldr	r3, [pc, #488]	@ (8002ac8 <main+0x250>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f06f 0201 	mvn.w	r2, #1
 80028e6:	611a      	str	r2, [r3, #16]

            double temp;
            BMP2_ReadData(&bmp2dev, NULL, &temp);
 80028e8:	463b      	mov	r3, r7
 80028ea:	461a      	mov	r2, r3
 80028ec:	2100      	movs	r1, #0
 80028ee:	4871      	ldr	r0, [pc, #452]	@ (8002ab4 <main+0x23c>)
 80028f0:	f7ff fc24 	bl	800213c <BMP2_ReadData>
            current_temperature = (float)temp;
 80028f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028f8:	4610      	mov	r0, r2
 80028fa:	4619      	mov	r1, r3
 80028fc:	f7fe f994 	bl	8000c28 <__aeabi_d2f>
 8002900:	4603      	mov	r3, r0
 8002902:	4a74      	ldr	r2, [pc, #464]	@ (8002ad4 <main+0x25c>)
 8002904:	6013      	str	r3, [r2, #0]

            // Update target temperature for the single controller
            pid_controller.target_temperature = target_temperature;
 8002906:	4b71      	ldr	r3, [pc, #452]	@ (8002acc <main+0x254>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a71      	ldr	r2, [pc, #452]	@ (8002ad0 <main+0x258>)
 800290c:	6013      	str	r3, [r2, #0]

            // Feedforward
            float feedforward = 0.5f * (target_temperature - MIN_TEMP);
 800290e:	4b6f      	ldr	r3, [pc, #444]	@ (8002acc <main+0x254>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 8002918:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800291c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002920:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002924:	edc7 7a05 	vstr	s15, [r7, #20]

            // PID Control
            PID_Update(current_temperature);
 8002928:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad4 <main+0x25c>)
 800292a:	edd3 7a00 	vldr	s15, [r3]
 800292e:	eeb0 0a67 	vmov.f32	s0, s15
 8002932:	f000 f97b 	bl	8002c2c <PID_Update>
            pid_controller.output = PID_Calculate();
 8002936:	f000 f993 	bl	8002c60 <PID_Calculate>
 800293a:	eef0 7a40 	vmov.f32	s15, s0
 800293e:	4b64      	ldr	r3, [pc, #400]	@ (8002ad0 <main+0x258>)
 8002940:	edc3 7a06 	vstr	s15, [r3, #24]

            if (current_temperature < target_temperature) {
 8002944:	4b63      	ldr	r3, [pc, #396]	@ (8002ad4 <main+0x25c>)
 8002946:	ed93 7a00 	vldr	s14, [r3]
 800294a:	4b60      	ldr	r3, [pc, #384]	@ (8002acc <main+0x254>)
 800294c:	edd3 7a00 	vldr	s15, [r3]
 8002950:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002958:	d52b      	bpl.n	80029b2 <main+0x13a>
                // Heating
                pid_controller.output_saturated = fminf(fmaxf(pid_controller.output + feedforward, 0.0f), 100.0f);
 800295a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ad0 <main+0x258>)
 800295c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002960:	edd7 7a05 	vldr	s15, [r7, #20]
 8002964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002968:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8002ad8 <main+0x260>
 800296c:	eeb0 0a67 	vmov.f32	s0, s15
 8002970:	f00a f9b2 	bl	800ccd8 <fmaxf>
 8002974:	eef0 7a40 	vmov.f32	s15, s0
 8002978:	eddf 0a58 	vldr	s1, [pc, #352]	@ 8002adc <main+0x264>
 800297c:	eeb0 0a67 	vmov.f32	s0, s15
 8002980:	f00a f9c7 	bl	800cd12 <fminf>
 8002984:	eef0 7a40 	vmov.f32	s15, s0
 8002988:	4b51      	ldr	r3, [pc, #324]	@ (8002ad0 <main+0x258>)
 800298a:	edc3 7a07 	vstr	s15, [r3, #28]
                HEATER_PWM_WriteDuty(&hheater, 5 * pid_controller.output_saturated);
 800298e:	4b50      	ldr	r3, [pc, #320]	@ (8002ad0 <main+0x258>)
 8002990:	edd3 7a07 	vldr	s15, [r3, #28]
 8002994:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800299c:	eeb0 0a67 	vmov.f32	s0, s15
 80029a0:	4845      	ldr	r0, [pc, #276]	@ (8002ab8 <main+0x240>)
 80029a2:	f7ff fccd 	bl	8002340 <HEATER_PWM_WriteDuty>
                FAN_PWM_WriteDuty(&hfan, 0.0f); // Fan off during heating
 80029a6:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8002ad8 <main+0x260>
 80029aa:	4844      	ldr	r0, [pc, #272]	@ (8002abc <main+0x244>)
 80029ac:	f7ff fc4a 	bl	8002244 <FAN_PWM_WriteDuty>
 80029b0:	e031      	b.n	8002a16 <main+0x19e>
            } else {
                // Cooling
                pid_controller.output_saturated = fminf(fmaxf(abs(pid_controller.output), 0.0f), 100.0f);
 80029b2:	4b47      	ldr	r3, [pc, #284]	@ (8002ad0 <main+0x258>)
 80029b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80029b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029bc:	ee17 3a90 	vmov	r3, s15
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	bfb8      	it	lt
 80029c4:	425b      	neglt	r3, r3
 80029c6:	ee07 3a90 	vmov	s15, r3
 80029ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ce:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8002ad8 <main+0x260>
 80029d2:	eeb0 0a67 	vmov.f32	s0, s15
 80029d6:	f00a f97f 	bl	800ccd8 <fmaxf>
 80029da:	eef0 7a40 	vmov.f32	s15, s0
 80029de:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8002adc <main+0x264>
 80029e2:	eeb0 0a67 	vmov.f32	s0, s15
 80029e6:	f00a f994 	bl	800cd12 <fminf>
 80029ea:	eef0 7a40 	vmov.f32	s15, s0
 80029ee:	4b38      	ldr	r3, [pc, #224]	@ (8002ad0 <main+0x258>)
 80029f0:	edc3 7a07 	vstr	s15, [r3, #28]
                FAN_PWM_WriteDuty(&hfan, 3 * pid_controller.output_saturated);
 80029f4:	4b36      	ldr	r3, [pc, #216]	@ (8002ad0 <main+0x258>)
 80029f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80029fa:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80029fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a02:	eeb0 0a67 	vmov.f32	s0, s15
 8002a06:	482d      	ldr	r0, [pc, #180]	@ (8002abc <main+0x244>)
 8002a08:	f7ff fc1c 	bl	8002244 <FAN_PWM_WriteDuty>
                HEATER_PWM_WriteDuty(&hheater, 0.0f); // Heater off during cooling
 8002a0c:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8002ad8 <main+0x260>
 8002a10:	4829      	ldr	r0, [pc, #164]	@ (8002ab8 <main+0x240>)
 8002a12:	f7ff fc95 	bl	8002340 <HEATER_PWM_WriteDuty>
            }

            // Send Temperature Data with CRC
            if (HAL_GetTick() - last_temp_print_time >= 1000) {
 8002a16:	f000 fe2f 	bl	8003678 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	4b30      	ldr	r3, [pc, #192]	@ (8002ae0 <main+0x268>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a26:	d341      	bcc.n	8002aac <main+0x234>
                int msg_len = snprintf((char *)temp_msg_buffer, sizeof(temp_msg_buffer),
 8002a28:	4b28      	ldr	r3, [pc, #160]	@ (8002acc <main+0x254>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fd fdab 	bl	8000588 <__aeabi_f2d>
 8002a32:	4604      	mov	r4, r0
 8002a34:	460d      	mov	r5, r1
 8002a36:	4b27      	ldr	r3, [pc, #156]	@ (8002ad4 <main+0x25c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7fd fda4 	bl	8000588 <__aeabi_f2d>
 8002a40:	4680      	mov	r8, r0
 8002a42:	4689      	mov	r9, r1
                                       "{\"id\":1, \"target_temp\":%.2f, \"temp\":%.2f, \"pid_output\":%.2f}",
                                       target_temperature, current_temperature, pid_controller.output);
 8002a44:	4b22      	ldr	r3, [pc, #136]	@ (8002ad0 <main+0x258>)
 8002a46:	699b      	ldr	r3, [r3, #24]
                int msg_len = snprintf((char *)temp_msg_buffer, sizeof(temp_msg_buffer),
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fd fd9d 	bl	8000588 <__aeabi_f2d>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a56:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002a5a:	e9cd 4500 	strd	r4, r5, [sp]
 8002a5e:	4a21      	ldr	r2, [pc, #132]	@ (8002ae4 <main+0x26c>)
 8002a60:	2164      	movs	r1, #100	@ 0x64
 8002a62:	4821      	ldr	r0, [pc, #132]	@ (8002ae8 <main+0x270>)
 8002a64:	f007 face 	bl	800a004 <sniprintf>
 8002a68:	6138      	str	r0, [r7, #16]

                uint16_t crc = calculate_crc(temp_msg_buffer, msg_len);
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	481e      	ldr	r0, [pc, #120]	@ (8002ae8 <main+0x270>)
 8002a70:	f7ff fe72 	bl	8002758 <calculate_crc>
 8002a74:	4603      	mov	r3, r0
 8002a76:	81fb      	strh	r3, [r7, #14]
                snprintf((char *)temp_msg_buffer + msg_len, sizeof(temp_msg_buffer) - msg_len, ", \"crc\":%04X}\r\n", crc);
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae8 <main+0x270>)
 8002a7c:	1898      	adds	r0, r3, r2
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f1c3 0164 	rsb	r1, r3, #100	@ 0x64
 8002a84:	89fb      	ldrh	r3, [r7, #14]
 8002a86:	4a19      	ldr	r2, [pc, #100]	@ (8002aec <main+0x274>)
 8002a88:	f007 fabc 	bl	800a004 <sniprintf>

                HAL_UART_Transmit(&huart3, temp_msg_buffer, strlen((char *)temp_msg_buffer), HAL_MAX_DELAY);
 8002a8c:	4816      	ldr	r0, [pc, #88]	@ (8002ae8 <main+0x270>)
 8002a8e:	f7fd fc0f 	bl	80002b0 <strlen>
 8002a92:	4603      	mov	r3, r0
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	4913      	ldr	r1, [pc, #76]	@ (8002ae8 <main+0x270>)
 8002a9c:	4809      	ldr	r0, [pc, #36]	@ (8002ac4 <main+0x24c>)
 8002a9e:	f004 fabb 	bl	8007018 <HAL_UART_Transmit>
                last_temp_print_time = HAL_GetTick();
 8002aa2:	f000 fde9 	bl	8003678 <HAL_GetTick>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8002ae0 <main+0x268>)
 8002aaa:	6013      	str	r3, [r2, #0]
            }
        }

        HAL_Delay(100);
 8002aac:	2064      	movs	r0, #100	@ 0x64
 8002aae:	f000 fdef 	bl	8003690 <HAL_Delay>
        if (__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE)) {
 8002ab2:	e70c      	b.n	80028ce <main+0x56>
 8002ab4:	20000018 	.word	0x20000018
 8002ab8:	20000064 	.word	0x20000064
 8002abc:	20000054 	.word	0x20000054
 8002ac0:	2000027c 	.word	0x2000027c
 8002ac4:	2000046c 	.word	0x2000046c
 8002ac8:	20000420 	.word	0x20000420
 8002acc:	20000074 	.word	0x20000074
 8002ad0:	200002fc 	.word	0x200002fc
 8002ad4:	20000290 	.word	0x20000290
 8002ad8:	00000000 	.word	0x00000000
 8002adc:	42c80000 	.word	0x42c80000
 8002ae0:	200002f8 	.word	0x200002f8
 8002ae4:	0800ce3c 	.word	0x0800ce3c
 8002ae8:	20000294 	.word	0x20000294
 8002aec:	0800ce7c 	.word	0x0800ce7c

08002af0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b094      	sub	sp, #80	@ 0x50
 8002af4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002af6:	f107 0320 	add.w	r3, r7, #32
 8002afa:	2230      	movs	r2, #48	@ 0x30
 8002afc:	2100      	movs	r1, #0
 8002afe:	4618      	mov	r0, r3
 8002b00:	f007 fb17 	bl	800a132 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]

    /** Configure LSE Drive Capability
    */
    HAL_PWR_EnableBkUpAccess();
 8002b14:	f001 f94a 	bl	8003dac <HAL_PWR_EnableBkUpAccess>

    /** Configure the main internal regulator output voltage
    */
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b18:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc4 <SystemClock_Config+0xd4>)
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1c:	4a29      	ldr	r2, [pc, #164]	@ (8002bc4 <SystemClock_Config+0xd4>)
 8002b1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b24:	4b27      	ldr	r3, [pc, #156]	@ (8002bc4 <SystemClock_Config+0xd4>)
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b30:	4b25      	ldr	r3, [pc, #148]	@ (8002bc8 <SystemClock_Config+0xd8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a24      	ldr	r2, [pc, #144]	@ (8002bc8 <SystemClock_Config+0xd8>)
 8002b36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b3a:	6013      	str	r3, [r2, #0]
 8002b3c:	4b22      	ldr	r3, [pc, #136]	@ (8002bc8 <SystemClock_Config+0xd8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b4c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002b50:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b52:	2302      	movs	r3, #2
 8002b54:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b56:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 4;
 8002b5c:	2304      	movs	r3, #4
 8002b5e:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 216;
 8002b60:	23d8      	movs	r3, #216	@ 0xd8
 8002b62:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b64:	2302      	movs	r3, #2
 8002b66:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 3;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b6c:	f107 0320 	add.w	r3, r7, #32
 8002b70:	4618      	mov	r0, r3
 8002b72:	f001 f97b 	bl	8003e6c <HAL_RCC_OscConfig>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <SystemClock_Config+0x90>
    {
        Error_Handler();
 8002b7c:	f000 f826 	bl	8002bcc <Error_Handler>
    }

    /** Activate the Over-Drive mode
    */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b80:	f001 f924 	bl	8003dcc <HAL_PWREx_EnableOverDrive>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <SystemClock_Config+0x9e>
    {
        Error_Handler();
 8002b8a:	f000 f81f 	bl	8002bcc <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b8e:	230f      	movs	r3, #15
 8002b90:	60fb      	str	r3, [r7, #12]
                                  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b92:	2302      	movs	r3, #2
 8002b94:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b9a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b9e:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002ba0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002ba4:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002ba6:	f107 030c 	add.w	r3, r7, #12
 8002baa:	2107      	movs	r1, #7
 8002bac:	4618      	mov	r0, r3
 8002bae:	f001 fc01 	bl	80043b4 <HAL_RCC_ClockConfig>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <SystemClock_Config+0xcc>
    {
        Error_Handler();
 8002bb8:	f000 f808 	bl	8002bcc <Error_Handler>
    }
}
 8002bbc:	bf00      	nop
 8002bbe:	3750      	adds	r7, #80	@ 0x50
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40007000 	.word	0x40007000

08002bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bd0:	b672      	cpsid	i
}
 8002bd2:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <Error_Handler+0x8>

08002bd8 <PID_Init>:
PID_Control_t pid_controller;

/**
 * @brief Initializes the PID controller.
 */
void PID_Init(void) {
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
    pid_controller.target_temperature = 0.0f;
 8002bdc:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <PID_Init+0x50>)
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]
    pid_controller.current_temperature = 0.0f;
 8002be4:	4b10      	ldr	r3, [pc, #64]	@ (8002c28 <PID_Init+0x50>)
 8002be6:	f04f 0200 	mov.w	r2, #0
 8002bea:	605a      	str	r2, [r3, #4]
    pid_controller.error = 0.0f;
 8002bec:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <PID_Init+0x50>)
 8002bee:	f04f 0200 	mov.w	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
    pid_controller.integral = 0.0f;
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <PID_Init+0x50>)
 8002bf6:	f04f 0200 	mov.w	r2, #0
 8002bfa:	60da      	str	r2, [r3, #12]
    pid_controller.derivative = 0.0f;
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <PID_Init+0x50>)
 8002bfe:	f04f 0200 	mov.w	r2, #0
 8002c02:	611a      	str	r2, [r3, #16]
    pid_controller.previous_error = 0.0f;
 8002c04:	4b08      	ldr	r3, [pc, #32]	@ (8002c28 <PID_Init+0x50>)
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	615a      	str	r2, [r3, #20]
    pid_controller.output = 0.0f;
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <PID_Init+0x50>)
 8002c0e:	f04f 0200 	mov.w	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
    pid_controller.output_saturated = 0.0f;
 8002c14:	4b04      	ldr	r3, [pc, #16]	@ (8002c28 <PID_Init+0x50>)
 8002c16:	f04f 0200 	mov.w	r2, #0
 8002c1a:	61da      	str	r2, [r3, #28]
}
 8002c1c:	bf00      	nop
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	200002fc 	.word	0x200002fc

08002c2c <PID_Update>:

/**
 * @brief Updates the PID controller with the current temperature.
 * @param current_temperature The current measured temperature.
 */
void PID_Update(float current_temperature) {
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	ed87 0a01 	vstr	s0, [r7, #4]
    pid_controller.current_temperature = current_temperature;
 8002c36:	4a09      	ldr	r2, [pc, #36]	@ (8002c5c <PID_Update+0x30>)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6053      	str	r3, [r2, #4]
    pid_controller.error = pid_controller.target_temperature - current_temperature;
 8002c3c:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <PID_Update+0x30>)
 8002c3e:	ed93 7a00 	vldr	s14, [r3]
 8002c42:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4a:	4b04      	ldr	r3, [pc, #16]	@ (8002c5c <PID_Update+0x30>)
 8002c4c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	200002fc 	.word	0x200002fc

08002c60 <PID_Calculate>:

/**
 * @brief Calculates the PID output.
 * @return The calculated PID output.
 */
float PID_Calculate(void) {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
    // Derivative Filter Parameters
    const float derivative_filter_constant = 0.9f;
 8002c66:	4b4e      	ldr	r3, [pc, #312]	@ (8002da0 <PID_Calculate+0x140>)
 8002c68:	607b      	str	r3, [r7, #4]
    static float previous_derivative = 0.0f;
    const float back_calculation_gain = 0.1f;
 8002c6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002da4 <PID_Calculate+0x144>)
 8002c6c:	603b      	str	r3, [r7, #0]

    // Integral term with anti-windup
    pid_controller.integral += pid_controller.error;
 8002c6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002da8 <PID_Calculate+0x148>)
 8002c70:	ed93 7a03 	vldr	s14, [r3, #12]
 8002c74:	4b4c      	ldr	r3, [pc, #304]	@ (8002da8 <PID_Calculate+0x148>)
 8002c76:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002da8 <PID_Calculate+0x148>)
 8002c80:	edc3 7a03 	vstr	s15, [r3, #12]
    if (pid_controller.output_saturated != pid_controller.output) {
 8002c84:	4b48      	ldr	r3, [pc, #288]	@ (8002da8 <PID_Calculate+0x148>)
 8002c86:	ed93 7a07 	vldr	s14, [r3, #28]
 8002c8a:	4b47      	ldr	r3, [pc, #284]	@ (8002da8 <PID_Calculate+0x148>)
 8002c8c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c90:	eeb4 7a67 	vcmp.f32	s14, s15
 8002c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c98:	d013      	beq.n	8002cc2 <PID_Calculate+0x62>
        pid_controller.integral -= back_calculation_gain * (pid_controller.output_saturated - pid_controller.output);
 8002c9a:	4b43      	ldr	r3, [pc, #268]	@ (8002da8 <PID_Calculate+0x148>)
 8002c9c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002ca0:	4b41      	ldr	r3, [pc, #260]	@ (8002da8 <PID_Calculate+0x148>)
 8002ca2:	edd3 6a07 	vldr	s13, [r3, #28]
 8002ca6:	4b40      	ldr	r3, [pc, #256]	@ (8002da8 <PID_Calculate+0x148>)
 8002ca8:	edd3 7a06 	vldr	s15, [r3, #24]
 8002cac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002cb0:	edd7 7a00 	vldr	s15, [r7]
 8002cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cbc:	4b3a      	ldr	r3, [pc, #232]	@ (8002da8 <PID_Calculate+0x148>)
 8002cbe:	edc3 7a03 	vstr	s15, [r3, #12]
    }
    pid_controller.integral = fminf(fmaxf(pid_controller.integral, pid_params.integral_min), pid_params.integral_max);
 8002cc2:	4b39      	ldr	r3, [pc, #228]	@ (8002da8 <PID_Calculate+0x148>)
 8002cc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002cc8:	4b38      	ldr	r3, [pc, #224]	@ (8002dac <PID_Calculate+0x14c>)
 8002cca:	ed93 7a04 	vldr	s14, [r3, #16]
 8002cce:	eef0 0a47 	vmov.f32	s1, s14
 8002cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002cd6:	f009 ffff 	bl	800ccd8 <fmaxf>
 8002cda:	eeb0 7a40 	vmov.f32	s14, s0
 8002cde:	4b33      	ldr	r3, [pc, #204]	@ (8002dac <PID_Calculate+0x14c>)
 8002ce0:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ce4:	eef0 0a67 	vmov.f32	s1, s15
 8002ce8:	eeb0 0a47 	vmov.f32	s0, s14
 8002cec:	f00a f811 	bl	800cd12 <fminf>
 8002cf0:	eef0 7a40 	vmov.f32	s15, s0
 8002cf4:	4b2c      	ldr	r3, [pc, #176]	@ (8002da8 <PID_Calculate+0x148>)
 8002cf6:	edc3 7a03 	vstr	s15, [r3, #12]

    // Derivative term with filtering
    pid_controller.derivative = (pid_controller.error - pid_controller.previous_error);
 8002cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8002da8 <PID_Calculate+0x148>)
 8002cfc:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d00:	4b29      	ldr	r3, [pc, #164]	@ (8002da8 <PID_Calculate+0x148>)
 8002d02:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d0a:	4b27      	ldr	r3, [pc, #156]	@ (8002da8 <PID_Calculate+0x148>)
 8002d0c:	edc3 7a04 	vstr	s15, [r3, #16]
    pid_controller.derivative = derivative_filter_constant * previous_derivative + (1.0f - derivative_filter_constant) * pid_controller.derivative;
 8002d10:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <PID_Calculate+0x150>)
 8002d12:	ed93 7a00 	vldr	s14, [r3]
 8002d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d22:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d26:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002da8 <PID_Calculate+0x148>)
 8002d2c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d38:	4b1b      	ldr	r3, [pc, #108]	@ (8002da8 <PID_Calculate+0x148>)
 8002d3a:	edc3 7a04 	vstr	s15, [r3, #16]

    // Calculate PID output
    pid_controller.output = (pid_params.kp * pid_controller.error) + (pid_params.ki * pid_controller.integral) + (pid_params.kd * pid_controller.derivative);
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8002dac <PID_Calculate+0x14c>)
 8002d40:	ed93 7a00 	vldr	s14, [r3]
 8002d44:	4b18      	ldr	r3, [pc, #96]	@ (8002da8 <PID_Calculate+0x148>)
 8002d46:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d4e:	4b17      	ldr	r3, [pc, #92]	@ (8002dac <PID_Calculate+0x14c>)
 8002d50:	edd3 6a01 	vldr	s13, [r3, #4]
 8002d54:	4b14      	ldr	r3, [pc, #80]	@ (8002da8 <PID_Calculate+0x148>)
 8002d56:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d62:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <PID_Calculate+0x14c>)
 8002d64:	edd3 6a02 	vldr	s13, [r3, #8]
 8002d68:	4b0f      	ldr	r3, [pc, #60]	@ (8002da8 <PID_Calculate+0x148>)
 8002d6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d76:	4b0c      	ldr	r3, [pc, #48]	@ (8002da8 <PID_Calculate+0x148>)
 8002d78:	edc3 7a06 	vstr	s15, [r3, #24]

    // Update previous values
    pid_controller.previous_error = pid_controller.error;
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <PID_Calculate+0x148>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	4a09      	ldr	r2, [pc, #36]	@ (8002da8 <PID_Calculate+0x148>)
 8002d82:	6153      	str	r3, [r2, #20]
    previous_derivative = pid_controller.derivative;
 8002d84:	4b08      	ldr	r3, [pc, #32]	@ (8002da8 <PID_Calculate+0x148>)
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	4a09      	ldr	r2, [pc, #36]	@ (8002db0 <PID_Calculate+0x150>)
 8002d8a:	6013      	str	r3, [r2, #0]

    return pid_controller.output;
 8002d8c:	4b06      	ldr	r3, [pc, #24]	@ (8002da8 <PID_Calculate+0x148>)
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	ee07 3a90 	vmov	s15, r3
}
 8002d94:	eeb0 0a67 	vmov.f32	s0, s15
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	3f666666 	.word	0x3f666666
 8002da4:	3dcccccd 	.word	0x3dcccccd
 8002da8:	200002fc 	.word	0x200002fc
 8002dac:	20000078 	.word	0x20000078
 8002db0:	2000031c 	.word	0x2000031c

08002db4 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002db8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dba:	4a1c      	ldr	r2, [pc, #112]	@ (8002e2c <MX_SPI4_Init+0x78>)
 8002dbc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dc0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002dc4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002dc6:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002dcc:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dce:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002dd2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002dd4:	4b14      	ldr	r3, [pc, #80]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002dda:	4b13      	ldr	r3, [pc, #76]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002ddc:	2201      	movs	r2, #1
 8002dde:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002de0:	4b11      	ldr	r3, [pc, #68]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002de2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002de6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002de8:	4b0f      	ldr	r3, [pc, #60]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dea:	2210      	movs	r2, #16
 8002dec:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dee:	4b0e      	ldr	r3, [pc, #56]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002df4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002e00:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002e02:	2207      	movs	r2, #7
 8002e04:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e06:	4b08      	ldr	r3, [pc, #32]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002e0c:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002e12:	4805      	ldr	r0, [pc, #20]	@ (8002e28 <MX_SPI4_Init+0x74>)
 8002e14:	f002 f8e4 	bl	8004fe0 <HAL_SPI_Init>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002e1e:	f7ff fed5 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000320 	.word	0x20000320
 8002e2c:	40013400 	.word	0x40013400

08002e30 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08a      	sub	sp, #40	@ 0x28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e38:	f107 0314 	add.w	r3, r7, #20
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	609a      	str	r2, [r3, #8]
 8002e44:	60da      	str	r2, [r3, #12]
 8002e46:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a17      	ldr	r2, [pc, #92]	@ (8002eac <HAL_SPI_MspInit+0x7c>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d127      	bne.n	8002ea2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002e52:	4b17      	ldr	r3, [pc, #92]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e56:	4a16      	ldr	r2, [pc, #88]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e58:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e5e:	4b14      	ldr	r3, [pc, #80]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e66:	613b      	str	r3, [r7, #16]
 8002e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e6a:	4b11      	ldr	r3, [pc, #68]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6e:	4a10      	ldr	r2, [pc, #64]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e70:	f043 0310 	orr.w	r3, r3, #16
 8002e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e76:	4b0e      	ldr	r3, [pc, #56]	@ (8002eb0 <HAL_SPI_MspInit+0x80>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	f003 0310 	and.w	r3, r3, #16
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP280_SPI_SCK_Pin|BMP280_SPI_MISO_Pin|BMP280_SPI_MOSI_Pin;
 8002e82:	2364      	movs	r3, #100	@ 0x64
 8002e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e86:	2302      	movs	r3, #2
 8002e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002e92:	2305      	movs	r3, #5
 8002e94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e96:	f107 0314 	add.w	r3, r7, #20
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4805      	ldr	r0, [pc, #20]	@ (8002eb4 <HAL_SPI_MspInit+0x84>)
 8002e9e:	f000 fdbf 	bl	8003a20 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002ea2:	bf00      	nop
 8002ea4:	3728      	adds	r7, #40	@ 0x28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40013400 	.word	0x40013400
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	40021000 	.word	0x40021000

08002eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <HAL_MspInit+0x44>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a0e      	ldr	r2, [pc, #56]	@ (8002efc <HAL_MspInit+0x44>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b0c      	ldr	r3, [pc, #48]	@ (8002efc <HAL_MspInit+0x44>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ed6:	4b09      	ldr	r3, [pc, #36]	@ (8002efc <HAL_MspInit+0x44>)
 8002ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eda:	4a08      	ldr	r2, [pc, #32]	@ (8002efc <HAL_MspInit+0x44>)
 8002edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ee0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ee2:	4b06      	ldr	r3, [pc, #24]	@ (8002efc <HAL_MspInit+0x44>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800

08002f00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <NMI_Handler+0x4>

08002f08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <HardFault_Handler+0x4>

08002f10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <MemManage_Handler+0x4>

08002f18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <BusFault_Handler+0x4>

08002f20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f24:	bf00      	nop
 8002f26:	e7fd      	b.n	8002f24 <UsageFault_Handler+0x4>

08002f28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f2c:	bf00      	nop
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f36:	b480      	push	{r7}
 8002f38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f48:	bf00      	nop
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f56:	f000 fb7b 	bl	8003650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f64:	4802      	ldr	r0, [pc, #8]	@ (8002f70 <USART3_IRQHandler+0x10>)
 8002f66:	f004 f925 	bl	80071b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	2000046c 	.word	0x2000046c

08002f74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  return 1;
 8002f78:	2301      	movs	r3, #1
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <_kill>:

int _kill(int pid, int sig)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f8e:	f007 f935 	bl	800a1fc <__errno>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2216      	movs	r2, #22
 8002f96:	601a      	str	r2, [r3, #0]
  return -1;
 8002f98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3708      	adds	r7, #8
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <_exit>:

void _exit (int status)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fac:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f7ff ffe7 	bl	8002f84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fb6:	bf00      	nop
 8002fb8:	e7fd      	b.n	8002fb6 <_exit+0x12>

08002fba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b086      	sub	sp, #24
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	60f8      	str	r0, [r7, #12]
 8002fc2:	60b9      	str	r1, [r7, #8]
 8002fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	e00a      	b.n	8002fe2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fcc:	f3af 8000 	nop.w
 8002fd0:	4601      	mov	r1, r0
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	60ba      	str	r2, [r7, #8]
 8002fd8:	b2ca      	uxtb	r2, r1
 8002fda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	617b      	str	r3, [r7, #20]
 8002fe2:	697a      	ldr	r2, [r7, #20]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	dbf0      	blt.n	8002fcc <_read+0x12>
  }

  return len;
 8002fea:	687b      	ldr	r3, [r7, #4]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003000:	4618      	mov	r0, r3
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800301c:	605a      	str	r2, [r3, #4]
  return 0;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <_isatty>:

int _isatty(int file)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003034:	2301      	movs	r3, #1
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003042:	b480      	push	{r7}
 8003044:	b085      	sub	sp, #20
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	60b9      	str	r1, [r7, #8]
 800304c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3714      	adds	r7, #20
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003064:	4a14      	ldr	r2, [pc, #80]	@ (80030b8 <_sbrk+0x5c>)
 8003066:	4b15      	ldr	r3, [pc, #84]	@ (80030bc <_sbrk+0x60>)
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003070:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <_sbrk+0x64>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003078:	4b11      	ldr	r3, [pc, #68]	@ (80030c0 <_sbrk+0x64>)
 800307a:	4a12      	ldr	r2, [pc, #72]	@ (80030c4 <_sbrk+0x68>)
 800307c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800307e:	4b10      	ldr	r3, [pc, #64]	@ (80030c0 <_sbrk+0x64>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4413      	add	r3, r2
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	429a      	cmp	r2, r3
 800308a:	d207      	bcs.n	800309c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800308c:	f007 f8b6 	bl	800a1fc <__errno>
 8003090:	4603      	mov	r3, r0
 8003092:	220c      	movs	r2, #12
 8003094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003096:	f04f 33ff 	mov.w	r3, #4294967295
 800309a:	e009      	b.n	80030b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800309c:	4b08      	ldr	r3, [pc, #32]	@ (80030c0 <_sbrk+0x64>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030a2:	4b07      	ldr	r3, [pc, #28]	@ (80030c0 <_sbrk+0x64>)
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4413      	add	r3, r2
 80030aa:	4a05      	ldr	r2, [pc, #20]	@ (80030c0 <_sbrk+0x64>)
 80030ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030ae:	68fb      	ldr	r3, [r7, #12]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	20050000 	.word	0x20050000
 80030bc:	00000400 	.word	0x00000400
 80030c0:	20000384 	.word	0x20000384
 80030c4:	20000648 	.word	0x20000648

080030c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030cc:	4b06      	ldr	r3, [pc, #24]	@ (80030e8 <SystemInit+0x20>)
 80030ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030d2:	4a05      	ldr	r2, [pc, #20]	@ (80030e8 <SystemInit+0x20>)
 80030d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80030d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b08e      	sub	sp, #56	@ 0x38
 80030f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	605a      	str	r2, [r3, #4]
 80030fc:	609a      	str	r2, [r3, #8]
 80030fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003100:	f107 031c 	add.w	r3, r7, #28
 8003104:	2200      	movs	r2, #0
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	605a      	str	r2, [r3, #4]
 800310a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800310c:	463b      	mov	r3, r7
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
 8003114:	609a      	str	r2, [r3, #8]
 8003116:	60da      	str	r2, [r3, #12]
 8003118:	611a      	str	r2, [r3, #16]
 800311a:	615a      	str	r2, [r3, #20]
 800311c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800311e:	4b2d      	ldr	r3, [pc, #180]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003120:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003124:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 8003126:	4b2b      	ldr	r3, [pc, #172]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003128:	226b      	movs	r2, #107	@ 0x6b
 800312a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800312c:	4b29      	ldr	r3, [pc, #164]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 800312e:	2200      	movs	r2, #0
 8003130:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8003132:	4b28      	ldr	r3, [pc, #160]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003134:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003138:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800313a:	4b26      	ldr	r3, [pc, #152]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 800313c:	2200      	movs	r2, #0
 800313e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003140:	4b24      	ldr	r3, [pc, #144]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003142:	2200      	movs	r2, #0
 8003144:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003146:	4823      	ldr	r0, [pc, #140]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003148:	f002 fec8 	bl	8005edc <HAL_TIM_Base_Init>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003152:	f7ff fd3b 	bl	8002bcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800315a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800315c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003160:	4619      	mov	r1, r3
 8003162:	481c      	ldr	r0, [pc, #112]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003164:	f003 f9e8 	bl	8006538 <HAL_TIM_ConfigClockSource>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800316e:	f7ff fd2d 	bl	8002bcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003172:	4818      	ldr	r0, [pc, #96]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003174:	f002 ff7a 	bl	800606c <HAL_TIM_PWM_Init>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800317e:	f7ff fd25 	bl	8002bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003182:	2300      	movs	r3, #0
 8003184:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003186:	2300      	movs	r3, #0
 8003188:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800318a:	f107 031c 	add.w	r3, r7, #28
 800318e:	4619      	mov	r1, r3
 8003190:	4810      	ldr	r0, [pc, #64]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 8003192:	f003 fe65 	bl	8006e60 <HAL_TIMEx_MasterConfigSynchronization>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800319c:	f7ff fd16 	bl	8002bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031a0:	2360      	movs	r3, #96	@ 0x60
 80031a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031a8:	2300      	movs	r3, #0
 80031aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80031b0:	463b      	mov	r3, r7
 80031b2:	220c      	movs	r2, #12
 80031b4:	4619      	mov	r1, r3
 80031b6:	4807      	ldr	r0, [pc, #28]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 80031b8:	f003 f8aa 	bl	8006310 <HAL_TIM_PWM_ConfigChannel>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80031c2:	f7ff fd03 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80031c6:	4803      	ldr	r0, [pc, #12]	@ (80031d4 <MX_TIM2_Init+0xe8>)
 80031c8:	f000 f8ea 	bl	80033a0 <HAL_TIM_MspPostInit>

}
 80031cc:	bf00      	nop
 80031ce:	3738      	adds	r7, #56	@ 0x38
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	20000388 	.word	0x20000388

080031d8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b08a      	sub	sp, #40	@ 0x28
 80031dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031de:	f107 031c 	add.w	r3, r7, #28
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ea:	463b      	mov	r3, r7
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	605a      	str	r2, [r3, #4]
 80031f2:	609a      	str	r2, [r3, #8]
 80031f4:	60da      	str	r2, [r3, #12]
 80031f6:	611a      	str	r2, [r3, #16]
 80031f8:	615a      	str	r2, [r3, #20]
 80031fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80031fc:	4b21      	ldr	r3, [pc, #132]	@ (8003284 <MX_TIM3_Init+0xac>)
 80031fe:	4a22      	ldr	r2, [pc, #136]	@ (8003288 <MX_TIM3_Init+0xb0>)
 8003200:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003202:	4b20      	ldr	r3, [pc, #128]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003204:	2200      	movs	r2, #0
 8003206:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003208:	4b1e      	ldr	r3, [pc, #120]	@ (8003284 <MX_TIM3_Init+0xac>)
 800320a:	2200      	movs	r2, #0
 800320c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800320e:	4b1d      	ldr	r3, [pc, #116]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003214:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003216:	4b1b      	ldr	r3, [pc, #108]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003218:	2200      	movs	r2, #0
 800321a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800321c:	4b19      	ldr	r3, [pc, #100]	@ (8003284 <MX_TIM3_Init+0xac>)
 800321e:	2200      	movs	r2, #0
 8003220:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003222:	4818      	ldr	r0, [pc, #96]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003224:	f002 ff22 	bl	800606c <HAL_TIM_PWM_Init>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800322e:	f7ff fccd 	bl	8002bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003236:	2300      	movs	r3, #0
 8003238:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800323a:	f107 031c 	add.w	r3, r7, #28
 800323e:	4619      	mov	r1, r3
 8003240:	4810      	ldr	r0, [pc, #64]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003242:	f003 fe0d 	bl	8006e60 <HAL_TIMEx_MasterConfigSynchronization>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800324c:	f7ff fcbe 	bl	8002bcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003250:	2360      	movs	r3, #96	@ 0x60
 8003252:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003258:	2300      	movs	r3, #0
 800325a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800325c:	2300      	movs	r3, #0
 800325e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003260:	463b      	mov	r3, r7
 8003262:	2200      	movs	r2, #0
 8003264:	4619      	mov	r1, r3
 8003266:	4807      	ldr	r0, [pc, #28]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003268:	f003 f852 	bl	8006310 <HAL_TIM_PWM_ConfigChannel>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003272:	f7ff fcab 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003276:	4803      	ldr	r0, [pc, #12]	@ (8003284 <MX_TIM3_Init+0xac>)
 8003278:	f000 f892 	bl	80033a0 <HAL_TIM_MspPostInit>

}
 800327c:	bf00      	nop
 800327e:	3728      	adds	r7, #40	@ 0x28
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	200003d4 	.word	0x200003d4
 8003288:	40000400 	.word	0x40000400

0800328c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b084      	sub	sp, #16
 8003290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	2200      	movs	r2, #0
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	605a      	str	r2, [r3, #4]
 800329a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800329c:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <MX_TIM7_Init+0x68>)
 800329e:	4a16      	ldr	r2, [pc, #88]	@ (80032f8 <MX_TIM7_Init+0x6c>)
 80032a0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 80032a2:	4b14      	ldr	r3, [pc, #80]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032a4:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 80032a8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032aa:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80032b0:	4b10      	ldr	r3, [pc, #64]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80032b6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b8:	4b0e      	ldr	r3, [pc, #56]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80032be:	480d      	ldr	r0, [pc, #52]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032c0:	f002 fe0c 	bl	8005edc <HAL_TIM_Base_Init>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d001      	beq.n	80032ce <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80032ca:	f7ff fc7f 	bl	8002bcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032ce:	2300      	movs	r3, #0
 80032d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80032d6:	1d3b      	adds	r3, r7, #4
 80032d8:	4619      	mov	r1, r3
 80032da:	4806      	ldr	r0, [pc, #24]	@ (80032f4 <MX_TIM7_Init+0x68>)
 80032dc:	f003 fdc0 	bl	8006e60 <HAL_TIMEx_MasterConfigSynchronization>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80032e6:	f7ff fc71 	bl	8002bcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80032ea:	bf00      	nop
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	20000420 	.word	0x20000420
 80032f8:	40001400 	.word	0x40001400

080032fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800330c:	d10c      	bne.n	8003328 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800330e:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	4a11      	ldr	r2, [pc, #68]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	6413      	str	r3, [r2, #64]	@ 0x40
 800331a:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003326:	e010      	b.n	800334a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a0b      	ldr	r2, [pc, #44]	@ (800335c <HAL_TIM_Base_MspInit+0x60>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d10b      	bne.n	800334a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003332:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003336:	4a08      	ldr	r2, [pc, #32]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 8003338:	f043 0320 	orr.w	r3, r3, #32
 800333c:	6413      	str	r3, [r2, #64]	@ 0x40
 800333e:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_TIM_Base_MspInit+0x5c>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	f003 0320 	and.w	r3, r3, #32
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	68bb      	ldr	r3, [r7, #8]
}
 800334a:	bf00      	nop
 800334c:	3714      	adds	r7, #20
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40023800 	.word	0x40023800
 800335c:	40001400 	.word	0x40001400

08003360 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <HAL_TIM_PWM_MspInit+0x38>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d10b      	bne.n	800338a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <HAL_TIM_PWM_MspInit+0x3c>)
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	4a09      	ldr	r2, [pc, #36]	@ (800339c <HAL_TIM_PWM_MspInit+0x3c>)
 8003378:	f043 0302 	orr.w	r3, r3, #2
 800337c:	6413      	str	r3, [r2, #64]	@ 0x40
 800337e:	4b07      	ldr	r3, [pc, #28]	@ (800339c <HAL_TIM_PWM_MspInit+0x3c>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	60fb      	str	r3, [r7, #12]
 8003388:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800338a:	bf00      	nop
 800338c:	3714      	adds	r7, #20
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40000400 	.word	0x40000400
 800339c:	40023800 	.word	0x40023800

080033a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	@ 0x28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a8:	f107 0314 	add.w	r3, r7, #20
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
 80033b2:	609a      	str	r2, [r3, #8]
 80033b4:	60da      	str	r2, [r3, #12]
 80033b6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033c0:	d11c      	bne.n	80033fc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033c2:	4b21      	ldr	r3, [pc, #132]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c6:	4a20      	ldr	r2, [pc, #128]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 80033c8:	f043 0301 	orr.w	r3, r3, #1
 80033cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	613b      	str	r3, [r7, #16]
 80033d8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 80033da:	2308      	movs	r3, #8
 80033dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033de:	2302      	movs	r3, #2
 80033e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e6:	2300      	movs	r3, #0
 80033e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033ea:	2301      	movs	r3, #1
 80033ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80033ee:	f107 0314 	add.w	r3, r7, #20
 80033f2:	4619      	mov	r1, r3
 80033f4:	4815      	ldr	r0, [pc, #84]	@ (800344c <HAL_TIM_MspPostInit+0xac>)
 80033f6:	f000 fb13 	bl	8003a20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80033fa:	e020      	b.n	800343e <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a13      	ldr	r2, [pc, #76]	@ (8003450 <HAL_TIM_MspPostInit+0xb0>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d11b      	bne.n	800343e <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003406:	4b10      	ldr	r3, [pc, #64]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	4a0f      	ldr	r2, [pc, #60]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	6313      	str	r3, [r2, #48]	@ 0x30
 8003412:	4b0d      	ldr	r3, [pc, #52]	@ (8003448 <HAL_TIM_MspPostInit+0xa8>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	60fb      	str	r3, [r7, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800341e:	2340      	movs	r3, #64	@ 0x40
 8003420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003422:	2302      	movs	r3, #2
 8003424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342a:	2300      	movs	r3, #0
 800342c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800342e:	2302      	movs	r3, #2
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003432:	f107 0314 	add.w	r3, r7, #20
 8003436:	4619      	mov	r1, r3
 8003438:	4804      	ldr	r0, [pc, #16]	@ (800344c <HAL_TIM_MspPostInit+0xac>)
 800343a:	f000 faf1 	bl	8003a20 <HAL_GPIO_Init>
}
 800343e:	bf00      	nop
 8003440:	3728      	adds	r7, #40	@ 0x28
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40023800 	.word	0x40023800
 800344c:	40020000 	.word	0x40020000
 8003450:	40000400 	.word	0x40000400

08003454 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param uartHandle: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b0aa      	sub	sp, #168	@ 0xa8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	60da      	str	r2, [r3, #12]
 800346a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800346c:	f107 0310 	add.w	r3, r7, #16
 8003470:	2284      	movs	r2, #132	@ 0x84
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f006 fe5c 	bl	800a132 <memset>
  if(uartHandle->Instance==USART3)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a26      	ldr	r2, [pc, #152]	@ (8003518 <HAL_UART_MspInit+0xc4>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d144      	bne.n	800350e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003484:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003488:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800348a:	2300      	movs	r3, #0
 800348c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800348e:	f107 0310 	add.w	r3, r7, #16
 8003492:	4618      	mov	r0, r3
 8003494:	f001 f9b4 	bl	8004800 <HAL_RCCEx_PeriphCLKConfig>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800349e:	f7ff fb95 	bl	8002bcc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80034a2:	4b1e      	ldr	r3, [pc, #120]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	4a1d      	ldr	r2, [pc, #116]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ae:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034b6:	60fb      	str	r3, [r7, #12]
 80034b8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034ba:	4b18      	ldr	r3, [pc, #96]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034be:	4a17      	ldr	r2, [pc, #92]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034c0:	f043 0308 	orr.w	r3, r3, #8
 80034c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034c6:	4b15      	ldr	r3, [pc, #84]	@ (800351c <HAL_UART_MspInit+0xc8>)
 80034c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	60bb      	str	r3, [r7, #8]
 80034d0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80034d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80034d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034da:	2302      	movs	r3, #2
 80034dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e6:	2303      	movs	r3, #3
 80034e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80034ec:	2307      	movs	r3, #7
 80034ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034f2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80034f6:	4619      	mov	r1, r3
 80034f8:	4809      	ldr	r0, [pc, #36]	@ (8003520 <HAL_UART_MspInit+0xcc>)
 80034fa:	f000 fa91 	bl	8003a20 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80034fe:	2200      	movs	r2, #0
 8003500:	2100      	movs	r1, #0
 8003502:	2027      	movs	r0, #39	@ 0x27
 8003504:	f000 f9c3 	bl	800388e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003508:	2027      	movs	r0, #39	@ 0x27
 800350a:	f000 f9dc 	bl	80038c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800350e:	bf00      	nop
 8003510:	37a8      	adds	r7, #168	@ 0xa8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40004800 	.word	0x40004800
 800351c:	40023800 	.word	0x40023800
 8003520:	40020c00 	.word	0x40020c00

08003524 <MX_USART3_UART_Init>:
/**
 * @brief  Initializes the USART3 peripheral with default configuration.
 * @retval None
 */
void MX_USART3_UART_Init(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8003528:	4b14      	ldr	r3, [pc, #80]	@ (800357c <MX_USART3_UART_Init+0x58>)
 800352a:	4a15      	ldr	r2, [pc, #84]	@ (8003580 <MX_USART3_UART_Init+0x5c>)
 800352c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = USART3_DEFAULT_BAUDRATE;
 800352e:	4b13      	ldr	r3, [pc, #76]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003530:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003534:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003536:	4b11      	ldr	r3, [pc, #68]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003538:	2200      	movs	r2, #0
 800353a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800353c:	4b0f      	ldr	r3, [pc, #60]	@ (800357c <MX_USART3_UART_Init+0x58>)
 800353e:	2200      	movs	r2, #0
 8003540:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003542:	4b0e      	ldr	r3, [pc, #56]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003544:	2200      	movs	r2, #0
 8003546:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003548:	4b0c      	ldr	r3, [pc, #48]	@ (800357c <MX_USART3_UART_Init+0x58>)
 800354a:	220c      	movs	r2, #12
 800354c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800354e:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003550:	2200      	movs	r2, #0
 8003552:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003554:	4b09      	ldr	r3, [pc, #36]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003556:	2200      	movs	r2, #0
 8003558:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800355a:	4b08      	ldr	r3, [pc, #32]	@ (800357c <MX_USART3_UART_Init+0x58>)
 800355c:	2200      	movs	r2, #0
 800355e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003560:	4b06      	ldr	r3, [pc, #24]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003562:	2200      	movs	r2, #0
 8003564:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003566:	4805      	ldr	r0, [pc, #20]	@ (800357c <MX_USART3_UART_Init+0x58>)
 8003568:	f003 fd08 	bl	8006f7c <HAL_UART_Init>
 800356c:	4603      	mov	r3, r0
 800356e:	2b00      	cmp	r3, #0
 8003570:	d001      	beq.n	8003576 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003572:	f7ff fb2b 	bl	8002bcc <Error_Handler>
  }
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	2000046c 	.word	0x2000046c
 8003580:	40004800 	.word	0x40004800

08003584 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003584:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003588:	f7ff fd9e 	bl	80030c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800358c:	480c      	ldr	r0, [pc, #48]	@ (80035c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800358e:	490d      	ldr	r1, [pc, #52]	@ (80035c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003590:	4a0d      	ldr	r2, [pc, #52]	@ (80035c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003594:	e002      	b.n	800359c <LoopCopyDataInit>

08003596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800359a:	3304      	adds	r3, #4

0800359c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800359c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800359e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035a0:	d3f9      	bcc.n	8003596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035a2:	4a0a      	ldr	r2, [pc, #40]	@ (80035cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035a4:	4c0a      	ldr	r4, [pc, #40]	@ (80035d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035a8:	e001      	b.n	80035ae <LoopFillZerobss>

080035aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035ac:	3204      	adds	r2, #4

080035ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035b0:	d3fb      	bcc.n	80035aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80035b2:	f006 fe29 	bl	800a208 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035b6:	f7ff f95f 	bl	8002878 <main>
  bx  lr    
 80035ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035bc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80035c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035c4:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 80035c8:	0800d2f0 	.word	0x0800d2f0
  ldr r2, =_sbss
 80035cc:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 80035d0:	20000644 	.word	0x20000644

080035d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035d4:	e7fe      	b.n	80035d4 <ADC_IRQHandler>

080035d6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035da:	2003      	movs	r0, #3
 80035dc:	f000 f94c 	bl	8003878 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035e0:	2000      	movs	r0, #0
 80035e2:	f000 f805 	bl	80035f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035e6:	f7ff fc67 	bl	8002eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035f8:	4b12      	ldr	r3, [pc, #72]	@ (8003644 <HAL_InitTick+0x54>)
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4b12      	ldr	r3, [pc, #72]	@ (8003648 <HAL_InitTick+0x58>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	4619      	mov	r1, r3
 8003602:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003606:	fbb3 f3f1 	udiv	r3, r3, r1
 800360a:	fbb2 f3f3 	udiv	r3, r2, r3
 800360e:	4618      	mov	r0, r3
 8003610:	f000 f967 	bl	80038e2 <HAL_SYSTICK_Config>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e00e      	b.n	800363c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b0f      	cmp	r3, #15
 8003622:	d80a      	bhi.n	800363a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003624:	2200      	movs	r2, #0
 8003626:	6879      	ldr	r1, [r7, #4]
 8003628:	f04f 30ff 	mov.w	r0, #4294967295
 800362c:	f000 f92f 	bl	800388e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003630:	4a06      	ldr	r2, [pc, #24]	@ (800364c <HAL_InitTick+0x5c>)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	e000      	b.n	800363c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
}
 800363c:	4618      	mov	r0, r3
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	2000008c 	.word	0x2000008c
 8003648:	20000094 	.word	0x20000094
 800364c:	20000090 	.word	0x20000090

08003650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003654:	4b06      	ldr	r3, [pc, #24]	@ (8003670 <HAL_IncTick+0x20>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	461a      	mov	r2, r3
 800365a:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <HAL_IncTick+0x24>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4413      	add	r3, r2
 8003660:	4a04      	ldr	r2, [pc, #16]	@ (8003674 <HAL_IncTick+0x24>)
 8003662:	6013      	str	r3, [r2, #0]
}
 8003664:	bf00      	nop
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	20000094 	.word	0x20000094
 8003674:	200004f4 	.word	0x200004f4

08003678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return uwTick;
 800367c:	4b03      	ldr	r3, [pc, #12]	@ (800368c <HAL_GetTick+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	200004f4 	.word	0x200004f4

08003690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003698:	f7ff ffee 	bl	8003678 <HAL_GetTick>
 800369c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a8:	d005      	beq.n	80036b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036aa:	4b0a      	ldr	r3, [pc, #40]	@ (80036d4 <HAL_Delay+0x44>)
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4413      	add	r3, r2
 80036b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036b6:	bf00      	nop
 80036b8:	f7ff ffde 	bl	8003678 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d8f7      	bhi.n	80036b8 <HAL_Delay+0x28>
  {
  }
}
 80036c8:	bf00      	nop
 80036ca:	bf00      	nop
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	20000094 	.word	0x20000094

080036d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <__NVIC_SetPriorityGrouping+0x40>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80036f4:	4013      	ands	r3, r2
 80036f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003700:	4b06      	ldr	r3, [pc, #24]	@ (800371c <__NVIC_SetPriorityGrouping+0x44>)
 8003702:	4313      	orrs	r3, r2
 8003704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003706:	4a04      	ldr	r2, [pc, #16]	@ (8003718 <__NVIC_SetPriorityGrouping+0x40>)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	60d3      	str	r3, [r2, #12]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	e000ed00 	.word	0xe000ed00
 800371c:	05fa0000 	.word	0x05fa0000

08003720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003724:	4b04      	ldr	r3, [pc, #16]	@ (8003738 <__NVIC_GetPriorityGrouping+0x18>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0307 	and.w	r3, r3, #7
}
 800372e:	4618      	mov	r0, r3
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374a:	2b00      	cmp	r3, #0
 800374c:	db0b      	blt.n	8003766 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800374e:	79fb      	ldrb	r3, [r7, #7]
 8003750:	f003 021f 	and.w	r2, r3, #31
 8003754:	4907      	ldr	r1, [pc, #28]	@ (8003774 <__NVIC_EnableIRQ+0x38>)
 8003756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	2001      	movs	r0, #1
 800375e:	fa00 f202 	lsl.w	r2, r0, r2
 8003762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003766:	bf00      	nop
 8003768:	370c      	adds	r7, #12
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	e000e100 	.word	0xe000e100

08003778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	4603      	mov	r3, r0
 8003780:	6039      	str	r1, [r7, #0]
 8003782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003788:	2b00      	cmp	r3, #0
 800378a:	db0a      	blt.n	80037a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	b2da      	uxtb	r2, r3
 8003790:	490c      	ldr	r1, [pc, #48]	@ (80037c4 <__NVIC_SetPriority+0x4c>)
 8003792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003796:	0112      	lsls	r2, r2, #4
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	440b      	add	r3, r1
 800379c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037a0:	e00a      	b.n	80037b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	4908      	ldr	r1, [pc, #32]	@ (80037c8 <__NVIC_SetPriority+0x50>)
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	3b04      	subs	r3, #4
 80037b0:	0112      	lsls	r2, r2, #4
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	440b      	add	r3, r1
 80037b6:	761a      	strb	r2, [r3, #24]
}
 80037b8:	bf00      	nop
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr
 80037c4:	e000e100 	.word	0xe000e100
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b089      	sub	sp, #36	@ 0x24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f1c3 0307 	rsb	r3, r3, #7
 80037e6:	2b04      	cmp	r3, #4
 80037e8:	bf28      	it	cs
 80037ea:	2304      	movcs	r3, #4
 80037ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	3304      	adds	r3, #4
 80037f2:	2b06      	cmp	r3, #6
 80037f4:	d902      	bls.n	80037fc <NVIC_EncodePriority+0x30>
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	3b03      	subs	r3, #3
 80037fa:	e000      	b.n	80037fe <NVIC_EncodePriority+0x32>
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003800:	f04f 32ff 	mov.w	r2, #4294967295
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43da      	mvns	r2, r3
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	401a      	ands	r2, r3
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003814:	f04f 31ff 	mov.w	r1, #4294967295
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	fa01 f303 	lsl.w	r3, r1, r3
 800381e:	43d9      	mvns	r1, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003824:	4313      	orrs	r3, r2
         );
}
 8003826:	4618      	mov	r0, r3
 8003828:	3724      	adds	r7, #36	@ 0x24
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
	...

08003834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3b01      	subs	r3, #1
 8003840:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003844:	d301      	bcc.n	800384a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003846:	2301      	movs	r3, #1
 8003848:	e00f      	b.n	800386a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800384a:	4a0a      	ldr	r2, [pc, #40]	@ (8003874 <SysTick_Config+0x40>)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3b01      	subs	r3, #1
 8003850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003852:	210f      	movs	r1, #15
 8003854:	f04f 30ff 	mov.w	r0, #4294967295
 8003858:	f7ff ff8e 	bl	8003778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800385c:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <SysTick_Config+0x40>)
 800385e:	2200      	movs	r2, #0
 8003860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003862:	4b04      	ldr	r3, [pc, #16]	@ (8003874 <SysTick_Config+0x40>)
 8003864:	2207      	movs	r2, #7
 8003866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	e000e010 	.word	0xe000e010

08003878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ff29 	bl	80036d8 <__NVIC_SetPriorityGrouping>
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800388e:	b580      	push	{r7, lr}
 8003890:	b086      	sub	sp, #24
 8003892:	af00      	add	r7, sp, #0
 8003894:	4603      	mov	r3, r0
 8003896:	60b9      	str	r1, [r7, #8]
 8003898:	607a      	str	r2, [r7, #4]
 800389a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038a0:	f7ff ff3e 	bl	8003720 <__NVIC_GetPriorityGrouping>
 80038a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	68b9      	ldr	r1, [r7, #8]
 80038aa:	6978      	ldr	r0, [r7, #20]
 80038ac:	f7ff ff8e 	bl	80037cc <NVIC_EncodePriority>
 80038b0:	4602      	mov	r2, r0
 80038b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038b6:	4611      	mov	r1, r2
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff ff5d 	bl	8003778 <__NVIC_SetPriority>
}
 80038be:	bf00      	nop
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b082      	sub	sp, #8
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff ff31 	bl	800373c <__NVIC_EnableIRQ>
}
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b082      	sub	sp, #8
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7ff ffa2 	bl	8003834 <SysTick_Config>
 80038f0:	4603      	mov	r3, r0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b084      	sub	sp, #16
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003908:	f7ff feb6 	bl	8003678 <HAL_GetTick>
 800390c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b02      	cmp	r3, #2
 8003918:	d008      	beq.n	800392c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2280      	movs	r2, #128	@ 0x80
 800391e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e052      	b.n	80039d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0216 	bic.w	r2, r2, #22
 800393a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	695a      	ldr	r2, [r3, #20]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800394a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	2b00      	cmp	r3, #0
 8003952:	d103      	bne.n	800395c <HAL_DMA_Abort+0x62>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0208 	bic.w	r2, r2, #8
 800396a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 0201 	bic.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800397c:	e013      	b.n	80039a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800397e:	f7ff fe7b 	bl	8003678 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b05      	cmp	r3, #5
 800398a:	d90c      	bls.n	80039a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2203      	movs	r2, #3
 8003996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e015      	b.n	80039d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d1e4      	bne.n	800397e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b8:	223f      	movs	r2, #63	@ 0x3f
 80039ba:	409a      	lsls	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039da:	b480      	push	{r7}
 80039dc:	b083      	sub	sp, #12
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d004      	beq.n	80039f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2280      	movs	r2, #128	@ 0x80
 80039f2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e00c      	b.n	8003a12 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2205      	movs	r2, #5
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b089      	sub	sp, #36	@ 0x24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003a32:	2300      	movs	r3, #0
 8003a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003a36:	2300      	movs	r3, #0
 8003a38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	e175      	b.n	8003d2c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003a40:	2201      	movs	r2, #1
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	f040 8164 	bne.w	8003d26 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d005      	beq.n	8003a76 <HAL_GPIO_Init+0x56>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d130      	bne.n	8003ad8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2203      	movs	r2, #3
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aac:	2201      	movs	r2, #1
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	43db      	mvns	r3, r3
 8003ab6:	69ba      	ldr	r2, [r7, #24]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 0201 	and.w	r2, r3, #1
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	2b03      	cmp	r3, #3
 8003ae2:	d017      	beq.n	8003b14 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2203      	movs	r2, #3
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d123      	bne.n	8003b68 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	08da      	lsrs	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3208      	adds	r2, #8
 8003b28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	220f      	movs	r2, #15
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	43db      	mvns	r3, r3
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	4013      	ands	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	009b      	lsls	r3, r3, #2
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	08da      	lsrs	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	3208      	adds	r2, #8
 8003b62:	69b9      	ldr	r1, [r7, #24]
 8003b64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	2203      	movs	r2, #3
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0203 	and.w	r2, r3, #3
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80be 	beq.w	8003d26 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003baa:	4b66      	ldr	r3, [pc, #408]	@ (8003d44 <HAL_GPIO_Init+0x324>)
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	4a65      	ldr	r2, [pc, #404]	@ (8003d44 <HAL_GPIO_Init+0x324>)
 8003bb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003bb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bb6:	4b63      	ldr	r3, [pc, #396]	@ (8003d44 <HAL_GPIO_Init+0x324>)
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003bc2:	4a61      	ldr	r2, [pc, #388]	@ (8003d48 <HAL_GPIO_Init+0x328>)
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	089b      	lsrs	r3, r3, #2
 8003bc8:	3302      	adds	r3, #2
 8003bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	220f      	movs	r2, #15
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4013      	ands	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a58      	ldr	r2, [pc, #352]	@ (8003d4c <HAL_GPIO_Init+0x32c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d037      	beq.n	8003c5e <HAL_GPIO_Init+0x23e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a57      	ldr	r2, [pc, #348]	@ (8003d50 <HAL_GPIO_Init+0x330>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d031      	beq.n	8003c5a <HAL_GPIO_Init+0x23a>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a56      	ldr	r2, [pc, #344]	@ (8003d54 <HAL_GPIO_Init+0x334>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d02b      	beq.n	8003c56 <HAL_GPIO_Init+0x236>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a55      	ldr	r2, [pc, #340]	@ (8003d58 <HAL_GPIO_Init+0x338>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d025      	beq.n	8003c52 <HAL_GPIO_Init+0x232>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a54      	ldr	r2, [pc, #336]	@ (8003d5c <HAL_GPIO_Init+0x33c>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d01f      	beq.n	8003c4e <HAL_GPIO_Init+0x22e>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a53      	ldr	r2, [pc, #332]	@ (8003d60 <HAL_GPIO_Init+0x340>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d019      	beq.n	8003c4a <HAL_GPIO_Init+0x22a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a52      	ldr	r2, [pc, #328]	@ (8003d64 <HAL_GPIO_Init+0x344>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d013      	beq.n	8003c46 <HAL_GPIO_Init+0x226>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a51      	ldr	r2, [pc, #324]	@ (8003d68 <HAL_GPIO_Init+0x348>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00d      	beq.n	8003c42 <HAL_GPIO_Init+0x222>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a50      	ldr	r2, [pc, #320]	@ (8003d6c <HAL_GPIO_Init+0x34c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d007      	beq.n	8003c3e <HAL_GPIO_Init+0x21e>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a4f      	ldr	r2, [pc, #316]	@ (8003d70 <HAL_GPIO_Init+0x350>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <HAL_GPIO_Init+0x21a>
 8003c36:	2309      	movs	r3, #9
 8003c38:	e012      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c3a:	230a      	movs	r3, #10
 8003c3c:	e010      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c3e:	2308      	movs	r3, #8
 8003c40:	e00e      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c42:	2307      	movs	r3, #7
 8003c44:	e00c      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c46:	2306      	movs	r3, #6
 8003c48:	e00a      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c4a:	2305      	movs	r3, #5
 8003c4c:	e008      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c4e:	2304      	movs	r3, #4
 8003c50:	e006      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c52:	2303      	movs	r3, #3
 8003c54:	e004      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e002      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e000      	b.n	8003c60 <HAL_GPIO_Init+0x240>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	69fa      	ldr	r2, [r7, #28]
 8003c62:	f002 0203 	and.w	r2, r2, #3
 8003c66:	0092      	lsls	r2, r2, #2
 8003c68:	4093      	lsls	r3, r2
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003c70:	4935      	ldr	r1, [pc, #212]	@ (8003d48 <HAL_GPIO_Init+0x328>)
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	089b      	lsrs	r3, r3, #2
 8003c76:	3302      	adds	r3, #2
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c7e:	4b3d      	ldr	r3, [pc, #244]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	43db      	mvns	r3, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003c9a:	69ba      	ldr	r2, [r7, #24]
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ca2:	4a34      	ldr	r2, [pc, #208]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ca8:	4b32      	ldr	r3, [pc, #200]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	43db      	mvns	r3, r3
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ccc:	4a29      	ldr	r2, [pc, #164]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cd2:	4b28      	ldr	r3, [pc, #160]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	43db      	mvns	r3, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d003      	beq.n	8003cf6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cf6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	43db      	mvns	r3, r3
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d20:	4a14      	ldr	r2, [pc, #80]	@ (8003d74 <HAL_GPIO_Init+0x354>)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	61fb      	str	r3, [r7, #28]
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	2b0f      	cmp	r3, #15
 8003d30:	f67f ae86 	bls.w	8003a40 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop
 8003d38:	3724      	adds	r7, #36	@ 0x24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40013800 	.word	0x40013800
 8003d4c:	40020000 	.word	0x40020000
 8003d50:	40020400 	.word	0x40020400
 8003d54:	40020800 	.word	0x40020800
 8003d58:	40020c00 	.word	0x40020c00
 8003d5c:	40021000 	.word	0x40021000
 8003d60:	40021400 	.word	0x40021400
 8003d64:	40021800 	.word	0x40021800
 8003d68:	40021c00 	.word	0x40021c00
 8003d6c:	40022000 	.word	0x40022000
 8003d70:	40022400 	.word	0x40022400
 8003d74:	40013c00 	.word	0x40013c00

08003d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	460b      	mov	r3, r1
 8003d82:	807b      	strh	r3, [r7, #2]
 8003d84:	4613      	mov	r3, r2
 8003d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d88:	787b      	ldrb	r3, [r7, #1]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d8e:	887a      	ldrh	r2, [r7, #2]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003d94:	e003      	b.n	8003d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003d96:	887b      	ldrh	r3, [r7, #2]
 8003d98:	041a      	lsls	r2, r3, #16
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	619a      	str	r2, [r3, #24]
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
	...

08003dac <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003db0:	4b05      	ldr	r3, [pc, #20]	@ (8003dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a04      	ldr	r2, [pc, #16]	@ (8003dc8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003dba:	6013      	str	r3, [r2, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	40007000 	.word	0x40007000

08003dcc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003dd6:	4b23      	ldr	r3, [pc, #140]	@ (8003e64 <HAL_PWREx_EnableOverDrive+0x98>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dda:	4a22      	ldr	r2, [pc, #136]	@ (8003e64 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ddc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003de2:	4b20      	ldr	r3, [pc, #128]	@ (8003e64 <HAL_PWREx_EnableOverDrive+0x98>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003dee:	4b1e      	ldr	r3, [pc, #120]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003dfa:	f7ff fc3d 	bl	8003678 <HAL_GetTick>
 8003dfe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e00:	e009      	b.n	8003e16 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e02:	f7ff fc39 	bl	8003678 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e10:	d901      	bls.n	8003e16 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e022      	b.n	8003e5c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e16:	4b14      	ldr	r3, [pc, #80]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e22:	d1ee      	bne.n	8003e02 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e24:	4b10      	ldr	r3, [pc, #64]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0f      	ldr	r2, [pc, #60]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e2e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e30:	f7ff fc22 	bl	8003678 <HAL_GetTick>
 8003e34:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e36:	e009      	b.n	8003e4c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e38:	f7ff fc1e 	bl	8003678 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003e46:	d901      	bls.n	8003e4c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e007      	b.n	8003e5c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e4c:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e58:	d1ee      	bne.n	8003e38 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40023800 	.word	0x40023800
 8003e68:	40007000 	.word	0x40007000

08003e6c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003e74:	2300      	movs	r3, #0
 8003e76:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e291      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f000 8087 	beq.w	8003f9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e90:	4b96      	ldr	r3, [pc, #600]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	f003 030c 	and.w	r3, r3, #12
 8003e98:	2b04      	cmp	r3, #4
 8003e9a:	d00c      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e9c:	4b93      	ldr	r3, [pc, #588]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 030c 	and.w	r3, r3, #12
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d112      	bne.n	8003ece <HAL_RCC_OscConfig+0x62>
 8003ea8:	4b90      	ldr	r3, [pc, #576]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003eb4:	d10b      	bne.n	8003ece <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb6:	4b8d      	ldr	r3, [pc, #564]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d06c      	beq.n	8003f9c <HAL_RCC_OscConfig+0x130>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d168      	bne.n	8003f9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e26b      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ed6:	d106      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x7a>
 8003ed8:	4b84      	ldr	r3, [pc, #528]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a83      	ldr	r2, [pc, #524]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003ede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	e02e      	b.n	8003f44 <HAL_RCC_OscConfig+0xd8>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10c      	bne.n	8003f08 <HAL_RCC_OscConfig+0x9c>
 8003eee:	4b7f      	ldr	r3, [pc, #508]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003ef4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	4b7c      	ldr	r3, [pc, #496]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a7b      	ldr	r2, [pc, #492]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f04:	6013      	str	r3, [r2, #0]
 8003f06:	e01d      	b.n	8003f44 <HAL_RCC_OscConfig+0xd8>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f10:	d10c      	bne.n	8003f2c <HAL_RCC_OscConfig+0xc0>
 8003f12:	4b76      	ldr	r3, [pc, #472]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a75      	ldr	r2, [pc, #468]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f1c:	6013      	str	r3, [r2, #0]
 8003f1e:	4b73      	ldr	r3, [pc, #460]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a72      	ldr	r2, [pc, #456]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	e00b      	b.n	8003f44 <HAL_RCC_OscConfig+0xd8>
 8003f2c:	4b6f      	ldr	r3, [pc, #444]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a6e      	ldr	r2, [pc, #440]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b6c      	ldr	r3, [pc, #432]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a6b      	ldr	r2, [pc, #428]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d013      	beq.n	8003f74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f4c:	f7ff fb94 	bl	8003678 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f54:	f7ff fb90 	bl	8003678 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b64      	cmp	r3, #100	@ 0x64
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e21f      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f66:	4b61      	ldr	r3, [pc, #388]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0xe8>
 8003f72:	e014      	b.n	8003f9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f74:	f7ff fb80 	bl	8003678 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f7c:	f7ff fb7c 	bl	8003678 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b64      	cmp	r3, #100	@ 0x64
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e20b      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8e:	4b57      	ldr	r3, [pc, #348]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1f0      	bne.n	8003f7c <HAL_RCC_OscConfig+0x110>
 8003f9a:	e000      	b.n	8003f9e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d069      	beq.n	800407e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003faa:	4b50      	ldr	r3, [pc, #320]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fb6:	4b4d      	ldr	r3, [pc, #308]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 030c 	and.w	r3, r3, #12
 8003fbe:	2b08      	cmp	r3, #8
 8003fc0:	d11c      	bne.n	8003ffc <HAL_RCC_OscConfig+0x190>
 8003fc2:	4b4a      	ldr	r3, [pc, #296]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d116      	bne.n	8003ffc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fce:	4b47      	ldr	r3, [pc, #284]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d005      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x17a>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d001      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e1df      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe6:	4b41      	ldr	r3, [pc, #260]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	493d      	ldr	r1, [pc, #244]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffa:	e040      	b.n	800407e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d023      	beq.n	800404c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004004:	4b39      	ldr	r3, [pc, #228]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a38      	ldr	r2, [pc, #224]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004010:	f7ff fb32 	bl	8003678 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004018:	f7ff fb2e 	bl	8003678 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e1bd      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800402a:	4b30      	ldr	r3, [pc, #192]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0f0      	beq.n	8004018 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004036:	4b2d      	ldr	r3, [pc, #180]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	4929      	ldr	r1, [pc, #164]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]
 800404a:	e018      	b.n	800407e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800404c:	4b27      	ldr	r3, [pc, #156]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a26      	ldr	r2, [pc, #152]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004058:	f7ff fb0e 	bl	8003678 <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004060:	f7ff fb0a 	bl	8003678 <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e199      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004072:	4b1e      	ldr	r3, [pc, #120]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f0      	bne.n	8004060 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0308 	and.w	r3, r3, #8
 8004086:	2b00      	cmp	r3, #0
 8004088:	d038      	beq.n	80040fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d019      	beq.n	80040c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004092:	4b16      	ldr	r3, [pc, #88]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004094:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004096:	4a15      	ldr	r2, [pc, #84]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 8004098:	f043 0301 	orr.w	r3, r3, #1
 800409c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409e:	f7ff faeb 	bl	8003678 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a6:	f7ff fae7 	bl	8003678 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e176      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b8:	4b0c      	ldr	r3, [pc, #48]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 80040ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040bc:	f003 0302 	and.w	r3, r3, #2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x23a>
 80040c4:	e01a      	b.n	80040fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c6:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 80040c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040ca:	4a08      	ldr	r2, [pc, #32]	@ (80040ec <HAL_RCC_OscConfig+0x280>)
 80040cc:	f023 0301 	bic.w	r3, r3, #1
 80040d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d2:	f7ff fad1 	bl	8003678 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d8:	e00a      	b.n	80040f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040da:	f7ff facd 	bl	8003678 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d903      	bls.n	80040f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e15c      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
 80040ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b91      	ldr	r3, [pc, #580]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ee      	bne.n	80040da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 80a4 	beq.w	8004252 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410a:	4b8b      	ldr	r3, [pc, #556]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800410c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10d      	bne.n	8004132 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004116:	4b88      	ldr	r3, [pc, #544]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	4a87      	ldr	r2, [pc, #540]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800411c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004120:	6413      	str	r3, [r2, #64]	@ 0x40
 8004122:	4b85      	ldr	r3, [pc, #532]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800412a:	60bb      	str	r3, [r7, #8]
 800412c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800412e:	2301      	movs	r3, #1
 8004130:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004132:	4b82      	ldr	r3, [pc, #520]	@ (800433c <HAL_RCC_OscConfig+0x4d0>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413a:	2b00      	cmp	r3, #0
 800413c:	d118      	bne.n	8004170 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800413e:	4b7f      	ldr	r3, [pc, #508]	@ (800433c <HAL_RCC_OscConfig+0x4d0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a7e      	ldr	r2, [pc, #504]	@ (800433c <HAL_RCC_OscConfig+0x4d0>)
 8004144:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004148:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800414a:	f7ff fa95 	bl	8003678 <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004150:	e008      	b.n	8004164 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004152:	f7ff fa91 	bl	8003678 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b64      	cmp	r3, #100	@ 0x64
 800415e:	d901      	bls.n	8004164 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e120      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004164:	4b75      	ldr	r3, [pc, #468]	@ (800433c <HAL_RCC_OscConfig+0x4d0>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416c:	2b00      	cmp	r3, #0
 800416e:	d0f0      	beq.n	8004152 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d106      	bne.n	8004186 <HAL_RCC_OscConfig+0x31a>
 8004178:	4b6f      	ldr	r3, [pc, #444]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800417a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800417c:	4a6e      	ldr	r2, [pc, #440]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800417e:	f043 0301 	orr.w	r3, r3, #1
 8004182:	6713      	str	r3, [r2, #112]	@ 0x70
 8004184:	e02d      	b.n	80041e2 <HAL_RCC_OscConfig+0x376>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10c      	bne.n	80041a8 <HAL_RCC_OscConfig+0x33c>
 800418e:	4b6a      	ldr	r3, [pc, #424]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004190:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004192:	4a69      	ldr	r2, [pc, #420]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004194:	f023 0301 	bic.w	r3, r3, #1
 8004198:	6713      	str	r3, [r2, #112]	@ 0x70
 800419a:	4b67      	ldr	r3, [pc, #412]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800419c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419e:	4a66      	ldr	r2, [pc, #408]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041a0:	f023 0304 	bic.w	r3, r3, #4
 80041a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041a6:	e01c      	b.n	80041e2 <HAL_RCC_OscConfig+0x376>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2b05      	cmp	r3, #5
 80041ae:	d10c      	bne.n	80041ca <HAL_RCC_OscConfig+0x35e>
 80041b0:	4b61      	ldr	r3, [pc, #388]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b4:	4a60      	ldr	r2, [pc, #384]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041b6:	f043 0304 	orr.w	r3, r3, #4
 80041ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80041bc:	4b5e      	ldr	r3, [pc, #376]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c0:	4a5d      	ldr	r2, [pc, #372]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80041c8:	e00b      	b.n	80041e2 <HAL_RCC_OscConfig+0x376>
 80041ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ce:	4a5a      	ldr	r2, [pc, #360]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041d0:	f023 0301 	bic.w	r3, r3, #1
 80041d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80041d6:	4b58      	ldr	r3, [pc, #352]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041da:	4a57      	ldr	r2, [pc, #348]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80041dc:	f023 0304 	bic.w	r3, r3, #4
 80041e0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d015      	beq.n	8004216 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ea:	f7ff fa45 	bl	8003678 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041f0:	e00a      	b.n	8004208 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f2:	f7ff fa41 	bl	8003678 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004200:	4293      	cmp	r3, r2
 8004202:	d901      	bls.n	8004208 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e0ce      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004208:	4b4b      	ldr	r3, [pc, #300]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800420a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d0ee      	beq.n	80041f2 <HAL_RCC_OscConfig+0x386>
 8004214:	e014      	b.n	8004240 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004216:	f7ff fa2f 	bl	8003678 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421c:	e00a      	b.n	8004234 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421e:	f7ff fa2b 	bl	8003678 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422c:	4293      	cmp	r3, r2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e0b8      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004234:	4b40      	ldr	r3, [pc, #256]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1ee      	bne.n	800421e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004240:	7dfb      	ldrb	r3, [r7, #23]
 8004242:	2b01      	cmp	r3, #1
 8004244:	d105      	bne.n	8004252 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004246:	4b3c      	ldr	r3, [pc, #240]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	4a3b      	ldr	r2, [pc, #236]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800424c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004250:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80a4 	beq.w	80043a4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800425c:	4b36      	ldr	r3, [pc, #216]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 030c 	and.w	r3, r3, #12
 8004264:	2b08      	cmp	r3, #8
 8004266:	d06b      	beq.n	8004340 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	2b02      	cmp	r3, #2
 800426e:	d149      	bne.n	8004304 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004270:	4b31      	ldr	r3, [pc, #196]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a30      	ldr	r2, [pc, #192]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004276:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800427a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427c:	f7ff f9fc 	bl	8003678 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004284:	f7ff f9f8 	bl	8003678 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e087      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004296:	4b28      	ldr	r3, [pc, #160]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69da      	ldr	r2, [r3, #28]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	019b      	lsls	r3, r3, #6
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b8:	085b      	lsrs	r3, r3, #1
 80042ba:	3b01      	subs	r3, #1
 80042bc:	041b      	lsls	r3, r3, #16
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	061b      	lsls	r3, r3, #24
 80042c6:	4313      	orrs	r3, r2
 80042c8:	4a1b      	ldr	r2, [pc, #108]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80042ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80042ce:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042d0:	4b19      	ldr	r3, [pc, #100]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a18      	ldr	r2, [pc, #96]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80042d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042dc:	f7ff f9cc 	bl	8003678 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e4:	f7ff f9c8 	bl	8003678 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e057      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042f6:	4b10      	ldr	r3, [pc, #64]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d0f0      	beq.n	80042e4 <HAL_RCC_OscConfig+0x478>
 8004302:	e04f      	b.n	80043a4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a0b      	ldr	r2, [pc, #44]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800430a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800430e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004310:	f7ff f9b2 	bl	8003678 <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004318:	f7ff f9ae 	bl	8003678 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e03d      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	4b03      	ldr	r3, [pc, #12]	@ (8004338 <HAL_RCC_OscConfig+0x4cc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x4ac>
 8004336:	e035      	b.n	80043a4 <HAL_RCC_OscConfig+0x538>
 8004338:	40023800 	.word	0x40023800
 800433c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004340:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <HAL_RCC_OscConfig+0x544>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d028      	beq.n	80043a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004358:	429a      	cmp	r2, r3
 800435a:	d121      	bne.n	80043a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004366:	429a      	cmp	r2, r3
 8004368:	d11a      	bne.n	80043a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004370:	4013      	ands	r3, r2
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004376:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004378:	4293      	cmp	r3, r2
 800437a:	d111      	bne.n	80043a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004386:	085b      	lsrs	r3, r3, #1
 8004388:	3b01      	subs	r3, #1
 800438a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800438c:	429a      	cmp	r2, r3
 800438e:	d107      	bne.n	80043a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800439c:	429a      	cmp	r2, r3
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e000      	b.n	80043a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40023800 	.word	0x40023800

080043b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b084      	sub	sp, #16
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e0d0      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 030f 	and.w	r3, r3, #15
 80043d4:	683a      	ldr	r2, [r7, #0]
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d910      	bls.n	80043fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043da:	4b67      	ldr	r3, [pc, #412]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 020f 	bic.w	r2, r3, #15
 80043e2:	4965      	ldr	r1, [pc, #404]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ea:	4b63      	ldr	r3, [pc, #396]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	683a      	ldr	r2, [r7, #0]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d001      	beq.n	80043fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0b8      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d020      	beq.n	800444a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d005      	beq.n	8004420 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004414:	4b59      	ldr	r3, [pc, #356]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	4a58      	ldr	r2, [pc, #352]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 800441a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800441e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d005      	beq.n	8004438 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800442c:	4b53      	ldr	r3, [pc, #332]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	4a52      	ldr	r2, [pc, #328]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004432:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004436:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004438:	4b50      	ldr	r3, [pc, #320]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	494d      	ldr	r1, [pc, #308]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004446:	4313      	orrs	r3, r2
 8004448:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d040      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2b01      	cmp	r3, #1
 800445c:	d107      	bne.n	800446e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800445e:	4b47      	ldr	r3, [pc, #284]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d115      	bne.n	8004496 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e07f      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d107      	bne.n	8004486 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004476:	4b41      	ldr	r3, [pc, #260]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d109      	bne.n	8004496 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e073      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004486:	4b3d      	ldr	r3, [pc, #244]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e06b      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004496:	4b39      	ldr	r3, [pc, #228]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f023 0203 	bic.w	r2, r3, #3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	4936      	ldr	r1, [pc, #216]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044a8:	f7ff f8e6 	bl	8003678 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ae:	e00a      	b.n	80044c6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044b0:	f7ff f8e2 	bl	8003678 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044be:	4293      	cmp	r3, r2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e053      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c6:	4b2d      	ldr	r3, [pc, #180]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 020c 	and.w	r2, r3, #12
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d1eb      	bne.n	80044b0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044d8:	4b27      	ldr	r3, [pc, #156]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 030f 	and.w	r3, r3, #15
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d210      	bcs.n	8004508 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e6:	4b24      	ldr	r3, [pc, #144]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f023 020f 	bic.w	r2, r3, #15
 80044ee:	4922      	ldr	r1, [pc, #136]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044f6:	4b20      	ldr	r3, [pc, #128]	@ (8004578 <HAL_RCC_ClockConfig+0x1c4>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 030f 	and.w	r3, r3, #15
 80044fe:	683a      	ldr	r2, [r7, #0]
 8004500:	429a      	cmp	r2, r3
 8004502:	d001      	beq.n	8004508 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e032      	b.n	800456e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d008      	beq.n	8004526 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004514:	4b19      	ldr	r3, [pc, #100]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	4916      	ldr	r1, [pc, #88]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004522:	4313      	orrs	r3, r2
 8004524:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0308 	and.w	r3, r3, #8
 800452e:	2b00      	cmp	r3, #0
 8004530:	d009      	beq.n	8004546 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004532:	4b12      	ldr	r3, [pc, #72]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	00db      	lsls	r3, r3, #3
 8004540:	490e      	ldr	r1, [pc, #56]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 8004542:	4313      	orrs	r3, r2
 8004544:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004546:	f000 f821 	bl	800458c <HAL_RCC_GetSysClockFreq>
 800454a:	4602      	mov	r2, r0
 800454c:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <HAL_RCC_ClockConfig+0x1c8>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	091b      	lsrs	r3, r3, #4
 8004552:	f003 030f 	and.w	r3, r3, #15
 8004556:	490a      	ldr	r1, [pc, #40]	@ (8004580 <HAL_RCC_ClockConfig+0x1cc>)
 8004558:	5ccb      	ldrb	r3, [r1, r3]
 800455a:	fa22 f303 	lsr.w	r3, r2, r3
 800455e:	4a09      	ldr	r2, [pc, #36]	@ (8004584 <HAL_RCC_ClockConfig+0x1d0>)
 8004560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004562:	4b09      	ldr	r3, [pc, #36]	@ (8004588 <HAL_RCC_ClockConfig+0x1d4>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f842 	bl	80035f0 <HAL_InitTick>

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40023c00 	.word	0x40023c00
 800457c:	40023800 	.word	0x40023800
 8004580:	0800ce9c 	.word	0x0800ce9c
 8004584:	2000008c 	.word	0x2000008c
 8004588:	20000090 	.word	0x20000090

0800458c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800458c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004590:	b094      	sub	sp, #80	@ 0x50
 8004592:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004594:	2300      	movs	r3, #0
 8004596:	647b      	str	r3, [r7, #68]	@ 0x44
 8004598:	2300      	movs	r3, #0
 800459a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800459c:	2300      	movs	r3, #0
 800459e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80045a0:	2300      	movs	r3, #0
 80045a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045a4:	4b79      	ldr	r3, [pc, #484]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 030c 	and.w	r3, r3, #12
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d00d      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0x40>
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	f200 80e1 	bhi.w	8004778 <HAL_RCC_GetSysClockFreq+0x1ec>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <HAL_RCC_GetSysClockFreq+0x34>
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d003      	beq.n	80045c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80045be:	e0db      	b.n	8004778 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045c0:	4b73      	ldr	r3, [pc, #460]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x204>)
 80045c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045c4:	e0db      	b.n	800477e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045c6:	4b73      	ldr	r3, [pc, #460]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x208>)
 80045c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045ca:	e0d8      	b.n	800477e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045cc:	4b6f      	ldr	r3, [pc, #444]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80045d6:	4b6d      	ldr	r3, [pc, #436]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d063      	beq.n	80046aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045e2:	4b6a      	ldr	r3, [pc, #424]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	099b      	lsrs	r3, r3, #6
 80045e8:	2200      	movs	r2, #0
 80045ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80045ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80045f6:	2300      	movs	r3, #0
 80045f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80045fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80045fe:	4622      	mov	r2, r4
 8004600:	462b      	mov	r3, r5
 8004602:	f04f 0000 	mov.w	r0, #0
 8004606:	f04f 0100 	mov.w	r1, #0
 800460a:	0159      	lsls	r1, r3, #5
 800460c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004610:	0150      	lsls	r0, r2, #5
 8004612:	4602      	mov	r2, r0
 8004614:	460b      	mov	r3, r1
 8004616:	4621      	mov	r1, r4
 8004618:	1a51      	subs	r1, r2, r1
 800461a:	6139      	str	r1, [r7, #16]
 800461c:	4629      	mov	r1, r5
 800461e:	eb63 0301 	sbc.w	r3, r3, r1
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004630:	4659      	mov	r1, fp
 8004632:	018b      	lsls	r3, r1, #6
 8004634:	4651      	mov	r1, sl
 8004636:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800463a:	4651      	mov	r1, sl
 800463c:	018a      	lsls	r2, r1, #6
 800463e:	4651      	mov	r1, sl
 8004640:	ebb2 0801 	subs.w	r8, r2, r1
 8004644:	4659      	mov	r1, fp
 8004646:	eb63 0901 	sbc.w	r9, r3, r1
 800464a:	f04f 0200 	mov.w	r2, #0
 800464e:	f04f 0300 	mov.w	r3, #0
 8004652:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004656:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800465a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800465e:	4690      	mov	r8, r2
 8004660:	4699      	mov	r9, r3
 8004662:	4623      	mov	r3, r4
 8004664:	eb18 0303 	adds.w	r3, r8, r3
 8004668:	60bb      	str	r3, [r7, #8]
 800466a:	462b      	mov	r3, r5
 800466c:	eb49 0303 	adc.w	r3, r9, r3
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	f04f 0200 	mov.w	r2, #0
 8004676:	f04f 0300 	mov.w	r3, #0
 800467a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800467e:	4629      	mov	r1, r5
 8004680:	024b      	lsls	r3, r1, #9
 8004682:	4621      	mov	r1, r4
 8004684:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004688:	4621      	mov	r1, r4
 800468a:	024a      	lsls	r2, r1, #9
 800468c:	4610      	mov	r0, r2
 800468e:	4619      	mov	r1, r3
 8004690:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004692:	2200      	movs	r2, #0
 8004694:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004696:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004698:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800469c:	f7fc fb14 	bl	8000cc8 <__aeabi_uldivmod>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	4613      	mov	r3, r2
 80046a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046a8:	e058      	b.n	800475c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046aa:	4b38      	ldr	r3, [pc, #224]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	099b      	lsrs	r3, r3, #6
 80046b0:	2200      	movs	r2, #0
 80046b2:	4618      	mov	r0, r3
 80046b4:	4611      	mov	r1, r2
 80046b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046ba:	623b      	str	r3, [r7, #32]
 80046bc:	2300      	movs	r3, #0
 80046be:	627b      	str	r3, [r7, #36]	@ 0x24
 80046c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046c4:	4642      	mov	r2, r8
 80046c6:	464b      	mov	r3, r9
 80046c8:	f04f 0000 	mov.w	r0, #0
 80046cc:	f04f 0100 	mov.w	r1, #0
 80046d0:	0159      	lsls	r1, r3, #5
 80046d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046d6:	0150      	lsls	r0, r2, #5
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4641      	mov	r1, r8
 80046de:	ebb2 0a01 	subs.w	sl, r2, r1
 80046e2:	4649      	mov	r1, r9
 80046e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	f04f 0300 	mov.w	r3, #0
 80046f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80046f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80046f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80046fc:	ebb2 040a 	subs.w	r4, r2, sl
 8004700:	eb63 050b 	sbc.w	r5, r3, fp
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	f04f 0300 	mov.w	r3, #0
 800470c:	00eb      	lsls	r3, r5, #3
 800470e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004712:	00e2      	lsls	r2, r4, #3
 8004714:	4614      	mov	r4, r2
 8004716:	461d      	mov	r5, r3
 8004718:	4643      	mov	r3, r8
 800471a:	18e3      	adds	r3, r4, r3
 800471c:	603b      	str	r3, [r7, #0]
 800471e:	464b      	mov	r3, r9
 8004720:	eb45 0303 	adc.w	r3, r5, r3
 8004724:	607b      	str	r3, [r7, #4]
 8004726:	f04f 0200 	mov.w	r2, #0
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004732:	4629      	mov	r1, r5
 8004734:	028b      	lsls	r3, r1, #10
 8004736:	4621      	mov	r1, r4
 8004738:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800473c:	4621      	mov	r1, r4
 800473e:	028a      	lsls	r2, r1, #10
 8004740:	4610      	mov	r0, r2
 8004742:	4619      	mov	r1, r3
 8004744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004746:	2200      	movs	r2, #0
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	61fa      	str	r2, [r7, #28]
 800474c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004750:	f7fc faba 	bl	8000cc8 <__aeabi_uldivmod>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4613      	mov	r3, r2
 800475a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800475c:	4b0b      	ldr	r3, [pc, #44]	@ (800478c <HAL_RCC_GetSysClockFreq+0x200>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	0c1b      	lsrs	r3, r3, #16
 8004762:	f003 0303 	and.w	r3, r3, #3
 8004766:	3301      	adds	r3, #1
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800476c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800476e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004770:	fbb2 f3f3 	udiv	r3, r2, r3
 8004774:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004776:	e002      	b.n	800477e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004778:	4b05      	ldr	r3, [pc, #20]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x204>)
 800477a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800477c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800477e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004780:	4618      	mov	r0, r3
 8004782:	3750      	adds	r7, #80	@ 0x50
 8004784:	46bd      	mov	sp, r7
 8004786:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800478a:	bf00      	nop
 800478c:	40023800 	.word	0x40023800
 8004790:	00f42400 	.word	0x00f42400
 8004794:	007a1200 	.word	0x007a1200

08004798 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800479c:	4b03      	ldr	r3, [pc, #12]	@ (80047ac <HAL_RCC_GetHCLKFreq+0x14>)
 800479e:	681b      	ldr	r3, [r3, #0]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	2000008c 	.word	0x2000008c

080047b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047b4:	f7ff fff0 	bl	8004798 <HAL_RCC_GetHCLKFreq>
 80047b8:	4602      	mov	r2, r0
 80047ba:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	0a9b      	lsrs	r3, r3, #10
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	4903      	ldr	r1, [pc, #12]	@ (80047d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047c6:	5ccb      	ldrb	r3, [r1, r3]
 80047c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40023800 	.word	0x40023800
 80047d4:	0800ceac 	.word	0x0800ceac

080047d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047dc:	f7ff ffdc 	bl	8004798 <HAL_RCC_GetHCLKFreq>
 80047e0:	4602      	mov	r2, r0
 80047e2:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	0b5b      	lsrs	r3, r3, #13
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	4903      	ldr	r1, [pc, #12]	@ (80047fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047ee:	5ccb      	ldrb	r3, [r1, r3]
 80047f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40023800 	.word	0x40023800
 80047fc:	0800ceac 	.word	0x0800ceac

08004800 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b088      	sub	sp, #32
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004808:	2300      	movs	r3, #0
 800480a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800480c:	2300      	movs	r3, #0
 800480e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004810:	2300      	movs	r3, #0
 8004812:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b00      	cmp	r3, #0
 8004826:	d012      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004828:	4b69      	ldr	r3, [pc, #420]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a68      	ldr	r2, [pc, #416]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004832:	6093      	str	r3, [r2, #8]
 8004834:	4b66      	ldr	r3, [pc, #408]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004836:	689a      	ldr	r2, [r3, #8]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800483c:	4964      	ldr	r1, [pc, #400]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800483e:	4313      	orrs	r3, r2
 8004840:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800484a:	2301      	movs	r3, #1
 800484c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d017      	beq.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800485a:	4b5d      	ldr	r3, [pc, #372]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800485c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004860:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004868:	4959      	ldr	r1, [pc, #356]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004878:	d101      	bne.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800487a:	2301      	movs	r3, #1
 800487c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004886:	2301      	movs	r3, #1
 8004888:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d017      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004896:	4b4e      	ldr	r3, [pc, #312]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004898:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800489c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a4:	494a      	ldr	r1, [pc, #296]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048b4:	d101      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80048b6:	2301      	movs	r3, #1
 80048b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80048c2:	2301      	movs	r3, #1
 80048c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80048d2:	2301      	movs	r3, #1
 80048d4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0320 	and.w	r3, r3, #32
 80048de:	2b00      	cmp	r3, #0
 80048e0:	f000 808b 	beq.w	80049fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80048e4:	4b3a      	ldr	r3, [pc, #232]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e8:	4a39      	ldr	r2, [pc, #228]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80048f0:	4b37      	ldr	r3, [pc, #220]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f8:	60bb      	str	r3, [r7, #8]
 80048fa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80048fc:	4b35      	ldr	r3, [pc, #212]	@ (80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a34      	ldr	r2, [pc, #208]	@ (80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004908:	f7fe feb6 	bl	8003678 <HAL_GetTick>
 800490c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800490e:	e008      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004910:	f7fe feb2 	bl	8003678 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b64      	cmp	r3, #100	@ 0x64
 800491c:	d901      	bls.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	e357      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004922:	4b2c      	ldr	r3, [pc, #176]	@ (80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800492a:	2b00      	cmp	r3, #0
 800492c:	d0f0      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800492e:	4b28      	ldr	r3, [pc, #160]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004930:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004936:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d035      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	429a      	cmp	r2, r3
 800494a:	d02e      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800494c:	4b20      	ldr	r3, [pc, #128]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004954:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004956:	4b1e      	ldr	r3, [pc, #120]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004958:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800495a:	4a1d      	ldr	r2, [pc, #116]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800495c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004960:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004962:	4b1b      	ldr	r3, [pc, #108]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004966:	4a1a      	ldr	r2, [pc, #104]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004968:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800496c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800496e:	4a18      	ldr	r2, [pc, #96]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004974:	4b16      	ldr	r3, [pc, #88]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b01      	cmp	r3, #1
 800497e:	d114      	bne.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004980:	f7fe fe7a 	bl	8003678 <HAL_GetTick>
 8004984:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004986:	e00a      	b.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004988:	f7fe fe76 	bl	8003678 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004996:	4293      	cmp	r3, r2
 8004998:	d901      	bls.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e319      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800499e:	4b0c      	ldr	r3, [pc, #48]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d0ee      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049b6:	d111      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80049b8:	4b05      	ldr	r3, [pc, #20]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80049c4:	4b04      	ldr	r3, [pc, #16]	@ (80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049c6:	400b      	ands	r3, r1
 80049c8:	4901      	ldr	r1, [pc, #4]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	608b      	str	r3, [r1, #8]
 80049ce:	e00b      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80049d0:	40023800 	.word	0x40023800
 80049d4:	40007000 	.word	0x40007000
 80049d8:	0ffffcff 	.word	0x0ffffcff
 80049dc:	4baa      	ldr	r3, [pc, #680]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4aa9      	ldr	r2, [pc, #676]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049e2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80049e6:	6093      	str	r3, [r2, #8]
 80049e8:	4ba7      	ldr	r3, [pc, #668]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049f4:	49a4      	ldr	r1, [pc, #656]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d010      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004a06:	4ba0      	ldr	r3, [pc, #640]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004a0c:	4a9e      	ldr	r2, [pc, #632]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a0e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a12:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004a16:	4b9c      	ldr	r3, [pc, #624]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a18:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a20:	4999      	ldr	r1, [pc, #612]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a34:	4b94      	ldr	r3, [pc, #592]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a42:	4991      	ldr	r1, [pc, #580]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a56:	4b8c      	ldr	r3, [pc, #560]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a5c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a64:	4988      	ldr	r1, [pc, #544]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a78:	4b83      	ldr	r3, [pc, #524]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a7e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a86:	4980      	ldr	r1, [pc, #512]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a9a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004aa8:	4977      	ldr	r1, [pc, #476]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004abc:	4b72      	ldr	r3, [pc, #456]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac2:	f023 0203 	bic.w	r2, r3, #3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aca:	496f      	ldr	r1, [pc, #444]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00a      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ade:	4b6a      	ldr	r3, [pc, #424]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae4:	f023 020c 	bic.w	r2, r3, #12
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aec:	4966      	ldr	r1, [pc, #408]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00a      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b00:	4b61      	ldr	r3, [pc, #388]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b06:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0e:	495e      	ldr	r1, [pc, #376]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00a      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b22:	4b59      	ldr	r3, [pc, #356]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b28:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b30:	4955      	ldr	r1, [pc, #340]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b44:	4b50      	ldr	r3, [pc, #320]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b4a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b52:	494d      	ldr	r1, [pc, #308]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b66:	4b48      	ldr	r3, [pc, #288]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b74:	4944      	ldr	r1, [pc, #272]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b88:	4b3f      	ldr	r3, [pc, #252]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	493c      	ldr	r1, [pc, #240]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004baa:	4b37      	ldr	r3, [pc, #220]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb8:	4933      	ldr	r1, [pc, #204]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bda:	492b      	ldr	r1, [pc, #172]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d011      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004bee:	4b26      	ldr	r3, [pc, #152]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bfc:	4922      	ldr	r1, [pc, #136]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c0c:	d101      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c2e:	4b16      	ldr	r3, [pc, #88]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c34:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3c:	4912      	ldr	r1, [pc, #72]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00b      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c50:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c56:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c60:	4909      	ldr	r1, [pc, #36]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	d006      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 80d9 	beq.w	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c7c:	4b02      	ldr	r3, [pc, #8]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a01      	ldr	r2, [pc, #4]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004c82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c86:	e001      	b.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c8e:	f7fe fcf3 	bl	8003678 <HAL_GetTick>
 8004c92:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c94:	e008      	b.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c96:	f7fe fcef 	bl	8003678 <HAL_GetTick>
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	1ad3      	subs	r3, r2, r3
 8004ca0:	2b64      	cmp	r3, #100	@ 0x64
 8004ca2:	d901      	bls.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	e194      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ca8:	4b6c      	ldr	r3, [pc, #432]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1f0      	bne.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d021      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d11d      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cc8:	4b64      	ldr	r3, [pc, #400]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cce:	0c1b      	lsrs	r3, r3, #16
 8004cd0:	f003 0303 	and.w	r3, r3, #3
 8004cd4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004cd6:	4b61      	ldr	r3, [pc, #388]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cd8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cdc:	0e1b      	lsrs	r3, r3, #24
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	019a      	lsls	r2, r3, #6
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	041b      	lsls	r3, r3, #16
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	061b      	lsls	r3, r3, #24
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	071b      	lsls	r3, r3, #28
 8004cfc:	4957      	ldr	r1, [pc, #348]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d004      	beq.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d18:	d00a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d02e      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d2e:	d129      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d30:	4b4a      	ldr	r3, [pc, #296]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d36:	0c1b      	lsrs	r3, r3, #16
 8004d38:	f003 0303 	and.w	r3, r3, #3
 8004d3c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d3e:	4b47      	ldr	r3, [pc, #284]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d44:	0f1b      	lsrs	r3, r3, #28
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	019a      	lsls	r2, r3, #6
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	041b      	lsls	r3, r3, #16
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	061b      	lsls	r3, r3, #24
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	071b      	lsls	r3, r3, #28
 8004d64:	493d      	ldr	r1, [pc, #244]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d72:	f023 021f 	bic.w	r2, r3, #31
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	4937      	ldr	r1, [pc, #220]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01d      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d90:	4b32      	ldr	r3, [pc, #200]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d96:	0e1b      	lsrs	r3, r3, #24
 8004d98:	f003 030f 	and.w	r3, r3, #15
 8004d9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004da4:	0f1b      	lsrs	r3, r3, #28
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	019a      	lsls	r2, r3, #6
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
 8004db6:	041b      	lsls	r3, r3, #16
 8004db8:	431a      	orrs	r2, r3
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	061b      	lsls	r3, r3, #24
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	071b      	lsls	r3, r3, #28
 8004dc4:	4925      	ldr	r1, [pc, #148]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d011      	beq.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	019a      	lsls	r2, r3, #6
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	041b      	lsls	r3, r3, #16
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	061b      	lsls	r3, r3, #24
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	071b      	lsls	r3, r3, #28
 8004df4:	4919      	ldr	r1, [pc, #100]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dfc:	4b17      	ldr	r3, [pc, #92]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a16      	ldr	r2, [pc, #88]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e08:	f7fe fc36 	bl	8003678 <HAL_GetTick>
 8004e0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e10:	f7fe fc32 	bl	8003678 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b64      	cmp	r3, #100	@ 0x64
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e0d7      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e22:	4b0e      	ldr	r3, [pc, #56]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d0f0      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	f040 80cd 	bne.w	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e36:	4b09      	ldr	r3, [pc, #36]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a08      	ldr	r2, [pc, #32]	@ (8004e5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e42:	f7fe fc19 	bl	8003678 <HAL_GetTick>
 8004e46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e48:	e00a      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e4a:	f7fe fc15 	bl	8003678 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	2b64      	cmp	r3, #100	@ 0x64
 8004e56:	d903      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e0ba      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004e5c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e60:	4b5e      	ldr	r3, [pc, #376]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e6c:	d0ed      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d009      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d02e      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d12a      	bne.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e96:	4b51      	ldr	r3, [pc, #324]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e9c:	0c1b      	lsrs	r3, r3, #16
 8004e9e:	f003 0303 	and.w	r3, r3, #3
 8004ea2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ea4:	4b4d      	ldr	r3, [pc, #308]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eaa:	0f1b      	lsrs	r3, r3, #28
 8004eac:	f003 0307 	and.w	r3, r3, #7
 8004eb0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	695b      	ldr	r3, [r3, #20]
 8004eb6:	019a      	lsls	r2, r3, #6
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	041b      	lsls	r3, r3, #16
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	061b      	lsls	r3, r3, #24
 8004ec4:	431a      	orrs	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	071b      	lsls	r3, r3, #28
 8004eca:	4944      	ldr	r1, [pc, #272]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004ed2:	4b42      	ldr	r3, [pc, #264]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ed4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ed8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	021b      	lsls	r3, r3, #8
 8004ee4:	493d      	ldr	r1, [pc, #244]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d022      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004efc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f00:	d11d      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f02:	4b36      	ldr	r3, [pc, #216]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f08:	0e1b      	lsrs	r3, r3, #24
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f10:	4b32      	ldr	r3, [pc, #200]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f16:	0f1b      	lsrs	r3, r3, #28
 8004f18:	f003 0307 	and.w	r3, r3, #7
 8004f1c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	019a      	lsls	r2, r3, #6
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	041b      	lsls	r3, r3, #16
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	061b      	lsls	r3, r3, #24
 8004f30:	431a      	orrs	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	071b      	lsls	r3, r3, #28
 8004f36:	4929      	ldr	r1, [pc, #164]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0308 	and.w	r3, r3, #8
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d028      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f4a:	4b24      	ldr	r3, [pc, #144]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f50:	0e1b      	lsrs	r3, r3, #24
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f58:	4b20      	ldr	r3, [pc, #128]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5e:	0c1b      	lsrs	r3, r3, #16
 8004f60:	f003 0303 	and.w	r3, r3, #3
 8004f64:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	019a      	lsls	r2, r3, #6
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	041b      	lsls	r3, r3, #16
 8004f70:	431a      	orrs	r2, r3
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	061b      	lsls	r3, r3, #24
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	071b      	lsls	r3, r3, #28
 8004f7e:	4917      	ldr	r1, [pc, #92]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f86:	4b15      	ldr	r3, [pc, #84]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f94:	4911      	ldr	r1, [pc, #68]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fa6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fa8:	f7fe fb66 	bl	8003678 <HAL_GetTick>
 8004fac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fae:	e008      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fb0:	f7fe fb62 	bl	8003678 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	2b64      	cmp	r3, #100	@ 0x64
 8004fbc:	d901      	bls.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e007      	b.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fc2:	4b06      	ldr	r3, [pc, #24]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fce:	d1ef      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3720      	adds	r7, #32
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	40023800 	.word	0x40023800

08004fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e09d      	b.n	800512e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d108      	bne.n	800500c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005002:	d009      	beq.n	8005018 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	61da      	str	r2, [r3, #28]
 800500a:	e005      	b.n	8005018 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d106      	bne.n	8005038 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f7fd fefc 	bl	8002e30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800504e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005058:	d902      	bls.n	8005060 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800505a:	2300      	movs	r3, #0
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	e002      	b.n	8005066 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005060:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005064:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800506e:	d007      	beq.n	8005080 <HAL_SPI_Init+0xa0>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005078:	d002      	beq.n	8005080 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	431a      	orrs	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	431a      	orrs	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	69db      	ldr	r3, [r3, #28]
 80050b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c2:	ea42 0103 	orr.w	r1, r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ca:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	0c1b      	lsrs	r3, r3, #16
 80050dc:	f003 0204 	and.w	r2, r3, #4
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	f003 0310 	and.w	r3, r3, #16
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ee:	f003 0308 	and.w	r3, r3, #8
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80050fc:	ea42 0103 	orr.w	r1, r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	69da      	ldr	r2, [r3, #28]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800511c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800512c:	2300      	movs	r3, #0
}
 800512e:	4618      	mov	r0, r3
 8005130:	3710      	adds	r7, #16
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}

08005136 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b088      	sub	sp, #32
 800513a:	af00      	add	r7, sp, #0
 800513c:	60f8      	str	r0, [r7, #12]
 800513e:	60b9      	str	r1, [r7, #8]
 8005140:	603b      	str	r3, [r7, #0]
 8005142:	4613      	mov	r3, r2
 8005144:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_SPI_Transmit+0x22>
 8005154:	2302      	movs	r3, #2
 8005156:	e15f      	b.n	8005418 <HAL_SPI_Transmit+0x2e2>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005160:	f7fe fa8a 	bl	8003678 <HAL_GetTick>
 8005164:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005166:	88fb      	ldrh	r3, [r7, #6]
 8005168:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b01      	cmp	r3, #1
 8005174:	d002      	beq.n	800517c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005176:	2302      	movs	r3, #2
 8005178:	77fb      	strb	r3, [r7, #31]
    goto error;
 800517a:	e148      	b.n	800540e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d002      	beq.n	8005188 <HAL_SPI_Transmit+0x52>
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d102      	bne.n	800518e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800518c:	e13f      	b.n	800540e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2203      	movs	r2, #3
 8005192:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	88fa      	ldrh	r2, [r7, #6]
 80051a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	88fa      	ldrh	r2, [r7, #6]
 80051ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2200      	movs	r2, #0
 80051b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051d8:	d10f      	bne.n	80051fa <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005204:	2b40      	cmp	r3, #64	@ 0x40
 8005206:	d007      	beq.n	8005218 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005216:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005220:	d94f      	bls.n	80052c2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <HAL_SPI_Transmit+0xfa>
 800522a:	8afb      	ldrh	r3, [r7, #22]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d142      	bne.n	80052b6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005234:	881a      	ldrh	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	1c9a      	adds	r2, r3, #2
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005254:	e02f      	b.n	80052b6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b02      	cmp	r3, #2
 8005262:	d112      	bne.n	800528a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005268:	881a      	ldrh	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005274:	1c9a      	adds	r2, r3, #2
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800527e:	b29b      	uxth	r3, r3
 8005280:	3b01      	subs	r3, #1
 8005282:	b29a      	uxth	r2, r3
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005288:	e015      	b.n	80052b6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800528a:	f7fe f9f5 	bl	8003678 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	429a      	cmp	r2, r3
 8005298:	d803      	bhi.n	80052a2 <HAL_SPI_Transmit+0x16c>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a0:	d102      	bne.n	80052a8 <HAL_SPI_Transmit+0x172>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d106      	bne.n	80052b6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80052b4:	e0ab      	b.n	800540e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1ca      	bne.n	8005256 <HAL_SPI_Transmit+0x120>
 80052c0:	e080      	b.n	80053c4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_SPI_Transmit+0x19a>
 80052ca:	8afb      	ldrh	r3, [r7, #22]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d174      	bne.n	80053ba <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d912      	bls.n	8005300 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052de:	881a      	ldrh	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	1c9a      	adds	r2, r3, #2
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	3b02      	subs	r3, #2
 80052f8:	b29a      	uxth	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80052fe:	e05c      	b.n	80053ba <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	330c      	adds	r3, #12
 800530a:	7812      	ldrb	r2, [r2, #0]
 800530c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800531c:	b29b      	uxth	r3, r3
 800531e:	3b01      	subs	r3, #1
 8005320:	b29a      	uxth	r2, r3
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005326:	e048      	b.n	80053ba <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b02      	cmp	r3, #2
 8005334:	d12b      	bne.n	800538e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b01      	cmp	r3, #1
 800533e:	d912      	bls.n	8005366 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005344:	881a      	ldrh	r2, [r3, #0]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005350:	1c9a      	adds	r2, r3, #2
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b02      	subs	r3, #2
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005364:	e029      	b.n	80053ba <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	330c      	adds	r3, #12
 8005370:	7812      	ldrb	r2, [r2, #0]
 8005372:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005378:	1c5a      	adds	r2, r3, #1
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005382:	b29b      	uxth	r3, r3
 8005384:	3b01      	subs	r3, #1
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800538c:	e015      	b.n	80053ba <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800538e:	f7fe f973 	bl	8003678 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d803      	bhi.n	80053a6 <HAL_SPI_Transmit+0x270>
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a4:	d102      	bne.n	80053ac <HAL_SPI_Transmit+0x276>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d106      	bne.n	80053ba <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80053b8:	e029      	b.n	800540e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1b1      	bne.n	8005328 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	6839      	ldr	r1, [r7, #0]
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 fd1d 	bl	8005e08 <SPI_EndRxTxTransaction>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10a      	bne.n	80053f8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053e2:	2300      	movs	r3, #0
 80053e4:	613b      	str	r3, [r7, #16]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	613b      	str	r3, [r7, #16]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	613b      	str	r3, [r7, #16]
 80053f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	77fb      	strb	r3, [r7, #31]
 8005404:	e003      	b.n	800540e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005416:	7ffb      	ldrb	r3, [r7, #31]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3720      	adds	r7, #32
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b088      	sub	sp, #32
 8005424:	af02      	add	r7, sp, #8
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	603b      	str	r3, [r7, #0]
 800542c:	4613      	mov	r3, r2
 800542e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	d002      	beq.n	8005446 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005440:	2302      	movs	r3, #2
 8005442:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005444:	e11a      	b.n	800567c <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544e:	d112      	bne.n	8005476 <HAL_SPI_Receive+0x56>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10e      	bne.n	8005476 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2204      	movs	r2, #4
 800545c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005460:	88fa      	ldrh	r2, [r7, #6]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	4613      	mov	r3, r2
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	68b9      	ldr	r1, [r7, #8]
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 f90e 	bl	800568e <HAL_SPI_TransmitReceive>
 8005472:	4603      	mov	r3, r0
 8005474:	e107      	b.n	8005686 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800547c:	2b01      	cmp	r3, #1
 800547e:	d101      	bne.n	8005484 <HAL_SPI_Receive+0x64>
 8005480:	2302      	movs	r3, #2
 8005482:	e100      	b.n	8005686 <HAL_SPI_Receive+0x266>
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800548c:	f7fe f8f4 	bl	8003678 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d002      	beq.n	800549e <HAL_SPI_Receive+0x7e>
 8005498:	88fb      	ldrh	r3, [r7, #6]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d102      	bne.n	80054a4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054a2:	e0eb      	b.n	800567c <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2204      	movs	r2, #4
 80054a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	68ba      	ldr	r2, [r7, #8]
 80054b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	88fa      	ldrh	r2, [r7, #6]
 80054bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	88fa      	ldrh	r2, [r7, #6]
 80054c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	68db      	ldr	r3, [r3, #12]
 80054ea:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80054ee:	d908      	bls.n	8005502 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80054fe:	605a      	str	r2, [r3, #4]
 8005500:	e007      	b.n	8005512 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005510:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800551a:	d10f      	bne.n	800553c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800552a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800553a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005546:	2b40      	cmp	r3, #64	@ 0x40
 8005548:	d007      	beq.n	800555a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005558:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005562:	d86f      	bhi.n	8005644 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005564:	e034      	b.n	80055d0 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	2b01      	cmp	r3, #1
 8005572:	d117      	bne.n	80055a4 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f103 020c 	add.w	r2, r3, #12
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005580:	7812      	ldrb	r2, [r2, #0]
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	1c5a      	adds	r2, r3, #1
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005596:	b29b      	uxth	r3, r3
 8005598:	3b01      	subs	r3, #1
 800559a:	b29a      	uxth	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80055a2:	e015      	b.n	80055d0 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055a4:	f7fe f868 	bl	8003678 <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d803      	bhi.n	80055bc <HAL_SPI_Receive+0x19c>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ba:	d102      	bne.n	80055c2 <HAL_SPI_Receive+0x1a2>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d106      	bne.n	80055d0 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80055ce:	e055      	b.n	800567c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1c4      	bne.n	8005566 <HAL_SPI_Receive+0x146>
 80055dc:	e038      	b.n	8005650 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d115      	bne.n	8005618 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f6:	b292      	uxth	r2, r2
 80055f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	1c9a      	adds	r2, r3, #2
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005616:	e015      	b.n	8005644 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005618:	f7fe f82e 	bl	8003678 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	429a      	cmp	r2, r3
 8005626:	d803      	bhi.n	8005630 <HAL_SPI_Receive+0x210>
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562e:	d102      	bne.n	8005636 <HAL_SPI_Receive+0x216>
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005642:	e01b      	b.n	800567c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800564a:	b29b      	uxth	r3, r3
 800564c:	2b00      	cmp	r3, #0
 800564e:	d1c6      	bne.n	80055de <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	6839      	ldr	r1, [r7, #0]
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 fb5b 	bl	8005d10 <SPI_EndRxTransaction>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	75fb      	strb	r3, [r7, #23]
 8005672:	e003      	b.n	800567c <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005684:	7dfb      	ldrb	r3, [r7, #23]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b08a      	sub	sp, #40	@ 0x28
 8005692:	af00      	add	r7, sp, #0
 8005694:	60f8      	str	r0, [r7, #12]
 8005696:	60b9      	str	r1, [r7, #8]
 8005698:	607a      	str	r2, [r7, #4]
 800569a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800569c:	2301      	movs	r3, #1
 800569e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80056a0:	2300      	movs	r3, #0
 80056a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d101      	bne.n	80056b4 <HAL_SPI_TransmitReceive+0x26>
 80056b0:	2302      	movs	r3, #2
 80056b2:	e20a      	b.n	8005aca <HAL_SPI_TransmitReceive+0x43c>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056bc:	f7fd ffdc 	bl	8003678 <HAL_GetTick>
 80056c0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80056c8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80056d0:	887b      	ldrh	r3, [r7, #2]
 80056d2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80056d4:	887b      	ldrh	r3, [r7, #2]
 80056d6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056d8:	7efb      	ldrb	r3, [r7, #27]
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d00e      	beq.n	80056fc <HAL_SPI_TransmitReceive+0x6e>
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056e4:	d106      	bne.n	80056f4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d102      	bne.n	80056f4 <HAL_SPI_TransmitReceive+0x66>
 80056ee:	7efb      	ldrb	r3, [r7, #27]
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d003      	beq.n	80056fc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80056f4:	2302      	movs	r3, #2
 80056f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80056fa:	e1e0      	b.n	8005abe <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d005      	beq.n	800570e <HAL_SPI_TransmitReceive+0x80>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <HAL_SPI_TransmitReceive+0x80>
 8005708:	887b      	ldrh	r3, [r7, #2]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d103      	bne.n	8005716 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005714:	e1d3      	b.n	8005abe <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b04      	cmp	r3, #4
 8005720:	d003      	beq.n	800572a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2205      	movs	r2, #5
 8005726:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	687a      	ldr	r2, [r7, #4]
 8005734:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	887a      	ldrh	r2, [r7, #2]
 800573a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	887a      	ldrh	r2, [r7, #2]
 8005742:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	887a      	ldrh	r2, [r7, #2]
 8005750:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	887a      	ldrh	r2, [r7, #2]
 8005756:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800576c:	d802      	bhi.n	8005774 <HAL_SPI_TransmitReceive+0xe6>
 800576e:	8a3b      	ldrh	r3, [r7, #16]
 8005770:	2b01      	cmp	r3, #1
 8005772:	d908      	bls.n	8005786 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005782:	605a      	str	r2, [r3, #4]
 8005784:	e007      	b.n	8005796 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005794:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a0:	2b40      	cmp	r3, #64	@ 0x40
 80057a2:	d007      	beq.n	80057b4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80057bc:	f240 8081 	bls.w	80058c2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d002      	beq.n	80057ce <HAL_SPI_TransmitReceive+0x140>
 80057c8:	8a7b      	ldrh	r3, [r7, #18]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d16d      	bne.n	80058aa <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d2:	881a      	ldrh	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057de:	1c9a      	adds	r2, r3, #2
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	3b01      	subs	r3, #1
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057f2:	e05a      	b.n	80058aa <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d11b      	bne.n	800583a <HAL_SPI_TransmitReceive+0x1ac>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005806:	b29b      	uxth	r3, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	d016      	beq.n	800583a <HAL_SPI_TransmitReceive+0x1ac>
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	2b01      	cmp	r3, #1
 8005810:	d113      	bne.n	800583a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005816:	881a      	ldrh	r2, [r3, #0]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005822:	1c9a      	adds	r2, r3, #2
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800582c:	b29b      	uxth	r3, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	b29a      	uxth	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f003 0301 	and.w	r3, r3, #1
 8005844:	2b01      	cmp	r3, #1
 8005846:	d11c      	bne.n	8005882 <HAL_SPI_TransmitReceive+0x1f4>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d016      	beq.n	8005882 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68da      	ldr	r2, [r3, #12]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800585e:	b292      	uxth	r2, r2
 8005860:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005866:	1c9a      	adds	r2, r3, #2
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005872:	b29b      	uxth	r3, r3
 8005874:	3b01      	subs	r3, #1
 8005876:	b29a      	uxth	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800587e:	2301      	movs	r3, #1
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005882:	f7fd fef9 	bl	8003678 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800588e:	429a      	cmp	r2, r3
 8005890:	d80b      	bhi.n	80058aa <HAL_SPI_TransmitReceive+0x21c>
 8005892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005898:	d007      	beq.n	80058aa <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80058a8:	e109      	b.n	8005abe <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d19f      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x166>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d199      	bne.n	80057f4 <HAL_SPI_TransmitReceive+0x166>
 80058c0:	e0e3      	b.n	8005a8a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <HAL_SPI_TransmitReceive+0x244>
 80058ca:	8a7b      	ldrh	r3, [r7, #18]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	f040 80cf 	bne.w	8005a70 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d912      	bls.n	8005902 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	881a      	ldrh	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ec:	1c9a      	adds	r2, r3, #2
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	3b02      	subs	r3, #2
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005900:	e0b6      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	330c      	adds	r3, #12
 800590c:	7812      	ldrb	r2, [r2, #0]
 800590e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b01      	subs	r3, #1
 8005922:	b29a      	uxth	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005928:	e0a2      	b.n	8005a70 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f003 0302 	and.w	r3, r3, #2
 8005934:	2b02      	cmp	r3, #2
 8005936:	d134      	bne.n	80059a2 <HAL_SPI_TransmitReceive+0x314>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d02f      	beq.n	80059a2 <HAL_SPI_TransmitReceive+0x314>
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	2b01      	cmp	r3, #1
 8005946:	d12c      	bne.n	80059a2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b01      	cmp	r3, #1
 8005950:	d912      	bls.n	8005978 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005956:	881a      	ldrh	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b02      	subs	r3, #2
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005976:	e012      	b.n	800599e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	330c      	adds	r3, #12
 8005982:	7812      	ldrb	r2, [r2, #0]
 8005984:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598a:	1c5a      	adds	r2, r3, #1
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800599e:	2300      	movs	r3, #0
 80059a0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d148      	bne.n	8005a42 <HAL_SPI_TransmitReceive+0x3b4>
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d042      	beq.n	8005a42 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d923      	bls.n	8005a10 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d2:	b292      	uxth	r2, r2
 80059d4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059da:	1c9a      	adds	r2, r3, #2
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	3b02      	subs	r3, #2
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d81f      	bhi.n	8005a3e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005a0c:	605a      	str	r2, [r3, #4]
 8005a0e:	e016      	b.n	8005a3e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f103 020c 	add.w	r2, r3, #12
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1c:	7812      	ldrb	r2, [r2, #0]
 8005a1e:	b2d2      	uxtb	r2, r2
 8005a20:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a26:	1c5a      	adds	r2, r3, #1
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	3b01      	subs	r3, #1
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005a42:	f7fd fe19 	bl	8003678 <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d803      	bhi.n	8005a5a <HAL_SPI_TransmitReceive+0x3cc>
 8005a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a58:	d102      	bne.n	8005a60 <HAL_SPI_TransmitReceive+0x3d2>
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d107      	bne.n	8005a70 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005a60:	2303      	movs	r3, #3
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005a6e:	e026      	b.n	8005abe <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f47f af57 	bne.w	800592a <HAL_SPI_TransmitReceive+0x29c>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f47f af50 	bne.w	800592a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a8a:	69fa      	ldr	r2, [r7, #28]
 8005a8c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f000 f9ba 	bl	8005e08 <SPI_EndRxTxTransaction>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d005      	beq.n	8005aa6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab4:	e003      	b.n	8005abe <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005ac6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3728      	adds	r7, #40	@ 0x28
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
	...

08005ad4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	603b      	str	r3, [r7, #0]
 8005ae0:	4613      	mov	r3, r2
 8005ae2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ae4:	f7fd fdc8 	bl	8003678 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	1a9b      	subs	r3, r3, r2
 8005aee:	683a      	ldr	r2, [r7, #0]
 8005af0:	4413      	add	r3, r2
 8005af2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005af4:	f7fd fdc0 	bl	8003678 <HAL_GetTick>
 8005af8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005afa:	4b39      	ldr	r3, [pc, #228]	@ (8005be0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	015b      	lsls	r3, r3, #5
 8005b00:	0d1b      	lsrs	r3, r3, #20
 8005b02:	69fa      	ldr	r2, [r7, #28]
 8005b04:	fb02 f303 	mul.w	r3, r2, r3
 8005b08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b0a:	e054      	b.n	8005bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b12:	d050      	beq.n	8005bb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005b14:	f7fd fdb0 	bl	8003678 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	69fa      	ldr	r2, [r7, #28]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d902      	bls.n	8005b2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d13d      	bne.n	8005ba6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685a      	ldr	r2, [r3, #4]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005b38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b42:	d111      	bne.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b4c:	d004      	beq.n	8005b58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b56:	d107      	bne.n	8005b68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b70:	d10f      	bne.n	8005b92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681a      	ldr	r2, [r3, #0]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e017      	b.n	8005bd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d101      	bne.n	8005bb0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	4013      	ands	r3, r2
 8005bc0:	68ba      	ldr	r2, [r7, #8]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	bf0c      	ite	eq
 8005bc6:	2301      	moveq	r3, #1
 8005bc8:	2300      	movne	r3, #0
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	79fb      	ldrb	r3, [r7, #7]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d19b      	bne.n	8005b0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3720      	adds	r7, #32
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	2000008c 	.word	0x2000008c

08005be4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b08a      	sub	sp, #40	@ 0x28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
 8005bf0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005bf6:	f7fd fd3f 	bl	8003678 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	683a      	ldr	r2, [r7, #0]
 8005c02:	4413      	add	r3, r2
 8005c04:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005c06:	f7fd fd37 	bl	8003678 <HAL_GetTick>
 8005c0a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	330c      	adds	r3, #12
 8005c12:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005c14:	4b3d      	ldr	r3, [pc, #244]	@ (8005d0c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	00da      	lsls	r2, r3, #3
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	0d1b      	lsrs	r3, r3, #20
 8005c24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c26:	fb02 f303 	mul.w	r3, r2, r3
 8005c2a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005c2c:	e060      	b.n	8005cf0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005c34:	d107      	bne.n	8005c46 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d104      	bne.n	8005c46 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005c44:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4c:	d050      	beq.n	8005cf0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c4e:	f7fd fd13 	bl	8003678 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d902      	bls.n	8005c64 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d13d      	bne.n	8005ce0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c7c:	d111      	bne.n	8005ca2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c86:	d004      	beq.n	8005c92 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c90:	d107      	bne.n	8005ca2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ca0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005caa:	d10f      	bne.n	8005ccc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cba:	601a      	str	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e010      	b.n	8005d02 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	3b01      	subs	r3, #1
 8005cee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689a      	ldr	r2, [r3, #8]
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d196      	bne.n	8005c2e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3728      	adds	r7, #40	@ 0x28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	2000008c 	.word	0x2000008c

08005d10 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b088      	sub	sp, #32
 8005d14:	af02      	add	r7, sp, #8
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d24:	d111      	bne.n	8005d4a <SPI_EndRxTransaction+0x3a>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d2e:	d004      	beq.n	8005d3a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d38:	d107      	bne.n	8005d4a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d48:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d52:	d112      	bne.n	8005d7a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	2180      	movs	r1, #128	@ 0x80
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f7ff feb8 	bl	8005ad4 <SPI_WaitFlagStateUntilTimeout>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d021      	beq.n	8005dae <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d6e:	f043 0220 	orr.w	r2, r3, #32
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e03d      	b.n	8005df6 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in µs */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005d7a:	4b21      	ldr	r3, [pc, #132]	@ (8005e00 <SPI_EndRxTransaction+0xf0>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a21      	ldr	r2, [pc, #132]	@ (8005e04 <SPI_EndRxTransaction+0xf4>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	0d5b      	lsrs	r3, r3, #21
 8005d86:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00a      	beq.n	8005dac <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005da6:	2b80      	cmp	r3, #128	@ 0x80
 8005da8:	d0f2      	beq.n	8005d90 <SPI_EndRxTransaction+0x80>
 8005daa:	e000      	b.n	8005dae <SPI_EndRxTransaction+0x9e>
        break;
 8005dac:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005db6:	d11d      	bne.n	8005df4 <SPI_EndRxTransaction+0xe4>
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dc0:	d004      	beq.n	8005dcc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dca:	d113      	bne.n	8005df4 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f7ff ff03 	bl	8005be4 <SPI_WaitFifoStateUntilTimeout>
 8005dde:	4603      	mov	r3, r0
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d007      	beq.n	8005df4 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005de8:	f043 0220 	orr.w	r2, r3, #32
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e000      	b.n	8005df6 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3718      	adds	r7, #24
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}
 8005dfe:	bf00      	nop
 8005e00:	2000008c 	.word	0x2000008c
 8005e04:	165e9f81 	.word	0x165e9f81

08005e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b088      	sub	sp, #32
 8005e0c:	af02      	add	r7, sp, #8
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f7ff fedf 	bl	8005be4 <SPI_WaitFifoStateUntilTimeout>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d007      	beq.n	8005e3c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e30:	f043 0220 	orr.w	r2, r3, #32
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e046      	b.n	8005eca <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e3c:	4b25      	ldr	r3, [pc, #148]	@ (8005ed4 <SPI_EndRxTxTransaction+0xcc>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a25      	ldr	r2, [pc, #148]	@ (8005ed8 <SPI_EndRxTxTransaction+0xd0>)
 8005e42:	fba2 2303 	umull	r2, r3, r2, r3
 8005e46:	0d5b      	lsrs	r3, r3, #21
 8005e48:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e4c:	fb02 f303 	mul.w	r3, r2, r3
 8005e50:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e5a:	d112      	bne.n	8005e82 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	2200      	movs	r2, #0
 8005e64:	2180      	movs	r1, #128	@ 0x80
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f7ff fe34 	bl	8005ad4 <SPI_WaitFlagStateUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d016      	beq.n	8005ea0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e76:	f043 0220 	orr.w	r2, r3, #32
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e023      	b.n	8005eca <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e98:	2b80      	cmp	r3, #128	@ 0x80
 8005e9a:	d0f2      	beq.n	8005e82 <SPI_EndRxTxTransaction+0x7a>
 8005e9c:	e000      	b.n	8005ea0 <SPI_EndRxTxTransaction+0x98>
        break;
 8005e9e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7ff fe99 	bl	8005be4 <SPI_WaitFifoStateUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ebc:	f043 0220 	orr.w	r2, r3, #32
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e000      	b.n	8005eca <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3718      	adds	r7, #24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	2000008c 	.word	0x2000008c
 8005ed8:	165e9f81 	.word	0x165e9f81

08005edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e049      	b.n	8005f82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fd f9fa 	bl	80032fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3304      	adds	r3, #4
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	f000 fbd6 	bl	80066cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d001      	beq.n	8005fa4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e04c      	b.n	800603e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2202      	movs	r2, #2
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a26      	ldr	r2, [pc, #152]	@ (800604c <HAL_TIM_Base_Start+0xc0>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d022      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fbe:	d01d      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a22      	ldr	r2, [pc, #136]	@ (8006050 <HAL_TIM_Base_Start+0xc4>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d018      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a21      	ldr	r2, [pc, #132]	@ (8006054 <HAL_TIM_Base_Start+0xc8>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d013      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8006058 <HAL_TIM_Base_Start+0xcc>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d00e      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a1e      	ldr	r2, [pc, #120]	@ (800605c <HAL_TIM_Base_Start+0xd0>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d009      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a1c      	ldr	r2, [pc, #112]	@ (8006060 <HAL_TIM_Base_Start+0xd4>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d004      	beq.n	8005ffc <HAL_TIM_Base_Start+0x70>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a1b      	ldr	r2, [pc, #108]	@ (8006064 <HAL_TIM_Base_Start+0xd8>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d115      	bne.n	8006028 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	689a      	ldr	r2, [r3, #8]
 8006002:	4b19      	ldr	r3, [pc, #100]	@ (8006068 <HAL_TIM_Base_Start+0xdc>)
 8006004:	4013      	ands	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2b06      	cmp	r3, #6
 800600c:	d015      	beq.n	800603a <HAL_TIM_Base_Start+0xae>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006014:	d011      	beq.n	800603a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f042 0201 	orr.w	r2, r2, #1
 8006024:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006026:	e008      	b.n	800603a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0201 	orr.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]
 8006038:	e000      	b.n	800603c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800603a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800603c:	2300      	movs	r3, #0
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	40010000 	.word	0x40010000
 8006050:	40000400 	.word	0x40000400
 8006054:	40000800 	.word	0x40000800
 8006058:	40000c00 	.word	0x40000c00
 800605c:	40010400 	.word	0x40010400
 8006060:	40014000 	.word	0x40014000
 8006064:	40001800 	.word	0x40001800
 8006068:	00010007 	.word	0x00010007

0800606c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e049      	b.n	8006112 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d106      	bne.n	8006098 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7fd f964 	bl	8003360 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	3304      	adds	r3, #4
 80060a8:	4619      	mov	r1, r3
 80060aa:	4610      	mov	r0, r2
 80060ac:	f000 fb0e 	bl	80066cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2201      	movs	r2, #1
 80060dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3708      	adds	r7, #8
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
	...

0800611c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d109      	bne.n	8006140 <HAL_TIM_PWM_Start+0x24>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b01      	cmp	r3, #1
 8006136:	bf14      	ite	ne
 8006138:	2301      	movne	r3, #1
 800613a:	2300      	moveq	r3, #0
 800613c:	b2db      	uxtb	r3, r3
 800613e:	e03c      	b.n	80061ba <HAL_TIM_PWM_Start+0x9e>
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	2b04      	cmp	r3, #4
 8006144:	d109      	bne.n	800615a <HAL_TIM_PWM_Start+0x3e>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b01      	cmp	r3, #1
 8006150:	bf14      	ite	ne
 8006152:	2301      	movne	r3, #1
 8006154:	2300      	moveq	r3, #0
 8006156:	b2db      	uxtb	r3, r3
 8006158:	e02f      	b.n	80061ba <HAL_TIM_PWM_Start+0x9e>
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	2b08      	cmp	r3, #8
 800615e:	d109      	bne.n	8006174 <HAL_TIM_PWM_Start+0x58>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b01      	cmp	r3, #1
 800616a:	bf14      	ite	ne
 800616c:	2301      	movne	r3, #1
 800616e:	2300      	moveq	r3, #0
 8006170:	b2db      	uxtb	r3, r3
 8006172:	e022      	b.n	80061ba <HAL_TIM_PWM_Start+0x9e>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	2b0c      	cmp	r3, #12
 8006178:	d109      	bne.n	800618e <HAL_TIM_PWM_Start+0x72>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b01      	cmp	r3, #1
 8006184:	bf14      	ite	ne
 8006186:	2301      	movne	r3, #1
 8006188:	2300      	moveq	r3, #0
 800618a:	b2db      	uxtb	r3, r3
 800618c:	e015      	b.n	80061ba <HAL_TIM_PWM_Start+0x9e>
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	2b10      	cmp	r3, #16
 8006192:	d109      	bne.n	80061a8 <HAL_TIM_PWM_Start+0x8c>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	bf14      	ite	ne
 80061a0:	2301      	movne	r3, #1
 80061a2:	2300      	moveq	r3, #0
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	e008      	b.n	80061ba <HAL_TIM_PWM_Start+0x9e>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	bf14      	ite	ne
 80061b4:	2301      	movne	r3, #1
 80061b6:	2300      	moveq	r3, #0
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e092      	b.n	80062e8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d104      	bne.n	80061d2 <HAL_TIM_PWM_Start+0xb6>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061d0:	e023      	b.n	800621a <HAL_TIM_PWM_Start+0xfe>
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	d104      	bne.n	80061e2 <HAL_TIM_PWM_Start+0xc6>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061e0:	e01b      	b.n	800621a <HAL_TIM_PWM_Start+0xfe>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d104      	bne.n	80061f2 <HAL_TIM_PWM_Start+0xd6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061f0:	e013      	b.n	800621a <HAL_TIM_PWM_Start+0xfe>
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b0c      	cmp	r3, #12
 80061f6:	d104      	bne.n	8006202 <HAL_TIM_PWM_Start+0xe6>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2202      	movs	r2, #2
 80061fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006200:	e00b      	b.n	800621a <HAL_TIM_PWM_Start+0xfe>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b10      	cmp	r3, #16
 8006206:	d104      	bne.n	8006212 <HAL_TIM_PWM_Start+0xf6>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2202      	movs	r2, #2
 800620c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006210:	e003      	b.n	800621a <HAL_TIM_PWM_Start+0xfe>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2202      	movs	r2, #2
 8006216:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2201      	movs	r2, #1
 8006220:	6839      	ldr	r1, [r7, #0]
 8006222:	4618      	mov	r0, r3
 8006224:	f000 fdf6 	bl	8006e14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a30      	ldr	r2, [pc, #192]	@ (80062f0 <HAL_TIM_PWM_Start+0x1d4>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d004      	beq.n	800623c <HAL_TIM_PWM_Start+0x120>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a2f      	ldr	r2, [pc, #188]	@ (80062f4 <HAL_TIM_PWM_Start+0x1d8>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d101      	bne.n	8006240 <HAL_TIM_PWM_Start+0x124>
 800623c:	2301      	movs	r3, #1
 800623e:	e000      	b.n	8006242 <HAL_TIM_PWM_Start+0x126>
 8006240:	2300      	movs	r3, #0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d007      	beq.n	8006256 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006254:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a25      	ldr	r2, [pc, #148]	@ (80062f0 <HAL_TIM_PWM_Start+0x1d4>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d022      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006268:	d01d      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a22      	ldr	r2, [pc, #136]	@ (80062f8 <HAL_TIM_PWM_Start+0x1dc>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d018      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a20      	ldr	r2, [pc, #128]	@ (80062fc <HAL_TIM_PWM_Start+0x1e0>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d013      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1f      	ldr	r2, [pc, #124]	@ (8006300 <HAL_TIM_PWM_Start+0x1e4>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d00e      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a19      	ldr	r2, [pc, #100]	@ (80062f4 <HAL_TIM_PWM_Start+0x1d8>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d009      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a1b      	ldr	r2, [pc, #108]	@ (8006304 <HAL_TIM_PWM_Start+0x1e8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d004      	beq.n	80062a6 <HAL_TIM_PWM_Start+0x18a>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a19      	ldr	r2, [pc, #100]	@ (8006308 <HAL_TIM_PWM_Start+0x1ec>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d115      	bne.n	80062d2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689a      	ldr	r2, [r3, #8]
 80062ac:	4b17      	ldr	r3, [pc, #92]	@ (800630c <HAL_TIM_PWM_Start+0x1f0>)
 80062ae:	4013      	ands	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2b06      	cmp	r3, #6
 80062b6:	d015      	beq.n	80062e4 <HAL_TIM_PWM_Start+0x1c8>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062be:	d011      	beq.n	80062e4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f042 0201 	orr.w	r2, r2, #1
 80062ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d0:	e008      	b.n	80062e4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	e000      	b.n	80062e6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3710      	adds	r7, #16
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40010000 	.word	0x40010000
 80062f4:	40010400 	.word	0x40010400
 80062f8:	40000400 	.word	0x40000400
 80062fc:	40000800 	.word	0x40000800
 8006300:	40000c00 	.word	0x40000c00
 8006304:	40014000 	.word	0x40014000
 8006308:	40001800 	.word	0x40001800
 800630c:	00010007 	.word	0x00010007

08006310 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b086      	sub	sp, #24
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800631c:	2300      	movs	r3, #0
 800631e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006326:	2b01      	cmp	r3, #1
 8006328:	d101      	bne.n	800632e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800632a:	2302      	movs	r3, #2
 800632c:	e0ff      	b.n	800652e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2201      	movs	r2, #1
 8006332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b14      	cmp	r3, #20
 800633a:	f200 80f0 	bhi.w	800651e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800633e:	a201      	add	r2, pc, #4	@ (adr r2, 8006344 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006344:	08006399 	.word	0x08006399
 8006348:	0800651f 	.word	0x0800651f
 800634c:	0800651f 	.word	0x0800651f
 8006350:	0800651f 	.word	0x0800651f
 8006354:	080063d9 	.word	0x080063d9
 8006358:	0800651f 	.word	0x0800651f
 800635c:	0800651f 	.word	0x0800651f
 8006360:	0800651f 	.word	0x0800651f
 8006364:	0800641b 	.word	0x0800641b
 8006368:	0800651f 	.word	0x0800651f
 800636c:	0800651f 	.word	0x0800651f
 8006370:	0800651f 	.word	0x0800651f
 8006374:	0800645b 	.word	0x0800645b
 8006378:	0800651f 	.word	0x0800651f
 800637c:	0800651f 	.word	0x0800651f
 8006380:	0800651f 	.word	0x0800651f
 8006384:	0800649d 	.word	0x0800649d
 8006388:	0800651f 	.word	0x0800651f
 800638c:	0800651f 	.word	0x0800651f
 8006390:	0800651f 	.word	0x0800651f
 8006394:	080064dd 	.word	0x080064dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68b9      	ldr	r1, [r7, #8]
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 fa40 	bl	8006824 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	699a      	ldr	r2, [r3, #24]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f042 0208 	orr.w	r2, r2, #8
 80063b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699a      	ldr	r2, [r3, #24]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f022 0204 	bic.w	r2, r2, #4
 80063c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6999      	ldr	r1, [r3, #24]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	691a      	ldr	r2, [r3, #16]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	430a      	orrs	r2, r1
 80063d4:	619a      	str	r2, [r3, #24]
      break;
 80063d6:	e0a5      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68b9      	ldr	r1, [r7, #8]
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fa92 	bl	8006908 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	699a      	ldr	r2, [r3, #24]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	699a      	ldr	r2, [r3, #24]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6999      	ldr	r1, [r3, #24]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	021a      	lsls	r2, r3, #8
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	430a      	orrs	r2, r1
 8006416:	619a      	str	r2, [r3, #24]
      break;
 8006418:	e084      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68b9      	ldr	r1, [r7, #8]
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fae9 	bl	80069f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	69da      	ldr	r2, [r3, #28]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f042 0208 	orr.w	r2, r2, #8
 8006434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	69da      	ldr	r2, [r3, #28]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 0204 	bic.w	r2, r2, #4
 8006444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	69d9      	ldr	r1, [r3, #28]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	430a      	orrs	r2, r1
 8006456:	61da      	str	r2, [r3, #28]
      break;
 8006458:	e064      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68b9      	ldr	r1, [r7, #8]
 8006460:	4618      	mov	r0, r3
 8006462:	f000 fb3f 	bl	8006ae4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	69da      	ldr	r2, [r3, #28]
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	69da      	ldr	r2, [r3, #28]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	69d9      	ldr	r1, [r3, #28]
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	021a      	lsls	r2, r3, #8
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	430a      	orrs	r2, r1
 8006498:	61da      	str	r2, [r3, #28]
      break;
 800649a:	e043      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68b9      	ldr	r1, [r7, #8]
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 fb76 	bl	8006b94 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 0208 	orr.w	r2, r2, #8
 80064b6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0204 	bic.w	r2, r2, #4
 80064c6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	691a      	ldr	r2, [r3, #16]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80064da:	e023      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68b9      	ldr	r1, [r7, #8]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fba8 	bl	8006c38 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064f6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006506:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	021a      	lsls	r2, r3, #8
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	430a      	orrs	r2, r1
 800651a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800651c:	e002      	b.n	8006524 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	75fb      	strb	r3, [r7, #23]
      break;
 8006522:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800652c:	7dfb      	ldrb	r3, [r7, #23]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3718      	adds	r7, #24
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop

08006538 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006542:	2300      	movs	r3, #0
 8006544:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800654c:	2b01      	cmp	r3, #1
 800654e:	d101      	bne.n	8006554 <HAL_TIM_ConfigClockSource+0x1c>
 8006550:	2302      	movs	r3, #2
 8006552:	e0b4      	b.n	80066be <HAL_TIM_ConfigClockSource+0x186>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	4b56      	ldr	r3, [pc, #344]	@ (80066c8 <HAL_TIM_ConfigClockSource+0x190>)
 8006570:	4013      	ands	r3, r2
 8006572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800657a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800658c:	d03e      	beq.n	800660c <HAL_TIM_ConfigClockSource+0xd4>
 800658e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006592:	f200 8087 	bhi.w	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 8006596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800659a:	f000 8086 	beq.w	80066aa <HAL_TIM_ConfigClockSource+0x172>
 800659e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065a2:	d87f      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065a4:	2b70      	cmp	r3, #112	@ 0x70
 80065a6:	d01a      	beq.n	80065de <HAL_TIM_ConfigClockSource+0xa6>
 80065a8:	2b70      	cmp	r3, #112	@ 0x70
 80065aa:	d87b      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065ac:	2b60      	cmp	r3, #96	@ 0x60
 80065ae:	d050      	beq.n	8006652 <HAL_TIM_ConfigClockSource+0x11a>
 80065b0:	2b60      	cmp	r3, #96	@ 0x60
 80065b2:	d877      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065b4:	2b50      	cmp	r3, #80	@ 0x50
 80065b6:	d03c      	beq.n	8006632 <HAL_TIM_ConfigClockSource+0xfa>
 80065b8:	2b50      	cmp	r3, #80	@ 0x50
 80065ba:	d873      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065bc:	2b40      	cmp	r3, #64	@ 0x40
 80065be:	d058      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0x13a>
 80065c0:	2b40      	cmp	r3, #64	@ 0x40
 80065c2:	d86f      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065c4:	2b30      	cmp	r3, #48	@ 0x30
 80065c6:	d064      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x15a>
 80065c8:	2b30      	cmp	r3, #48	@ 0x30
 80065ca:	d86b      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065cc:	2b20      	cmp	r3, #32
 80065ce:	d060      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x15a>
 80065d0:	2b20      	cmp	r3, #32
 80065d2:	d867      	bhi.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d05c      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x15a>
 80065d8:	2b10      	cmp	r3, #16
 80065da:	d05a      	beq.n	8006692 <HAL_TIM_ConfigClockSource+0x15a>
 80065dc:	e062      	b.n	80066a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065ee:	f000 fbf1 	bl	8006dd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006600:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68ba      	ldr	r2, [r7, #8]
 8006608:	609a      	str	r2, [r3, #8]
      break;
 800660a:	e04f      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800661c:	f000 fbda 	bl	8006dd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800662e:	609a      	str	r2, [r3, #8]
      break;
 8006630:	e03c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800663e:	461a      	mov	r2, r3
 8006640:	f000 fb4e 	bl	8006ce0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2150      	movs	r1, #80	@ 0x50
 800664a:	4618      	mov	r0, r3
 800664c:	f000 fba7 	bl	8006d9e <TIM_ITRx_SetConfig>
      break;
 8006650:	e02c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800665e:	461a      	mov	r2, r3
 8006660:	f000 fb6d 	bl	8006d3e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2160      	movs	r1, #96	@ 0x60
 800666a:	4618      	mov	r0, r3
 800666c:	f000 fb97 	bl	8006d9e <TIM_ITRx_SetConfig>
      break;
 8006670:	e01c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800667e:	461a      	mov	r2, r3
 8006680:	f000 fb2e 	bl	8006ce0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2140      	movs	r1, #64	@ 0x40
 800668a:	4618      	mov	r0, r3
 800668c:	f000 fb87 	bl	8006d9e <TIM_ITRx_SetConfig>
      break;
 8006690:	e00c      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681a      	ldr	r2, [r3, #0]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4619      	mov	r1, r3
 800669c:	4610      	mov	r0, r2
 800669e:	f000 fb7e 	bl	8006d9e <TIM_ITRx_SetConfig>
      break;
 80066a2:	e003      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	73fb      	strb	r3, [r7, #15]
      break;
 80066a8:	e000      	b.n	80066ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80066aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	fffeff88 	.word	0xfffeff88

080066cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a46      	ldr	r2, [pc, #280]	@ (80067f8 <TIM_Base_SetConfig+0x12c>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d013      	beq.n	800670c <TIM_Base_SetConfig+0x40>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ea:	d00f      	beq.n	800670c <TIM_Base_SetConfig+0x40>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a43      	ldr	r2, [pc, #268]	@ (80067fc <TIM_Base_SetConfig+0x130>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d00b      	beq.n	800670c <TIM_Base_SetConfig+0x40>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a42      	ldr	r2, [pc, #264]	@ (8006800 <TIM_Base_SetConfig+0x134>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d007      	beq.n	800670c <TIM_Base_SetConfig+0x40>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a41      	ldr	r2, [pc, #260]	@ (8006804 <TIM_Base_SetConfig+0x138>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d003      	beq.n	800670c <TIM_Base_SetConfig+0x40>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a40      	ldr	r2, [pc, #256]	@ (8006808 <TIM_Base_SetConfig+0x13c>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d108      	bne.n	800671e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	4313      	orrs	r3, r2
 800671c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	4a35      	ldr	r2, [pc, #212]	@ (80067f8 <TIM_Base_SetConfig+0x12c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d02b      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800672c:	d027      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a32      	ldr	r2, [pc, #200]	@ (80067fc <TIM_Base_SetConfig+0x130>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d023      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a31      	ldr	r2, [pc, #196]	@ (8006800 <TIM_Base_SetConfig+0x134>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d01f      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a30      	ldr	r2, [pc, #192]	@ (8006804 <TIM_Base_SetConfig+0x138>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d01b      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	4a2f      	ldr	r2, [pc, #188]	@ (8006808 <TIM_Base_SetConfig+0x13c>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d017      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	4a2e      	ldr	r2, [pc, #184]	@ (800680c <TIM_Base_SetConfig+0x140>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d013      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a2d      	ldr	r2, [pc, #180]	@ (8006810 <TIM_Base_SetConfig+0x144>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d00f      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a2c      	ldr	r2, [pc, #176]	@ (8006814 <TIM_Base_SetConfig+0x148>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d00b      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a2b      	ldr	r2, [pc, #172]	@ (8006818 <TIM_Base_SetConfig+0x14c>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d007      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a2a      	ldr	r2, [pc, #168]	@ (800681c <TIM_Base_SetConfig+0x150>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d003      	beq.n	800677e <TIM_Base_SetConfig+0xb2>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	4a29      	ldr	r2, [pc, #164]	@ (8006820 <TIM_Base_SetConfig+0x154>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d108      	bne.n	8006790 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006784:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	68fa      	ldr	r2, [r7, #12]
 800678c:	4313      	orrs	r3, r2
 800678e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a10      	ldr	r2, [pc, #64]	@ (80067f8 <TIM_Base_SetConfig+0x12c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d003      	beq.n	80067c4 <TIM_Base_SetConfig+0xf8>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a12      	ldr	r2, [pc, #72]	@ (8006808 <TIM_Base_SetConfig+0x13c>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d103      	bne.n	80067cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	691a      	ldr	r2, [r3, #16]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d105      	bne.n	80067ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f023 0201 	bic.w	r2, r3, #1
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	611a      	str	r2, [r3, #16]
  }
}
 80067ea:	bf00      	nop
 80067ec:	3714      	adds	r7, #20
 80067ee:	46bd      	mov	sp, r7
 80067f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	40010000 	.word	0x40010000
 80067fc:	40000400 	.word	0x40000400
 8006800:	40000800 	.word	0x40000800
 8006804:	40000c00 	.word	0x40000c00
 8006808:	40010400 	.word	0x40010400
 800680c:	40014000 	.word	0x40014000
 8006810:	40014400 	.word	0x40014400
 8006814:	40014800 	.word	0x40014800
 8006818:	40001800 	.word	0x40001800
 800681c:	40001c00 	.word	0x40001c00
 8006820:	40002000 	.word	0x40002000

08006824 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	f023 0201 	bic.w	r2, r3, #1
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	699b      	ldr	r3, [r3, #24]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	4b2b      	ldr	r3, [pc, #172]	@ (80068fc <TIM_OC1_SetConfig+0xd8>)
 8006850:	4013      	ands	r3, r2
 8006852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0303 	bic.w	r3, r3, #3
 800685a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	4313      	orrs	r3, r2
 8006864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	f023 0302 	bic.w	r3, r3, #2
 800686c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	4313      	orrs	r3, r2
 8006876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a21      	ldr	r2, [pc, #132]	@ (8006900 <TIM_OC1_SetConfig+0xdc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d003      	beq.n	8006888 <TIM_OC1_SetConfig+0x64>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a20      	ldr	r2, [pc, #128]	@ (8006904 <TIM_OC1_SetConfig+0xe0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d10c      	bne.n	80068a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	f023 0308 	bic.w	r3, r3, #8
 800688e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4313      	orrs	r3, r2
 8006898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f023 0304 	bic.w	r3, r3, #4
 80068a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	4a16      	ldr	r2, [pc, #88]	@ (8006900 <TIM_OC1_SetConfig+0xdc>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d003      	beq.n	80068b2 <TIM_OC1_SetConfig+0x8e>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a15      	ldr	r2, [pc, #84]	@ (8006904 <TIM_OC1_SetConfig+0xe0>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d111      	bne.n	80068d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	695b      	ldr	r3, [r3, #20]
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	621a      	str	r2, [r3, #32]
}
 80068f0:	bf00      	nop
 80068f2:	371c      	adds	r7, #28
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	fffeff8f 	.word	0xfffeff8f
 8006900:	40010000 	.word	0x40010000
 8006904:	40010400 	.word	0x40010400

08006908 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a1b      	ldr	r3, [r3, #32]
 8006916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	f023 0210 	bic.w	r2, r3, #16
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006930:	68fa      	ldr	r2, [r7, #12]
 8006932:	4b2e      	ldr	r3, [pc, #184]	@ (80069ec <TIM_OC2_SetConfig+0xe4>)
 8006934:	4013      	ands	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800693e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	021b      	lsls	r3, r3, #8
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	4313      	orrs	r3, r2
 800694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 0320 	bic.w	r3, r3, #32
 8006952:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	4313      	orrs	r3, r2
 800695e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4a23      	ldr	r2, [pc, #140]	@ (80069f0 <TIM_OC2_SetConfig+0xe8>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d003      	beq.n	8006970 <TIM_OC2_SetConfig+0x68>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a22      	ldr	r2, [pc, #136]	@ (80069f4 <TIM_OC2_SetConfig+0xec>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d10d      	bne.n	800698c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	011b      	lsls	r3, r3, #4
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	4313      	orrs	r3, r2
 8006982:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800698a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4a18      	ldr	r2, [pc, #96]	@ (80069f0 <TIM_OC2_SetConfig+0xe8>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d003      	beq.n	800699c <TIM_OC2_SetConfig+0x94>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	4a17      	ldr	r2, [pc, #92]	@ (80069f4 <TIM_OC2_SetConfig+0xec>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d113      	bne.n	80069c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80069a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80069aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	693a      	ldr	r2, [r7, #16]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	621a      	str	r2, [r3, #32]
}
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr
 80069ea:	bf00      	nop
 80069ec:	feff8fff 	.word	0xfeff8fff
 80069f0:	40010000 	.word	0x40010000
 80069f4:	40010400 	.word	0x40010400

080069f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069f8:	b480      	push	{r7}
 80069fa:	b087      	sub	sp, #28
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6a1b      	ldr	r3, [r3, #32]
 8006a06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	69db      	ldr	r3, [r3, #28]
 8006a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	4b2d      	ldr	r3, [pc, #180]	@ (8006ad8 <TIM_OC3_SetConfig+0xe0>)
 8006a24:	4013      	ands	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0303 	bic.w	r3, r3, #3
 8006a2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	021b      	lsls	r3, r3, #8
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a22      	ldr	r2, [pc, #136]	@ (8006adc <TIM_OC3_SetConfig+0xe4>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d003      	beq.n	8006a5e <TIM_OC3_SetConfig+0x66>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a21      	ldr	r2, [pc, #132]	@ (8006ae0 <TIM_OC3_SetConfig+0xe8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d10d      	bne.n	8006a7a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	68db      	ldr	r3, [r3, #12]
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	697a      	ldr	r2, [r7, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a17      	ldr	r2, [pc, #92]	@ (8006adc <TIM_OC3_SetConfig+0xe4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d003      	beq.n	8006a8a <TIM_OC3_SetConfig+0x92>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a16      	ldr	r2, [pc, #88]	@ (8006ae0 <TIM_OC3_SetConfig+0xe8>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d113      	bne.n	8006ab2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	695b      	ldr	r3, [r3, #20]
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	011b      	lsls	r3, r3, #4
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	693a      	ldr	r2, [r7, #16]
 8006ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	621a      	str	r2, [r3, #32]
}
 8006acc:	bf00      	nop
 8006ace:	371c      	adds	r7, #28
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr
 8006ad8:	fffeff8f 	.word	0xfffeff8f
 8006adc:	40010000 	.word	0x40010000
 8006ae0:	40010400 	.word	0x40010400

08006ae4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	4b1e      	ldr	r3, [pc, #120]	@ (8006b88 <TIM_OC4_SetConfig+0xa4>)
 8006b10:	4013      	ands	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	021b      	lsls	r3, r3, #8
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	031b      	lsls	r3, r3, #12
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a13      	ldr	r2, [pc, #76]	@ (8006b8c <TIM_OC4_SetConfig+0xa8>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_OC4_SetConfig+0x68>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a12      	ldr	r2, [pc, #72]	@ (8006b90 <TIM_OC4_SetConfig+0xac>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d109      	bne.n	8006b60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	695b      	ldr	r3, [r3, #20]
 8006b58:	019b      	lsls	r3, r3, #6
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	feff8fff 	.word	0xfeff8fff
 8006b8c:	40010000 	.word	0x40010000
 8006b90:	40010400 	.word	0x40010400

08006b94 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a1b      	ldr	r3, [r3, #32]
 8006ba2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8006c2c <TIM_OC5_SetConfig+0x98>)
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006bd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	041b      	lsls	r3, r3, #16
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a12      	ldr	r2, [pc, #72]	@ (8006c30 <TIM_OC5_SetConfig+0x9c>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_OC5_SetConfig+0x5e>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a11      	ldr	r2, [pc, #68]	@ (8006c34 <TIM_OC5_SetConfig+0xa0>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d109      	bne.n	8006c06 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bf8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	021b      	lsls	r3, r3, #8
 8006c00:	697a      	ldr	r2, [r7, #20]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	68fa      	ldr	r2, [r7, #12]
 8006c10:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	621a      	str	r2, [r3, #32]
}
 8006c20:	bf00      	nop
 8006c22:	371c      	adds	r7, #28
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr
 8006c2c:	fffeff8f 	.word	0xfffeff8f
 8006c30:	40010000 	.word	0x40010000
 8006c34:	40010400 	.word	0x40010400

08006c38 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b087      	sub	sp, #28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a1b      	ldr	r3, [r3, #32]
 8006c4c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	4b1c      	ldr	r3, [pc, #112]	@ (8006cd4 <TIM_OC6_SetConfig+0x9c>)
 8006c64:	4013      	ands	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	021b      	lsls	r3, r3, #8
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	051b      	lsls	r3, r3, #20
 8006c82:	693a      	ldr	r2, [r7, #16]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a13      	ldr	r2, [pc, #76]	@ (8006cd8 <TIM_OC6_SetConfig+0xa0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d003      	beq.n	8006c98 <TIM_OC6_SetConfig+0x60>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a12      	ldr	r2, [pc, #72]	@ (8006cdc <TIM_OC6_SetConfig+0xa4>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d109      	bne.n	8006cac <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	029b      	lsls	r3, r3, #10
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	685a      	ldr	r2, [r3, #4]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	621a      	str	r2, [r3, #32]
}
 8006cc6:	bf00      	nop
 8006cc8:	371c      	adds	r7, #28
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd0:	4770      	bx	lr
 8006cd2:	bf00      	nop
 8006cd4:	feff8fff 	.word	0xfeff8fff
 8006cd8:	40010000 	.word	0x40010000
 8006cdc:	40010400 	.word	0x40010400

08006ce0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b087      	sub	sp, #28
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	60f8      	str	r0, [r7, #12]
 8006ce8:	60b9      	str	r1, [r7, #8]
 8006cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6a1b      	ldr	r3, [r3, #32]
 8006cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	f023 0201 	bic.w	r2, r3, #1
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	f023 030a 	bic.w	r3, r3, #10
 8006d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d1e:	697a      	ldr	r2, [r7, #20]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr

08006d3e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d3e:	b480      	push	{r7}
 8006d40:	b087      	sub	sp, #28
 8006d42:	af00      	add	r7, sp, #0
 8006d44:	60f8      	str	r0, [r7, #12]
 8006d46:	60b9      	str	r1, [r7, #8]
 8006d48:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6a1b      	ldr	r3, [r3, #32]
 8006d4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	f023 0210 	bic.w	r2, r3, #16
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	699b      	ldr	r3, [r3, #24]
 8006d60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	031b      	lsls	r3, r3, #12
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d7a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	011b      	lsls	r3, r3, #4
 8006d80:	697a      	ldr	r2, [r7, #20]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	693a      	ldr	r2, [r7, #16]
 8006d8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	621a      	str	r2, [r3, #32]
}
 8006d92:	bf00      	nop
 8006d94:	371c      	adds	r7, #28
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr

08006d9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b085      	sub	sp, #20
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
 8006da6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	689b      	ldr	r3, [r3, #8]
 8006dac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	f043 0307 	orr.w	r3, r3, #7
 8006dc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	609a      	str	r2, [r3, #8]
}
 8006dc8:	bf00      	nop
 8006dca:	3714      	adds	r7, #20
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd2:	4770      	bx	lr

08006dd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b087      	sub	sp, #28
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	60f8      	str	r0, [r7, #12]
 8006ddc:	60b9      	str	r1, [r7, #8]
 8006dde:	607a      	str	r2, [r7, #4]
 8006de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006dee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	021a      	lsls	r2, r3, #8
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	609a      	str	r2, [r3, #8]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	f003 031f 	and.w	r3, r3, #31
 8006e26:	2201      	movs	r2, #1
 8006e28:	fa02 f303 	lsl.w	r3, r2, r3
 8006e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a1a      	ldr	r2, [r3, #32]
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	43db      	mvns	r3, r3
 8006e36:	401a      	ands	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6a1a      	ldr	r2, [r3, #32]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f003 031f 	and.w	r3, r3, #31
 8006e46:	6879      	ldr	r1, [r7, #4]
 8006e48:	fa01 f303 	lsl.w	r3, r1, r3
 8006e4c:	431a      	orrs	r2, r3
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	621a      	str	r2, [r3, #32]
}
 8006e52:	bf00      	nop
 8006e54:	371c      	adds	r7, #28
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
	...

08006e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e06d      	b.n	8006f54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a30      	ldr	r2, [pc, #192]	@ (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d004      	beq.n	8006eac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d108      	bne.n	8006ebe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006eb2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	68fa      	ldr	r2, [r7, #12]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ec4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a20      	ldr	r2, [pc, #128]	@ (8006f60 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d022      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eea:	d01d      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d018      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a1c      	ldr	r2, [pc, #112]	@ (8006f6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d013      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a1a      	ldr	r2, [pc, #104]	@ (8006f70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d00e      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	4a15      	ldr	r2, [pc, #84]	@ (8006f64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d009      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	4a16      	ldr	r2, [pc, #88]	@ (8006f74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d004      	beq.n	8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a15      	ldr	r2, [pc, #84]	@ (8006f78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d10c      	bne.n	8006f42 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68ba      	ldr	r2, [r7, #8]
 8006f40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	40010000 	.word	0x40010000
 8006f64:	40010400 	.word	0x40010400
 8006f68:	40000400 	.word	0x40000400
 8006f6c:	40000800 	.word	0x40000800
 8006f70:	40000c00 	.word	0x40000c00
 8006f74:	40014000 	.word	0x40014000
 8006f78:	40001800 	.word	0x40001800

08006f7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d101      	bne.n	8006f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e040      	b.n	8007010 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d106      	bne.n	8006fa4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7fc fa58 	bl	8003454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2224      	movs	r2, #36	@ 0x24
 8006fa8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f022 0201 	bic.w	r2, r2, #1
 8006fb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d002      	beq.n	8006fc8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fe4c 	bl	8007c60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fbe5 	bl	8007798 <UART_SetConfig>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d101      	bne.n	8006fd8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e01b      	b.n	8007010 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006fe6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689a      	ldr	r2, [r3, #8]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ff6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f042 0201 	orr.w	r2, r2, #1
 8007006:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 fecb 	bl	8007da4 <UART_CheckIdleState>
 800700e:	4603      	mov	r3, r0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3708      	adds	r7, #8
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08a      	sub	sp, #40	@ 0x28
 800701c:	af02      	add	r7, sp, #8
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	603b      	str	r3, [r7, #0]
 8007024:	4613      	mov	r3, r2
 8007026:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800702c:	2b20      	cmp	r3, #32
 800702e:	d177      	bne.n	8007120 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d002      	beq.n	800703c <HAL_UART_Transmit+0x24>
 8007036:	88fb      	ldrh	r3, [r7, #6]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d101      	bne.n	8007040 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e070      	b.n	8007122 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2221      	movs	r2, #33	@ 0x21
 800704c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800704e:	f7fc fb13 	bl	8003678 <HAL_GetTick>
 8007052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	88fa      	ldrh	r2, [r7, #6]
 8007058:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	88fa      	ldrh	r2, [r7, #6]
 8007060:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706c:	d108      	bne.n	8007080 <HAL_UART_Transmit+0x68>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d104      	bne.n	8007080 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007076:	2300      	movs	r3, #0
 8007078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	e003      	b.n	8007088 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007084:	2300      	movs	r3, #0
 8007086:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007088:	e02f      	b.n	80070ea <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2200      	movs	r2, #0
 8007092:	2180      	movs	r1, #128	@ 0x80
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 fedc 	bl	8007e52 <UART_WaitOnFlagUntilTimeout>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d004      	beq.n	80070aa <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2220      	movs	r2, #32
 80070a4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e03b      	b.n	8007122 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10b      	bne.n	80070c8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	881b      	ldrh	r3, [r3, #0]
 80070b4:	461a      	mov	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	3302      	adds	r3, #2
 80070c4:	61bb      	str	r3, [r7, #24]
 80070c6:	e007      	b.n	80070d8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	781a      	ldrb	r2, [r3, #0]
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	3301      	adds	r3, #1
 80070d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80070de:	b29b      	uxth	r3, r3
 80070e0:	3b01      	subs	r3, #1
 80070e2:	b29a      	uxth	r2, r3
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1c9      	bne.n	800708a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	9300      	str	r3, [sp, #0]
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	2200      	movs	r2, #0
 80070fe:	2140      	movs	r1, #64	@ 0x40
 8007100:	68f8      	ldr	r0, [r7, #12]
 8007102:	f000 fea6 	bl	8007e52 <UART_WaitOnFlagUntilTimeout>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d004      	beq.n	8007116 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2220      	movs	r2, #32
 8007110:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007112:	2303      	movs	r3, #3
 8007114:	e005      	b.n	8007122 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2220      	movs	r2, #32
 800711a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800711c:	2300      	movs	r3, #0
 800711e:	e000      	b.n	8007122 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007120:	2302      	movs	r3, #2
  }
}
 8007122:	4618      	mov	r0, r3
 8007124:	3720      	adds	r7, #32
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b08a      	sub	sp, #40	@ 0x28
 800712e:	af00      	add	r7, sp, #0
 8007130:	60f8      	str	r0, [r7, #12]
 8007132:	60b9      	str	r1, [r7, #8]
 8007134:	4613      	mov	r3, r2
 8007136:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800713e:	2b20      	cmp	r3, #32
 8007140:	d132      	bne.n	80071a8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d002      	beq.n	800714e <HAL_UART_Receive_IT+0x24>
 8007148:	88fb      	ldrh	r3, [r7, #6]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e02b      	b.n	80071aa <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007162:	2b00      	cmp	r3, #0
 8007164:	d018      	beq.n	8007198 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	e853 3f00 	ldrex	r3, [r3]
 8007172:	613b      	str	r3, [r7, #16]
   return(result);
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800717a:	627b      	str	r3, [r7, #36]	@ 0x24
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	461a      	mov	r2, r3
 8007182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007184:	623b      	str	r3, [r7, #32]
 8007186:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007188:	69f9      	ldr	r1, [r7, #28]
 800718a:	6a3a      	ldr	r2, [r7, #32]
 800718c:	e841 2300 	strex	r3, r2, [r1]
 8007190:	61bb      	str	r3, [r7, #24]
   return(result);
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1e6      	bne.n	8007166 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007198:	88fb      	ldrh	r3, [r7, #6]
 800719a:	461a      	mov	r2, r3
 800719c:	68b9      	ldr	r1, [r7, #8]
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 fec4 	bl	8007f2c <UART_Start_Receive_IT>
 80071a4:	4603      	mov	r3, r0
 80071a6:	e000      	b.n	80071aa <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80071a8:	2302      	movs	r3, #2
  }
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3728      	adds	r7, #40	@ 0x28
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b0ba      	sub	sp, #232	@ 0xe8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80071de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80071e2:	4013      	ands	r3, r2
 80071e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80071e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d115      	bne.n	800721c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80071f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f4:	f003 0320 	and.w	r3, r3, #32
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00f      	beq.n	800721c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80071fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007200:	f003 0320 	and.w	r3, r3, #32
 8007204:	2b00      	cmp	r3, #0
 8007206:	d009      	beq.n	800721c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 8297 	beq.w	8007740 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	4798      	blx	r3
      }
      return;
 800721a:	e291      	b.n	8007740 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800721c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 8117 	beq.w	8007454 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007226:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800722a:	f003 0301 	and.w	r3, r3, #1
 800722e:	2b00      	cmp	r3, #0
 8007230:	d106      	bne.n	8007240 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007232:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007236:	4b85      	ldr	r3, [pc, #532]	@ (800744c <HAL_UART_IRQHandler+0x298>)
 8007238:	4013      	ands	r3, r2
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 810a 	beq.w	8007454 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007244:	f003 0301 	and.w	r3, r3, #1
 8007248:	2b00      	cmp	r3, #0
 800724a:	d011      	beq.n	8007270 <HAL_UART_IRQHandler+0xbc>
 800724c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00b      	beq.n	8007270 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2201      	movs	r2, #1
 800725e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007266:	f043 0201 	orr.w	r2, r3, #1
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007274:	f003 0302 	and.w	r3, r3, #2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d011      	beq.n	80072a0 <HAL_UART_IRQHandler+0xec>
 800727c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00b      	beq.n	80072a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2202      	movs	r2, #2
 800728e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007296:	f043 0204 	orr.w	r2, r3, #4
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d011      	beq.n	80072d0 <HAL_UART_IRQHandler+0x11c>
 80072ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b0:	f003 0301 	and.w	r3, r3, #1
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00b      	beq.n	80072d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2204      	movs	r2, #4
 80072be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072c6:	f043 0202 	orr.w	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d4:	f003 0308 	and.w	r3, r3, #8
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d017      	beq.n	800730c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e0:	f003 0320 	and.w	r3, r3, #32
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d105      	bne.n	80072f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80072e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d00b      	beq.n	800730c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2208      	movs	r2, #8
 80072fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007302:	f043 0208 	orr.w	r2, r3, #8
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800730c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007314:	2b00      	cmp	r3, #0
 8007316:	d012      	beq.n	800733e <HAL_UART_IRQHandler+0x18a>
 8007318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800731c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00c      	beq.n	800733e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800732c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007334:	f043 0220 	orr.w	r2, r3, #32
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 81fd 	beq.w	8007744 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800734a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00d      	beq.n	8007372 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800735a:	f003 0320 	and.w	r3, r3, #32
 800735e:	2b00      	cmp	r3, #0
 8007360:	d007      	beq.n	8007372 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007366:	2b00      	cmp	r3, #0
 8007368:	d003      	beq.n	8007372 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007378:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007386:	2b40      	cmp	r3, #64	@ 0x40
 8007388:	d005      	beq.n	8007396 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800738a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800738e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007392:	2b00      	cmp	r3, #0
 8007394:	d04f      	beq.n	8007436 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fe8e 	bl	80080b8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a6:	2b40      	cmp	r3, #64	@ 0x40
 80073a8:	d141      	bne.n	800742e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	3308      	adds	r3, #8
 80073b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073b8:	e853 3f00 	ldrex	r3, [r3]
 80073bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80073c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3308      	adds	r3, #8
 80073d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80073da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1d9      	bne.n	80073aa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d013      	beq.n	8007426 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007402:	4a13      	ldr	r2, [pc, #76]	@ (8007450 <HAL_UART_IRQHandler+0x29c>)
 8007404:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800740a:	4618      	mov	r0, r3
 800740c:	f7fc fae5 	bl	80039da <HAL_DMA_Abort_IT>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d017      	beq.n	8007446 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800741a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007420:	4610      	mov	r0, r2
 8007422:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007424:	e00f      	b.n	8007446 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f9a0 	bl	800776c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800742c:	e00b      	b.n	8007446 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f99c 	bl	800776c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007434:	e007      	b.n	8007446 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f998 	bl	800776c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007444:	e17e      	b.n	8007744 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007446:	bf00      	nop
    return;
 8007448:	e17c      	b.n	8007744 <HAL_UART_IRQHandler+0x590>
 800744a:	bf00      	nop
 800744c:	04000120 	.word	0x04000120
 8007450:	08008181 	.word	0x08008181

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007458:	2b01      	cmp	r3, #1
 800745a:	f040 814c 	bne.w	80076f6 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800745e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007462:	f003 0310 	and.w	r3, r3, #16
 8007466:	2b00      	cmp	r3, #0
 8007468:	f000 8145 	beq.w	80076f6 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800746c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007470:	f003 0310 	and.w	r3, r3, #16
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 813e 	beq.w	80076f6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2210      	movs	r2, #16
 8007480:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800748c:	2b40      	cmp	r3, #64	@ 0x40
 800748e:	f040 80b6 	bne.w	80075fe <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800749e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 8150 	beq.w	8007748 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80074ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074b2:	429a      	cmp	r2, r3
 80074b4:	f080 8148 	bcs.w	8007748 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c6:	69db      	ldr	r3, [r3, #28]
 80074c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074cc:	f000 8086 	beq.w	80075dc <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80074fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007506:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800750a:	e841 2300 	strex	r3, r2, [r1]
 800750e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1da      	bne.n	80074d0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3308      	adds	r3, #8
 8007520:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800752a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800752c:	f023 0301 	bic.w	r3, r3, #1
 8007530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3308      	adds	r3, #8
 800753a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800753e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007542:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007544:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007546:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e1      	bne.n	800751a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3308      	adds	r3, #8
 800755c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007560:	e853 3f00 	ldrex	r3, [r3]
 8007564:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800756c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3308      	adds	r3, #8
 8007576:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800757a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800757c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007580:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e3      	bne.n	8007556 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075a4:	e853 3f00 	ldrex	r3, [r3]
 80075a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075ac:	f023 0310 	bic.w	r3, r3, #16
 80075b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075c6:	e841 2300 	strex	r3, r2, [r1]
 80075ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1e4      	bne.n	800759c <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7fc f98f 	bl	80038fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2202      	movs	r2, #2
 80075e0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	4619      	mov	r1, r3
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f8c2 	bl	8007780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075fc:	e0a4      	b.n	8007748 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800760a:	b29b      	uxth	r3, r3
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007618:	b29b      	uxth	r3, r3
 800761a:	2b00      	cmp	r3, #0
 800761c:	f000 8096 	beq.w	800774c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007620:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 8091 	beq.w	800774c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007632:	e853 3f00 	ldrex	r3, [r3]
 8007636:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800763a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800763e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800764c:	647b      	str	r3, [r7, #68]	@ 0x44
 800764e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007650:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007652:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007654:	e841 2300 	strex	r3, r2, [r1]
 8007658:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800765a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e4      	bne.n	800762a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3308      	adds	r3, #8
 8007666:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	e853 3f00 	ldrex	r3, [r3]
 800766e:	623b      	str	r3, [r7, #32]
   return(result);
 8007670:	6a3b      	ldr	r3, [r7, #32]
 8007672:	f023 0301 	bic.w	r3, r3, #1
 8007676:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	3308      	adds	r3, #8
 8007680:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007684:	633a      	str	r2, [r7, #48]	@ 0x30
 8007686:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800768a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e3      	bne.n	8007660 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	e853 3f00 	ldrex	r3, [r3]
 80076b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f023 0310 	bic.w	r3, r3, #16
 80076c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80076ce:	61fb      	str	r3, [r7, #28]
 80076d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d2:	69b9      	ldr	r1, [r7, #24]
 80076d4:	69fa      	ldr	r2, [r7, #28]
 80076d6:	e841 2300 	strex	r3, r2, [r1]
 80076da:	617b      	str	r3, [r7, #20]
   return(result);
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1e4      	bne.n	80076ac <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2202      	movs	r2, #2
 80076e6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076ec:	4619      	mov	r1, r3
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f846 	bl	8007780 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076f4:	e02a      	b.n	800774c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80076f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00e      	beq.n	8007720 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007702:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800770a:	2b00      	cmp	r3, #0
 800770c:	d008      	beq.n	8007720 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007712:	2b00      	cmp	r3, #0
 8007714:	d01c      	beq.n	8007750 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	4798      	blx	r3
    }
    return;
 800771e:	e017      	b.n	8007750 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007728:	2b00      	cmp	r3, #0
 800772a:	d012      	beq.n	8007752 <HAL_UART_IRQHandler+0x59e>
 800772c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00c      	beq.n	8007752 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fd37 	bl	80081ac <UART_EndTransmit_IT>
    return;
 800773e:	e008      	b.n	8007752 <HAL_UART_IRQHandler+0x59e>
      return;
 8007740:	bf00      	nop
 8007742:	e006      	b.n	8007752 <HAL_UART_IRQHandler+0x59e>
    return;
 8007744:	bf00      	nop
 8007746:	e004      	b.n	8007752 <HAL_UART_IRQHandler+0x59e>
      return;
 8007748:	bf00      	nop
 800774a:	e002      	b.n	8007752 <HAL_UART_IRQHandler+0x59e>
      return;
 800774c:	bf00      	nop
 800774e:	e000      	b.n	8007752 <HAL_UART_IRQHandler+0x59e>
    return;
 8007750:	bf00      	nop
  }

}
 8007752:	37e8      	adds	r7, #232	@ 0xe8
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007760:	bf00      	nop
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007774:	bf00      	nop
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800778c:	bf00      	nop
 800778e:	370c      	adds	r7, #12
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b088      	sub	sp, #32
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077a0:	2300      	movs	r3, #0
 80077a2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689a      	ldr	r2, [r3, #8]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	691b      	ldr	r3, [r3, #16]
 80077ac:	431a      	orrs	r2, r3
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	431a      	orrs	r2, r3
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	69db      	ldr	r3, [r3, #28]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	4ba6      	ldr	r3, [pc, #664]	@ (8007a5c <UART_SetConfig+0x2c4>)
 80077c4:	4013      	ands	r3, r2
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6812      	ldr	r2, [r2, #0]
 80077ca:	6979      	ldr	r1, [r7, #20]
 80077cc:	430b      	orrs	r3, r1
 80077ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68da      	ldr	r2, [r3, #12]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6a1b      	ldr	r3, [r3, #32]
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	697a      	ldr	r2, [r7, #20]
 8007806:	430a      	orrs	r2, r1
 8007808:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a94      	ldr	r2, [pc, #592]	@ (8007a60 <UART_SetConfig+0x2c8>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d120      	bne.n	8007856 <UART_SetConfig+0xbe>
 8007814:	4b93      	ldr	r3, [pc, #588]	@ (8007a64 <UART_SetConfig+0x2cc>)
 8007816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	2b03      	cmp	r3, #3
 8007820:	d816      	bhi.n	8007850 <UART_SetConfig+0xb8>
 8007822:	a201      	add	r2, pc, #4	@ (adr r2, 8007828 <UART_SetConfig+0x90>)
 8007824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007828:	08007839 	.word	0x08007839
 800782c:	08007845 	.word	0x08007845
 8007830:	0800783f 	.word	0x0800783f
 8007834:	0800784b 	.word	0x0800784b
 8007838:	2301      	movs	r3, #1
 800783a:	77fb      	strb	r3, [r7, #31]
 800783c:	e150      	b.n	8007ae0 <UART_SetConfig+0x348>
 800783e:	2302      	movs	r3, #2
 8007840:	77fb      	strb	r3, [r7, #31]
 8007842:	e14d      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007844:	2304      	movs	r3, #4
 8007846:	77fb      	strb	r3, [r7, #31]
 8007848:	e14a      	b.n	8007ae0 <UART_SetConfig+0x348>
 800784a:	2308      	movs	r3, #8
 800784c:	77fb      	strb	r3, [r7, #31]
 800784e:	e147      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007850:	2310      	movs	r3, #16
 8007852:	77fb      	strb	r3, [r7, #31]
 8007854:	e144      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a83      	ldr	r2, [pc, #524]	@ (8007a68 <UART_SetConfig+0x2d0>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d132      	bne.n	80078c6 <UART_SetConfig+0x12e>
 8007860:	4b80      	ldr	r3, [pc, #512]	@ (8007a64 <UART_SetConfig+0x2cc>)
 8007862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007866:	f003 030c 	and.w	r3, r3, #12
 800786a:	2b0c      	cmp	r3, #12
 800786c:	d828      	bhi.n	80078c0 <UART_SetConfig+0x128>
 800786e:	a201      	add	r2, pc, #4	@ (adr r2, 8007874 <UART_SetConfig+0xdc>)
 8007870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007874:	080078a9 	.word	0x080078a9
 8007878:	080078c1 	.word	0x080078c1
 800787c:	080078c1 	.word	0x080078c1
 8007880:	080078c1 	.word	0x080078c1
 8007884:	080078b5 	.word	0x080078b5
 8007888:	080078c1 	.word	0x080078c1
 800788c:	080078c1 	.word	0x080078c1
 8007890:	080078c1 	.word	0x080078c1
 8007894:	080078af 	.word	0x080078af
 8007898:	080078c1 	.word	0x080078c1
 800789c:	080078c1 	.word	0x080078c1
 80078a0:	080078c1 	.word	0x080078c1
 80078a4:	080078bb 	.word	0x080078bb
 80078a8:	2300      	movs	r3, #0
 80078aa:	77fb      	strb	r3, [r7, #31]
 80078ac:	e118      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078ae:	2302      	movs	r3, #2
 80078b0:	77fb      	strb	r3, [r7, #31]
 80078b2:	e115      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078b4:	2304      	movs	r3, #4
 80078b6:	77fb      	strb	r3, [r7, #31]
 80078b8:	e112      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078ba:	2308      	movs	r3, #8
 80078bc:	77fb      	strb	r3, [r7, #31]
 80078be:	e10f      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078c0:	2310      	movs	r3, #16
 80078c2:	77fb      	strb	r3, [r7, #31]
 80078c4:	e10c      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a68      	ldr	r2, [pc, #416]	@ (8007a6c <UART_SetConfig+0x2d4>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d120      	bne.n	8007912 <UART_SetConfig+0x17a>
 80078d0:	4b64      	ldr	r3, [pc, #400]	@ (8007a64 <UART_SetConfig+0x2cc>)
 80078d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078d6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80078da:	2b30      	cmp	r3, #48	@ 0x30
 80078dc:	d013      	beq.n	8007906 <UART_SetConfig+0x16e>
 80078de:	2b30      	cmp	r3, #48	@ 0x30
 80078e0:	d814      	bhi.n	800790c <UART_SetConfig+0x174>
 80078e2:	2b20      	cmp	r3, #32
 80078e4:	d009      	beq.n	80078fa <UART_SetConfig+0x162>
 80078e6:	2b20      	cmp	r3, #32
 80078e8:	d810      	bhi.n	800790c <UART_SetConfig+0x174>
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d002      	beq.n	80078f4 <UART_SetConfig+0x15c>
 80078ee:	2b10      	cmp	r3, #16
 80078f0:	d006      	beq.n	8007900 <UART_SetConfig+0x168>
 80078f2:	e00b      	b.n	800790c <UART_SetConfig+0x174>
 80078f4:	2300      	movs	r3, #0
 80078f6:	77fb      	strb	r3, [r7, #31]
 80078f8:	e0f2      	b.n	8007ae0 <UART_SetConfig+0x348>
 80078fa:	2302      	movs	r3, #2
 80078fc:	77fb      	strb	r3, [r7, #31]
 80078fe:	e0ef      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007900:	2304      	movs	r3, #4
 8007902:	77fb      	strb	r3, [r7, #31]
 8007904:	e0ec      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007906:	2308      	movs	r3, #8
 8007908:	77fb      	strb	r3, [r7, #31]
 800790a:	e0e9      	b.n	8007ae0 <UART_SetConfig+0x348>
 800790c:	2310      	movs	r3, #16
 800790e:	77fb      	strb	r3, [r7, #31]
 8007910:	e0e6      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a56      	ldr	r2, [pc, #344]	@ (8007a70 <UART_SetConfig+0x2d8>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d120      	bne.n	800795e <UART_SetConfig+0x1c6>
 800791c:	4b51      	ldr	r3, [pc, #324]	@ (8007a64 <UART_SetConfig+0x2cc>)
 800791e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007922:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007926:	2bc0      	cmp	r3, #192	@ 0xc0
 8007928:	d013      	beq.n	8007952 <UART_SetConfig+0x1ba>
 800792a:	2bc0      	cmp	r3, #192	@ 0xc0
 800792c:	d814      	bhi.n	8007958 <UART_SetConfig+0x1c0>
 800792e:	2b80      	cmp	r3, #128	@ 0x80
 8007930:	d009      	beq.n	8007946 <UART_SetConfig+0x1ae>
 8007932:	2b80      	cmp	r3, #128	@ 0x80
 8007934:	d810      	bhi.n	8007958 <UART_SetConfig+0x1c0>
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <UART_SetConfig+0x1a8>
 800793a:	2b40      	cmp	r3, #64	@ 0x40
 800793c:	d006      	beq.n	800794c <UART_SetConfig+0x1b4>
 800793e:	e00b      	b.n	8007958 <UART_SetConfig+0x1c0>
 8007940:	2300      	movs	r3, #0
 8007942:	77fb      	strb	r3, [r7, #31]
 8007944:	e0cc      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007946:	2302      	movs	r3, #2
 8007948:	77fb      	strb	r3, [r7, #31]
 800794a:	e0c9      	b.n	8007ae0 <UART_SetConfig+0x348>
 800794c:	2304      	movs	r3, #4
 800794e:	77fb      	strb	r3, [r7, #31]
 8007950:	e0c6      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007952:	2308      	movs	r3, #8
 8007954:	77fb      	strb	r3, [r7, #31]
 8007956:	e0c3      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007958:	2310      	movs	r3, #16
 800795a:	77fb      	strb	r3, [r7, #31]
 800795c:	e0c0      	b.n	8007ae0 <UART_SetConfig+0x348>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a44      	ldr	r2, [pc, #272]	@ (8007a74 <UART_SetConfig+0x2dc>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d125      	bne.n	80079b4 <UART_SetConfig+0x21c>
 8007968:	4b3e      	ldr	r3, [pc, #248]	@ (8007a64 <UART_SetConfig+0x2cc>)
 800796a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800796e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007972:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007976:	d017      	beq.n	80079a8 <UART_SetConfig+0x210>
 8007978:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800797c:	d817      	bhi.n	80079ae <UART_SetConfig+0x216>
 800797e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007982:	d00b      	beq.n	800799c <UART_SetConfig+0x204>
 8007984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007988:	d811      	bhi.n	80079ae <UART_SetConfig+0x216>
 800798a:	2b00      	cmp	r3, #0
 800798c:	d003      	beq.n	8007996 <UART_SetConfig+0x1fe>
 800798e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007992:	d006      	beq.n	80079a2 <UART_SetConfig+0x20a>
 8007994:	e00b      	b.n	80079ae <UART_SetConfig+0x216>
 8007996:	2300      	movs	r3, #0
 8007998:	77fb      	strb	r3, [r7, #31]
 800799a:	e0a1      	b.n	8007ae0 <UART_SetConfig+0x348>
 800799c:	2302      	movs	r3, #2
 800799e:	77fb      	strb	r3, [r7, #31]
 80079a0:	e09e      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079a2:	2304      	movs	r3, #4
 80079a4:	77fb      	strb	r3, [r7, #31]
 80079a6:	e09b      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079a8:	2308      	movs	r3, #8
 80079aa:	77fb      	strb	r3, [r7, #31]
 80079ac:	e098      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079ae:	2310      	movs	r3, #16
 80079b0:	77fb      	strb	r3, [r7, #31]
 80079b2:	e095      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007a78 <UART_SetConfig+0x2e0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d125      	bne.n	8007a0a <UART_SetConfig+0x272>
 80079be:	4b29      	ldr	r3, [pc, #164]	@ (8007a64 <UART_SetConfig+0x2cc>)
 80079c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079c4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80079c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079cc:	d017      	beq.n	80079fe <UART_SetConfig+0x266>
 80079ce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80079d2:	d817      	bhi.n	8007a04 <UART_SetConfig+0x26c>
 80079d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079d8:	d00b      	beq.n	80079f2 <UART_SetConfig+0x25a>
 80079da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079de:	d811      	bhi.n	8007a04 <UART_SetConfig+0x26c>
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d003      	beq.n	80079ec <UART_SetConfig+0x254>
 80079e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079e8:	d006      	beq.n	80079f8 <UART_SetConfig+0x260>
 80079ea:	e00b      	b.n	8007a04 <UART_SetConfig+0x26c>
 80079ec:	2301      	movs	r3, #1
 80079ee:	77fb      	strb	r3, [r7, #31]
 80079f0:	e076      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079f2:	2302      	movs	r3, #2
 80079f4:	77fb      	strb	r3, [r7, #31]
 80079f6:	e073      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079f8:	2304      	movs	r3, #4
 80079fa:	77fb      	strb	r3, [r7, #31]
 80079fc:	e070      	b.n	8007ae0 <UART_SetConfig+0x348>
 80079fe:	2308      	movs	r3, #8
 8007a00:	77fb      	strb	r3, [r7, #31]
 8007a02:	e06d      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a04:	2310      	movs	r3, #16
 8007a06:	77fb      	strb	r3, [r7, #31]
 8007a08:	e06a      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a1b      	ldr	r2, [pc, #108]	@ (8007a7c <UART_SetConfig+0x2e4>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d138      	bne.n	8007a86 <UART_SetConfig+0x2ee>
 8007a14:	4b13      	ldr	r3, [pc, #76]	@ (8007a64 <UART_SetConfig+0x2cc>)
 8007a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a1a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007a1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a22:	d017      	beq.n	8007a54 <UART_SetConfig+0x2bc>
 8007a24:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a28:	d82a      	bhi.n	8007a80 <UART_SetConfig+0x2e8>
 8007a2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a2e:	d00b      	beq.n	8007a48 <UART_SetConfig+0x2b0>
 8007a30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a34:	d824      	bhi.n	8007a80 <UART_SetConfig+0x2e8>
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d003      	beq.n	8007a42 <UART_SetConfig+0x2aa>
 8007a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a3e:	d006      	beq.n	8007a4e <UART_SetConfig+0x2b6>
 8007a40:	e01e      	b.n	8007a80 <UART_SetConfig+0x2e8>
 8007a42:	2300      	movs	r3, #0
 8007a44:	77fb      	strb	r3, [r7, #31]
 8007a46:	e04b      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a48:	2302      	movs	r3, #2
 8007a4a:	77fb      	strb	r3, [r7, #31]
 8007a4c:	e048      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a4e:	2304      	movs	r3, #4
 8007a50:	77fb      	strb	r3, [r7, #31]
 8007a52:	e045      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a54:	2308      	movs	r3, #8
 8007a56:	77fb      	strb	r3, [r7, #31]
 8007a58:	e042      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a5a:	bf00      	nop
 8007a5c:	efff69f3 	.word	0xefff69f3
 8007a60:	40011000 	.word	0x40011000
 8007a64:	40023800 	.word	0x40023800
 8007a68:	40004400 	.word	0x40004400
 8007a6c:	40004800 	.word	0x40004800
 8007a70:	40004c00 	.word	0x40004c00
 8007a74:	40005000 	.word	0x40005000
 8007a78:	40011400 	.word	0x40011400
 8007a7c:	40007800 	.word	0x40007800
 8007a80:	2310      	movs	r3, #16
 8007a82:	77fb      	strb	r3, [r7, #31]
 8007a84:	e02c      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a72      	ldr	r2, [pc, #456]	@ (8007c54 <UART_SetConfig+0x4bc>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d125      	bne.n	8007adc <UART_SetConfig+0x344>
 8007a90:	4b71      	ldr	r3, [pc, #452]	@ (8007c58 <UART_SetConfig+0x4c0>)
 8007a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a96:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007a9a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007a9e:	d017      	beq.n	8007ad0 <UART_SetConfig+0x338>
 8007aa0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007aa4:	d817      	bhi.n	8007ad6 <UART_SetConfig+0x33e>
 8007aa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007aaa:	d00b      	beq.n	8007ac4 <UART_SetConfig+0x32c>
 8007aac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ab0:	d811      	bhi.n	8007ad6 <UART_SetConfig+0x33e>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <UART_SetConfig+0x326>
 8007ab6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007aba:	d006      	beq.n	8007aca <UART_SetConfig+0x332>
 8007abc:	e00b      	b.n	8007ad6 <UART_SetConfig+0x33e>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	77fb      	strb	r3, [r7, #31]
 8007ac2:	e00d      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	77fb      	strb	r3, [r7, #31]
 8007ac8:	e00a      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007aca:	2304      	movs	r3, #4
 8007acc:	77fb      	strb	r3, [r7, #31]
 8007ace:	e007      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007ad0:	2308      	movs	r3, #8
 8007ad2:	77fb      	strb	r3, [r7, #31]
 8007ad4:	e004      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007ad6:	2310      	movs	r3, #16
 8007ad8:	77fb      	strb	r3, [r7, #31]
 8007ada:	e001      	b.n	8007ae0 <UART_SetConfig+0x348>
 8007adc:	2310      	movs	r3, #16
 8007ade:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ae8:	d15b      	bne.n	8007ba2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007aea:	7ffb      	ldrb	r3, [r7, #31]
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d828      	bhi.n	8007b42 <UART_SetConfig+0x3aa>
 8007af0:	a201      	add	r2, pc, #4	@ (adr r2, 8007af8 <UART_SetConfig+0x360>)
 8007af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af6:	bf00      	nop
 8007af8:	08007b1d 	.word	0x08007b1d
 8007afc:	08007b25 	.word	0x08007b25
 8007b00:	08007b2d 	.word	0x08007b2d
 8007b04:	08007b43 	.word	0x08007b43
 8007b08:	08007b33 	.word	0x08007b33
 8007b0c:	08007b43 	.word	0x08007b43
 8007b10:	08007b43 	.word	0x08007b43
 8007b14:	08007b43 	.word	0x08007b43
 8007b18:	08007b3b 	.word	0x08007b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b1c:	f7fc fe48 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8007b20:	61b8      	str	r0, [r7, #24]
        break;
 8007b22:	e013      	b.n	8007b4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b24:	f7fc fe58 	bl	80047d8 <HAL_RCC_GetPCLK2Freq>
 8007b28:	61b8      	str	r0, [r7, #24]
        break;
 8007b2a:	e00f      	b.n	8007b4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b2c:	4b4b      	ldr	r3, [pc, #300]	@ (8007c5c <UART_SetConfig+0x4c4>)
 8007b2e:	61bb      	str	r3, [r7, #24]
        break;
 8007b30:	e00c      	b.n	8007b4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b32:	f7fc fd2b 	bl	800458c <HAL_RCC_GetSysClockFreq>
 8007b36:	61b8      	str	r0, [r7, #24]
        break;
 8007b38:	e008      	b.n	8007b4c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b3e:	61bb      	str	r3, [r7, #24]
        break;
 8007b40:	e004      	b.n	8007b4c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007b42:	2300      	movs	r3, #0
 8007b44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	77bb      	strb	r3, [r7, #30]
        break;
 8007b4a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d074      	beq.n	8007c3c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	005a      	lsls	r2, r3, #1
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	085b      	lsrs	r3, r3, #1
 8007b5c:	441a      	add	r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
 8007b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	2b0f      	cmp	r3, #15
 8007b6c:	d916      	bls.n	8007b9c <UART_SetConfig+0x404>
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b74:	d212      	bcs.n	8007b9c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	f023 030f 	bic.w	r3, r3, #15
 8007b7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	085b      	lsrs	r3, r3, #1
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	f003 0307 	and.w	r3, r3, #7
 8007b8a:	b29a      	uxth	r2, r3
 8007b8c:	89fb      	ldrh	r3, [r7, #14]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	89fa      	ldrh	r2, [r7, #14]
 8007b98:	60da      	str	r2, [r3, #12]
 8007b9a:	e04f      	b.n	8007c3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	77bb      	strb	r3, [r7, #30]
 8007ba0:	e04c      	b.n	8007c3c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ba2:	7ffb      	ldrb	r3, [r7, #31]
 8007ba4:	2b08      	cmp	r3, #8
 8007ba6:	d828      	bhi.n	8007bfa <UART_SetConfig+0x462>
 8007ba8:	a201      	add	r2, pc, #4	@ (adr r2, 8007bb0 <UART_SetConfig+0x418>)
 8007baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bae:	bf00      	nop
 8007bb0:	08007bd5 	.word	0x08007bd5
 8007bb4:	08007bdd 	.word	0x08007bdd
 8007bb8:	08007be5 	.word	0x08007be5
 8007bbc:	08007bfb 	.word	0x08007bfb
 8007bc0:	08007beb 	.word	0x08007beb
 8007bc4:	08007bfb 	.word	0x08007bfb
 8007bc8:	08007bfb 	.word	0x08007bfb
 8007bcc:	08007bfb 	.word	0x08007bfb
 8007bd0:	08007bf3 	.word	0x08007bf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bd4:	f7fc fdec 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8007bd8:	61b8      	str	r0, [r7, #24]
        break;
 8007bda:	e013      	b.n	8007c04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bdc:	f7fc fdfc 	bl	80047d8 <HAL_RCC_GetPCLK2Freq>
 8007be0:	61b8      	str	r0, [r7, #24]
        break;
 8007be2:	e00f      	b.n	8007c04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007be4:	4b1d      	ldr	r3, [pc, #116]	@ (8007c5c <UART_SetConfig+0x4c4>)
 8007be6:	61bb      	str	r3, [r7, #24]
        break;
 8007be8:	e00c      	b.n	8007c04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bea:	f7fc fccf 	bl	800458c <HAL_RCC_GetSysClockFreq>
 8007bee:	61b8      	str	r0, [r7, #24]
        break;
 8007bf0:	e008      	b.n	8007c04 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007bf2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bf6:	61bb      	str	r3, [r7, #24]
        break;
 8007bf8:	e004      	b.n	8007c04 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007bfe:	2301      	movs	r3, #1
 8007c00:	77bb      	strb	r3, [r7, #30]
        break;
 8007c02:	bf00      	nop
    }

    if (pclk != 0U)
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d018      	beq.n	8007c3c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	085a      	lsrs	r2, r3, #1
 8007c10:	69bb      	ldr	r3, [r7, #24]
 8007c12:	441a      	add	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c1c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	2b0f      	cmp	r3, #15
 8007c22:	d909      	bls.n	8007c38 <UART_SetConfig+0x4a0>
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c2a:	d205      	bcs.n	8007c38 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	60da      	str	r2, [r3, #12]
 8007c36:	e001      	b.n	8007c3c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007c38:	2301      	movs	r3, #1
 8007c3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007c48:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3720      	adds	r7, #32
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	40007c00 	.word	0x40007c00
 8007c58:	40023800 	.word	0x40023800
 8007c5c:	00f42400 	.word	0x00f42400

08007c60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6c:	f003 0308 	and.w	r3, r3, #8
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00a      	beq.n	8007c8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb0:	f003 0302 	and.w	r3, r3, #2
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00a      	beq.n	8007cce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cd2:	f003 0304 	and.w	r3, r3, #4
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00a      	beq.n	8007d12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d16:	f003 0320 	and.w	r3, r3, #32
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00a      	beq.n	8007d34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	430a      	orrs	r2, r1
 8007d32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01a      	beq.n	8007d76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d5e:	d10a      	bne.n	8007d76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00a      	beq.n	8007d98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	605a      	str	r2, [r3, #4]
  }
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b08c      	sub	sp, #48	@ 0x30
 8007da8:	af02      	add	r7, sp, #8
 8007daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007db4:	f7fb fc60 	bl	8003678 <HAL_GetTick>
 8007db8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0308 	and.w	r3, r3, #8
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d12e      	bne.n	8007e26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 f83b 	bl	8007e52 <UART_WaitOnFlagUntilTimeout>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d021      	beq.n	8007e26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007df6:	623b      	str	r3, [r7, #32]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	61fb      	str	r3, [r7, #28]
 8007e02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	69b9      	ldr	r1, [r7, #24]
 8007e06:	69fa      	ldr	r2, [r7, #28]
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e6      	bne.n	8007de2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2220      	movs	r2, #32
 8007e18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e22:	2303      	movs	r3, #3
 8007e24:	e011      	b.n	8007e4a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2220      	movs	r2, #32
 8007e30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2200      	movs	r2, #0
 8007e38:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2200      	movs	r2, #0
 8007e44:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3728      	adds	r7, #40	@ 0x28
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b084      	sub	sp, #16
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	60f8      	str	r0, [r7, #12]
 8007e5a:	60b9      	str	r1, [r7, #8]
 8007e5c:	603b      	str	r3, [r7, #0]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e62:	e04f      	b.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e6a:	d04b      	beq.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e6c:	f7fb fc04 	bl	8003678 <HAL_GetTick>
 8007e70:	4602      	mov	r2, r0
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	69ba      	ldr	r2, [r7, #24]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d302      	bcc.n	8007e82 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d101      	bne.n	8007e86 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e04e      	b.n	8007f24 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f003 0304 	and.w	r3, r3, #4
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d037      	beq.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2b80      	cmp	r3, #128	@ 0x80
 8007e98:	d034      	beq.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	2b40      	cmp	r3, #64	@ 0x40
 8007e9e:	d031      	beq.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	f003 0308 	and.w	r3, r3, #8
 8007eaa:	2b08      	cmp	r3, #8
 8007eac:	d110      	bne.n	8007ed0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2208      	movs	r2, #8
 8007eb4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f000 f8fe 	bl	80080b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e029      	b.n	8007f24 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	69db      	ldr	r3, [r3, #28]
 8007ed6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007eda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ede:	d111      	bne.n	8007f04 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ee8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007eea:	68f8      	ldr	r0, [r7, #12]
 8007eec:	f000 f8e4 	bl	80080b8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2220      	movs	r2, #32
 8007ef4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e00f      	b.n	8007f24 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	69da      	ldr	r2, [r3, #28]
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	bf0c      	ite	eq
 8007f14:	2301      	moveq	r3, #1
 8007f16:	2300      	movne	r3, #0
 8007f18:	b2db      	uxtb	r3, r3
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	79fb      	ldrb	r3, [r7, #7]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d0a0      	beq.n	8007e64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b097      	sub	sp, #92	@ 0x5c
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	4613      	mov	r3, r2
 8007f38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	88fa      	ldrh	r2, [r7, #6]
 8007f44:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	88fa      	ldrh	r2, [r7, #6]
 8007f4c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f5e:	d10e      	bne.n	8007f7e <UART_Start_Receive_IT+0x52>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	691b      	ldr	r3, [r3, #16]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d105      	bne.n	8007f74 <UART_Start_Receive_IT+0x48>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007f6e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007f72:	e02d      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	22ff      	movs	r2, #255	@ 0xff
 8007f78:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007f7c:	e028      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d10d      	bne.n	8007fa2 <UART_Start_Receive_IT+0x76>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d104      	bne.n	8007f98 <UART_Start_Receive_IT+0x6c>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	22ff      	movs	r2, #255	@ 0xff
 8007f92:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007f96:	e01b      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	227f      	movs	r2, #127	@ 0x7f
 8007f9c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fa0:	e016      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007faa:	d10d      	bne.n	8007fc8 <UART_Start_Receive_IT+0x9c>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d104      	bne.n	8007fbe <UART_Start_Receive_IT+0x92>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	227f      	movs	r2, #127	@ 0x7f
 8007fb8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fbc:	e008      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	223f      	movs	r2, #63	@ 0x3f
 8007fc2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007fc6:	e003      	b.n	8007fd0 <UART_Start_Receive_IT+0xa4>
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2222      	movs	r2, #34	@ 0x22
 8007fdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	3308      	adds	r3, #8
 8007fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fea:	e853 3f00 	ldrex	r3, [r3]
 8007fee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ff2:	f043 0301 	orr.w	r3, r3, #1
 8007ff6:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3308      	adds	r3, #8
 8007ffe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008000:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008002:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008004:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008008:	e841 2300 	strex	r3, r2, [r1]
 800800c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800800e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1e5      	bne.n	8007fe0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800801c:	d107      	bne.n	800802e <UART_Start_Receive_IT+0x102>
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d103      	bne.n	800802e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4a21      	ldr	r2, [pc, #132]	@ (80080b0 <UART_Start_Receive_IT+0x184>)
 800802a:	669a      	str	r2, [r3, #104]	@ 0x68
 800802c:	e002      	b.n	8008034 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	4a20      	ldr	r2, [pc, #128]	@ (80080b4 <UART_Start_Receive_IT+0x188>)
 8008032:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d019      	beq.n	8008070 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008044:	e853 3f00 	ldrex	r3, [r3]
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008050:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	461a      	mov	r2, r3
 8008058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800805a:	637b      	str	r3, [r7, #52]	@ 0x34
 800805c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008060:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008062:	e841 2300 	strex	r3, r2, [r1]
 8008066:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1e6      	bne.n	800803c <UART_Start_Receive_IT+0x110>
 800806e:	e018      	b.n	80080a2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	e853 3f00 	ldrex	r3, [r3]
 800807c:	613b      	str	r3, [r7, #16]
   return(result);
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	f043 0320 	orr.w	r3, r3, #32
 8008084:	653b      	str	r3, [r7, #80]	@ 0x50
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	461a      	mov	r2, r3
 800808c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800808e:	623b      	str	r3, [r7, #32]
 8008090:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008092:	69f9      	ldr	r1, [r7, #28]
 8008094:	6a3a      	ldr	r2, [r7, #32]
 8008096:	e841 2300 	strex	r3, r2, [r1]
 800809a:	61bb      	str	r3, [r7, #24]
   return(result);
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d1e6      	bne.n	8008070 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80080a2:	2300      	movs	r3, #0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	375c      	adds	r7, #92	@ 0x5c
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	080083a9 	.word	0x080083a9
 80080b4:	08008201 	.word	0x08008201

080080b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b095      	sub	sp, #84	@ 0x54
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080c8:	e853 3f00 	ldrex	r3, [r3]
 80080cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	461a      	mov	r2, r3
 80080dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080de:	643b      	str	r3, [r7, #64]	@ 0x40
 80080e0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80080e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80080e6:	e841 2300 	strex	r3, r2, [r1]
 80080ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1e6      	bne.n	80080c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	3308      	adds	r3, #8
 80080f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	e853 3f00 	ldrex	r3, [r3]
 8008100:	61fb      	str	r3, [r7, #28]
   return(result);
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	f023 0301 	bic.w	r3, r3, #1
 8008108:	64bb      	str	r3, [r7, #72]	@ 0x48
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	3308      	adds	r3, #8
 8008110:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008112:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008114:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800811a:	e841 2300 	strex	r3, r2, [r1]
 800811e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e5      	bne.n	80080f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800812a:	2b01      	cmp	r3, #1
 800812c:	d118      	bne.n	8008160 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	e853 3f00 	ldrex	r3, [r3]
 800813a:	60bb      	str	r3, [r7, #8]
   return(result);
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	f023 0310 	bic.w	r3, r3, #16
 8008142:	647b      	str	r3, [r7, #68]	@ 0x44
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	461a      	mov	r2, r3
 800814a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800814c:	61bb      	str	r3, [r7, #24]
 800814e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008150:	6979      	ldr	r1, [r7, #20]
 8008152:	69ba      	ldr	r2, [r7, #24]
 8008154:	e841 2300 	strex	r3, r2, [r1]
 8008158:	613b      	str	r3, [r7, #16]
   return(result);
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1e6      	bne.n	800812e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2220      	movs	r2, #32
 8008164:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2200      	movs	r2, #0
 800816c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008174:	bf00      	nop
 8008176:	3754      	adds	r7, #84	@ 0x54
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b084      	sub	sp, #16
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2200      	movs	r2, #0
 8008192:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f7ff fae4 	bl	800776c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081a4:	bf00      	nop
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b088      	sub	sp, #32
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081c8:	61fb      	str	r3, [r7, #28]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	461a      	mov	r2, r3
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	61bb      	str	r3, [r7, #24]
 80081d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6979      	ldr	r1, [r7, #20]
 80081d8:	69ba      	ldr	r2, [r7, #24]
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	613b      	str	r3, [r7, #16]
   return(result);
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e6      	bne.n	80081b4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2220      	movs	r2, #32
 80081ea:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f7ff fab0 	bl	8007758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081f8:	bf00      	nop
 80081fa:	3720      	adds	r7, #32
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}

08008200 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b09c      	sub	sp, #112	@ 0x70
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800820e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008218:	2b22      	cmp	r3, #34	@ 0x22
 800821a:	f040 80b9 	bne.w	8008390 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008224:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008228:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800822c:	b2d9      	uxtb	r1, r3
 800822e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008232:	b2da      	uxtb	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008238:	400a      	ands	r2, r1
 800823a:	b2d2      	uxtb	r2, r2
 800823c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008242:	1c5a      	adds	r2, r3, #1
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800824e:	b29b      	uxth	r3, r3
 8008250:	3b01      	subs	r3, #1
 8008252:	b29a      	uxth	r2, r3
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008260:	b29b      	uxth	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	f040 809c 	bne.w	80083a0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800826e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008270:	e853 3f00 	ldrex	r3, [r3]
 8008274:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008278:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800827c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	461a      	mov	r2, r3
 8008284:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008286:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008288:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800828c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800828e:	e841 2300 	strex	r3, r2, [r1]
 8008292:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008294:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1e6      	bne.n	8008268 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	3308      	adds	r3, #8
 80082a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082a4:	e853 3f00 	ldrex	r3, [r3]
 80082a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082ac:	f023 0301 	bic.w	r3, r3, #1
 80082b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	3308      	adds	r3, #8
 80082b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80082ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80082bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082c2:	e841 2300 	strex	r3, r2, [r1]
 80082c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1e5      	bne.n	800829a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2220      	movs	r2, #32
 80082d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2200      	movs	r2, #0
 80082e0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d018      	beq.n	8008322 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f8:	e853 3f00 	ldrex	r3, [r3]
 80082fc:	623b      	str	r3, [r7, #32]
   return(result);
 80082fe:	6a3b      	ldr	r3, [r7, #32]
 8008300:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008304:	663b      	str	r3, [r7, #96]	@ 0x60
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800830e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008310:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008316:	e841 2300 	strex	r3, r2, [r1]
 800831a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800831c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1e6      	bne.n	80082f0 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008326:	2b01      	cmp	r3, #1
 8008328:	d12e      	bne.n	8008388 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	60fb      	str	r3, [r7, #12]
   return(result);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f023 0310 	bic.w	r3, r3, #16
 8008344:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	461a      	mov	r2, r3
 800834c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800834e:	61fb      	str	r3, [r7, #28]
 8008350:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	69b9      	ldr	r1, [r7, #24]
 8008354:	69fa      	ldr	r2, [r7, #28]
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	617b      	str	r3, [r7, #20]
   return(result);
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e6      	bne.n	8008330 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	69db      	ldr	r3, [r3, #28]
 8008368:	f003 0310 	and.w	r3, r3, #16
 800836c:	2b10      	cmp	r3, #16
 800836e:	d103      	bne.n	8008378 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2210      	movs	r2, #16
 8008376:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800837e:	4619      	mov	r1, r3
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f7ff f9fd 	bl	8007780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008386:	e00b      	b.n	80083a0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f7fa f9cd 	bl	8002728 <HAL_UART_RxCpltCallback>
}
 800838e:	e007      	b.n	80083a0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	699a      	ldr	r2, [r3, #24]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f042 0208 	orr.w	r2, r2, #8
 800839e:	619a      	str	r2, [r3, #24]
}
 80083a0:	bf00      	nop
 80083a2:	3770      	adds	r7, #112	@ 0x70
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b09c      	sub	sp, #112	@ 0x70
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80083b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083c0:	2b22      	cmp	r3, #34	@ 0x22
 80083c2:	f040 80b9 	bne.w	8008538 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80083d6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80083da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80083de:	4013      	ands	r3, r2
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80083e4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ea:	1c9a      	adds	r2, r3, #2
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	3b01      	subs	r3, #1
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008408:	b29b      	uxth	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	f040 809c 	bne.w	8008548 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008416:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008418:	e853 3f00 	ldrex	r3, [r3]
 800841c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800841e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008424:	667b      	str	r3, [r7, #100]	@ 0x64
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	461a      	mov	r2, r3
 800842c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800842e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008430:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008432:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008434:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008436:	e841 2300 	strex	r3, r2, [r1]
 800843a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800843c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1e6      	bne.n	8008410 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3308      	adds	r3, #8
 8008448:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	663b      	str	r3, [r7, #96]	@ 0x60
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	3308      	adds	r3, #8
 8008460:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008462:	643a      	str	r2, [r7, #64]	@ 0x40
 8008464:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008466:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800846a:	e841 2300 	strex	r3, r2, [r1]
 800846e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1e5      	bne.n	8008442 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d018      	beq.n	80084ca <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849e:	6a3b      	ldr	r3, [r7, #32]
 80084a0:	e853 3f00 	ldrex	r3, [r3]
 80084a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80084ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	461a      	mov	r2, r3
 80084b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084b8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e6      	bne.n	8008498 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d12e      	bne.n	8008530 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	e853 3f00 	ldrex	r3, [r3]
 80084e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f023 0310 	bic.w	r3, r3, #16
 80084ec:	65bb      	str	r3, [r7, #88]	@ 0x58
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084f6:	61bb      	str	r3, [r7, #24]
 80084f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6979      	ldr	r1, [r7, #20]
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	613b      	str	r3, [r7, #16]
   return(result);
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e6      	bne.n	80084d8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	69db      	ldr	r3, [r3, #28]
 8008510:	f003 0310 	and.w	r3, r3, #16
 8008514:	2b10      	cmp	r3, #16
 8008516:	d103      	bne.n	8008520 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2210      	movs	r2, #16
 800851e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008526:	4619      	mov	r1, r3
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f7ff f929 	bl	8007780 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800852e:	e00b      	b.n	8008548 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7fa f8f9 	bl	8002728 <HAL_UART_RxCpltCallback>
}
 8008536:	e007      	b.n	8008548 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	699a      	ldr	r2, [r3, #24]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f042 0208 	orr.w	r2, r2, #8
 8008546:	619a      	str	r2, [r3, #24]
}
 8008548:	bf00      	nop
 800854a:	3770      	adds	r7, #112	@ 0x70
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <atof>:
 8008550:	2100      	movs	r1, #0
 8008552:	f000 be0b 	b.w	800916c <strtod>

08008556 <sulp>:
 8008556:	b570      	push	{r4, r5, r6, lr}
 8008558:	4604      	mov	r4, r0
 800855a:	460d      	mov	r5, r1
 800855c:	ec45 4b10 	vmov	d0, r4, r5
 8008560:	4616      	mov	r6, r2
 8008562:	f003 fca5 	bl	800beb0 <__ulp>
 8008566:	ec51 0b10 	vmov	r0, r1, d0
 800856a:	b17e      	cbz	r6, 800858c <sulp+0x36>
 800856c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008570:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008574:	2b00      	cmp	r3, #0
 8008576:	dd09      	ble.n	800858c <sulp+0x36>
 8008578:	051b      	lsls	r3, r3, #20
 800857a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800857e:	2400      	movs	r4, #0
 8008580:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008584:	4622      	mov	r2, r4
 8008586:	462b      	mov	r3, r5
 8008588:	f7f8 f856 	bl	8000638 <__aeabi_dmul>
 800858c:	ec41 0b10 	vmov	d0, r0, r1
 8008590:	bd70      	pop	{r4, r5, r6, pc}
 8008592:	0000      	movs	r0, r0
 8008594:	0000      	movs	r0, r0
	...

08008598 <_strtod_l>:
 8008598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859c:	b09f      	sub	sp, #124	@ 0x7c
 800859e:	460c      	mov	r4, r1
 80085a0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80085a2:	2200      	movs	r2, #0
 80085a4:	921a      	str	r2, [sp, #104]	@ 0x68
 80085a6:	9005      	str	r0, [sp, #20]
 80085a8:	f04f 0a00 	mov.w	sl, #0
 80085ac:	f04f 0b00 	mov.w	fp, #0
 80085b0:	460a      	mov	r2, r1
 80085b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80085b4:	7811      	ldrb	r1, [r2, #0]
 80085b6:	292b      	cmp	r1, #43	@ 0x2b
 80085b8:	d04a      	beq.n	8008650 <_strtod_l+0xb8>
 80085ba:	d838      	bhi.n	800862e <_strtod_l+0x96>
 80085bc:	290d      	cmp	r1, #13
 80085be:	d832      	bhi.n	8008626 <_strtod_l+0x8e>
 80085c0:	2908      	cmp	r1, #8
 80085c2:	d832      	bhi.n	800862a <_strtod_l+0x92>
 80085c4:	2900      	cmp	r1, #0
 80085c6:	d03b      	beq.n	8008640 <_strtod_l+0xa8>
 80085c8:	2200      	movs	r2, #0
 80085ca:	920b      	str	r2, [sp, #44]	@ 0x2c
 80085cc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80085ce:	782a      	ldrb	r2, [r5, #0]
 80085d0:	2a30      	cmp	r2, #48	@ 0x30
 80085d2:	f040 80b3 	bne.w	800873c <_strtod_l+0x1a4>
 80085d6:	786a      	ldrb	r2, [r5, #1]
 80085d8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085dc:	2a58      	cmp	r2, #88	@ 0x58
 80085de:	d16e      	bne.n	80086be <_strtod_l+0x126>
 80085e0:	9302      	str	r3, [sp, #8]
 80085e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085e4:	9301      	str	r3, [sp, #4]
 80085e6:	ab1a      	add	r3, sp, #104	@ 0x68
 80085e8:	9300      	str	r3, [sp, #0]
 80085ea:	4a8e      	ldr	r2, [pc, #568]	@ (8008824 <_strtod_l+0x28c>)
 80085ec:	9805      	ldr	r0, [sp, #20]
 80085ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80085f0:	a919      	add	r1, sp, #100	@ 0x64
 80085f2:	f002 fd4f 	bl	800b094 <__gethex>
 80085f6:	f010 060f 	ands.w	r6, r0, #15
 80085fa:	4604      	mov	r4, r0
 80085fc:	d005      	beq.n	800860a <_strtod_l+0x72>
 80085fe:	2e06      	cmp	r6, #6
 8008600:	d128      	bne.n	8008654 <_strtod_l+0xbc>
 8008602:	3501      	adds	r5, #1
 8008604:	2300      	movs	r3, #0
 8008606:	9519      	str	r5, [sp, #100]	@ 0x64
 8008608:	930b      	str	r3, [sp, #44]	@ 0x2c
 800860a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800860c:	2b00      	cmp	r3, #0
 800860e:	f040 858e 	bne.w	800912e <_strtod_l+0xb96>
 8008612:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008614:	b1cb      	cbz	r3, 800864a <_strtod_l+0xb2>
 8008616:	4652      	mov	r2, sl
 8008618:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800861c:	ec43 2b10 	vmov	d0, r2, r3
 8008620:	b01f      	add	sp, #124	@ 0x7c
 8008622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008626:	2920      	cmp	r1, #32
 8008628:	d1ce      	bne.n	80085c8 <_strtod_l+0x30>
 800862a:	3201      	adds	r2, #1
 800862c:	e7c1      	b.n	80085b2 <_strtod_l+0x1a>
 800862e:	292d      	cmp	r1, #45	@ 0x2d
 8008630:	d1ca      	bne.n	80085c8 <_strtod_l+0x30>
 8008632:	2101      	movs	r1, #1
 8008634:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008636:	1c51      	adds	r1, r2, #1
 8008638:	9119      	str	r1, [sp, #100]	@ 0x64
 800863a:	7852      	ldrb	r2, [r2, #1]
 800863c:	2a00      	cmp	r2, #0
 800863e:	d1c5      	bne.n	80085cc <_strtod_l+0x34>
 8008640:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008642:	9419      	str	r4, [sp, #100]	@ 0x64
 8008644:	2b00      	cmp	r3, #0
 8008646:	f040 8570 	bne.w	800912a <_strtod_l+0xb92>
 800864a:	4652      	mov	r2, sl
 800864c:	465b      	mov	r3, fp
 800864e:	e7e5      	b.n	800861c <_strtod_l+0x84>
 8008650:	2100      	movs	r1, #0
 8008652:	e7ef      	b.n	8008634 <_strtod_l+0x9c>
 8008654:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008656:	b13a      	cbz	r2, 8008668 <_strtod_l+0xd0>
 8008658:	2135      	movs	r1, #53	@ 0x35
 800865a:	a81c      	add	r0, sp, #112	@ 0x70
 800865c:	f003 fd22 	bl	800c0a4 <__copybits>
 8008660:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008662:	9805      	ldr	r0, [sp, #20]
 8008664:	f003 f8f0 	bl	800b848 <_Bfree>
 8008668:	3e01      	subs	r6, #1
 800866a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800866c:	2e04      	cmp	r6, #4
 800866e:	d806      	bhi.n	800867e <_strtod_l+0xe6>
 8008670:	e8df f006 	tbb	[pc, r6]
 8008674:	201d0314 	.word	0x201d0314
 8008678:	14          	.byte	0x14
 8008679:	00          	.byte	0x00
 800867a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800867e:	05e1      	lsls	r1, r4, #23
 8008680:	bf48      	it	mi
 8008682:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008686:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800868a:	0d1b      	lsrs	r3, r3, #20
 800868c:	051b      	lsls	r3, r3, #20
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1bb      	bne.n	800860a <_strtod_l+0x72>
 8008692:	f001 fdb3 	bl	800a1fc <__errno>
 8008696:	2322      	movs	r3, #34	@ 0x22
 8008698:	6003      	str	r3, [r0, #0]
 800869a:	e7b6      	b.n	800860a <_strtod_l+0x72>
 800869c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80086a0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80086a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80086a8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80086ac:	e7e7      	b.n	800867e <_strtod_l+0xe6>
 80086ae:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800882c <_strtod_l+0x294>
 80086b2:	e7e4      	b.n	800867e <_strtod_l+0xe6>
 80086b4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80086b8:	f04f 3aff 	mov.w	sl, #4294967295
 80086bc:	e7df      	b.n	800867e <_strtod_l+0xe6>
 80086be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086c0:	1c5a      	adds	r2, r3, #1
 80086c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80086c4:	785b      	ldrb	r3, [r3, #1]
 80086c6:	2b30      	cmp	r3, #48	@ 0x30
 80086c8:	d0f9      	beq.n	80086be <_strtod_l+0x126>
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d09d      	beq.n	800860a <_strtod_l+0x72>
 80086ce:	2301      	movs	r3, #1
 80086d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80086d6:	2300      	movs	r3, #0
 80086d8:	9308      	str	r3, [sp, #32]
 80086da:	930a      	str	r3, [sp, #40]	@ 0x28
 80086dc:	461f      	mov	r7, r3
 80086de:	220a      	movs	r2, #10
 80086e0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80086e2:	7805      	ldrb	r5, [r0, #0]
 80086e4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80086e8:	b2d9      	uxtb	r1, r3
 80086ea:	2909      	cmp	r1, #9
 80086ec:	d928      	bls.n	8008740 <_strtod_l+0x1a8>
 80086ee:	494e      	ldr	r1, [pc, #312]	@ (8008828 <_strtod_l+0x290>)
 80086f0:	2201      	movs	r2, #1
 80086f2:	f001 fd26 	bl	800a142 <strncmp>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d032      	beq.n	8008760 <_strtod_l+0x1c8>
 80086fa:	2000      	movs	r0, #0
 80086fc:	462a      	mov	r2, r5
 80086fe:	4681      	mov	r9, r0
 8008700:	463d      	mov	r5, r7
 8008702:	4603      	mov	r3, r0
 8008704:	2a65      	cmp	r2, #101	@ 0x65
 8008706:	d001      	beq.n	800870c <_strtod_l+0x174>
 8008708:	2a45      	cmp	r2, #69	@ 0x45
 800870a:	d114      	bne.n	8008736 <_strtod_l+0x19e>
 800870c:	b91d      	cbnz	r5, 8008716 <_strtod_l+0x17e>
 800870e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008710:	4302      	orrs	r2, r0
 8008712:	d095      	beq.n	8008640 <_strtod_l+0xa8>
 8008714:	2500      	movs	r5, #0
 8008716:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008718:	1c62      	adds	r2, r4, #1
 800871a:	9219      	str	r2, [sp, #100]	@ 0x64
 800871c:	7862      	ldrb	r2, [r4, #1]
 800871e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008720:	d077      	beq.n	8008812 <_strtod_l+0x27a>
 8008722:	2a2d      	cmp	r2, #45	@ 0x2d
 8008724:	d07b      	beq.n	800881e <_strtod_l+0x286>
 8008726:	f04f 0c00 	mov.w	ip, #0
 800872a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800872e:	2909      	cmp	r1, #9
 8008730:	f240 8082 	bls.w	8008838 <_strtod_l+0x2a0>
 8008734:	9419      	str	r4, [sp, #100]	@ 0x64
 8008736:	f04f 0800 	mov.w	r8, #0
 800873a:	e0a2      	b.n	8008882 <_strtod_l+0x2ea>
 800873c:	2300      	movs	r3, #0
 800873e:	e7c7      	b.n	80086d0 <_strtod_l+0x138>
 8008740:	2f08      	cmp	r7, #8
 8008742:	bfd5      	itete	le
 8008744:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008746:	9908      	ldrgt	r1, [sp, #32]
 8008748:	fb02 3301 	mlale	r3, r2, r1, r3
 800874c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008750:	f100 0001 	add.w	r0, r0, #1
 8008754:	bfd4      	ite	le
 8008756:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008758:	9308      	strgt	r3, [sp, #32]
 800875a:	3701      	adds	r7, #1
 800875c:	9019      	str	r0, [sp, #100]	@ 0x64
 800875e:	e7bf      	b.n	80086e0 <_strtod_l+0x148>
 8008760:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008762:	1c5a      	adds	r2, r3, #1
 8008764:	9219      	str	r2, [sp, #100]	@ 0x64
 8008766:	785a      	ldrb	r2, [r3, #1]
 8008768:	b37f      	cbz	r7, 80087ca <_strtod_l+0x232>
 800876a:	4681      	mov	r9, r0
 800876c:	463d      	mov	r5, r7
 800876e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008772:	2b09      	cmp	r3, #9
 8008774:	d912      	bls.n	800879c <_strtod_l+0x204>
 8008776:	2301      	movs	r3, #1
 8008778:	e7c4      	b.n	8008704 <_strtod_l+0x16c>
 800877a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800877c:	1c5a      	adds	r2, r3, #1
 800877e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008780:	785a      	ldrb	r2, [r3, #1]
 8008782:	3001      	adds	r0, #1
 8008784:	2a30      	cmp	r2, #48	@ 0x30
 8008786:	d0f8      	beq.n	800877a <_strtod_l+0x1e2>
 8008788:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800878c:	2b08      	cmp	r3, #8
 800878e:	f200 84d3 	bhi.w	8009138 <_strtod_l+0xba0>
 8008792:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008794:	930c      	str	r3, [sp, #48]	@ 0x30
 8008796:	4681      	mov	r9, r0
 8008798:	2000      	movs	r0, #0
 800879a:	4605      	mov	r5, r0
 800879c:	3a30      	subs	r2, #48	@ 0x30
 800879e:	f100 0301 	add.w	r3, r0, #1
 80087a2:	d02a      	beq.n	80087fa <_strtod_l+0x262>
 80087a4:	4499      	add	r9, r3
 80087a6:	eb00 0c05 	add.w	ip, r0, r5
 80087aa:	462b      	mov	r3, r5
 80087ac:	210a      	movs	r1, #10
 80087ae:	4563      	cmp	r3, ip
 80087b0:	d10d      	bne.n	80087ce <_strtod_l+0x236>
 80087b2:	1c69      	adds	r1, r5, #1
 80087b4:	4401      	add	r1, r0
 80087b6:	4428      	add	r0, r5
 80087b8:	2808      	cmp	r0, #8
 80087ba:	dc16      	bgt.n	80087ea <_strtod_l+0x252>
 80087bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80087be:	230a      	movs	r3, #10
 80087c0:	fb03 2300 	mla	r3, r3, r0, r2
 80087c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80087c6:	2300      	movs	r3, #0
 80087c8:	e018      	b.n	80087fc <_strtod_l+0x264>
 80087ca:	4638      	mov	r0, r7
 80087cc:	e7da      	b.n	8008784 <_strtod_l+0x1ec>
 80087ce:	2b08      	cmp	r3, #8
 80087d0:	f103 0301 	add.w	r3, r3, #1
 80087d4:	dc03      	bgt.n	80087de <_strtod_l+0x246>
 80087d6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80087d8:	434e      	muls	r6, r1
 80087da:	960a      	str	r6, [sp, #40]	@ 0x28
 80087dc:	e7e7      	b.n	80087ae <_strtod_l+0x216>
 80087de:	2b10      	cmp	r3, #16
 80087e0:	bfde      	ittt	le
 80087e2:	9e08      	ldrle	r6, [sp, #32]
 80087e4:	434e      	mulle	r6, r1
 80087e6:	9608      	strle	r6, [sp, #32]
 80087e8:	e7e1      	b.n	80087ae <_strtod_l+0x216>
 80087ea:	280f      	cmp	r0, #15
 80087ec:	dceb      	bgt.n	80087c6 <_strtod_l+0x22e>
 80087ee:	9808      	ldr	r0, [sp, #32]
 80087f0:	230a      	movs	r3, #10
 80087f2:	fb03 2300 	mla	r3, r3, r0, r2
 80087f6:	9308      	str	r3, [sp, #32]
 80087f8:	e7e5      	b.n	80087c6 <_strtod_l+0x22e>
 80087fa:	4629      	mov	r1, r5
 80087fc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80087fe:	1c50      	adds	r0, r2, #1
 8008800:	9019      	str	r0, [sp, #100]	@ 0x64
 8008802:	7852      	ldrb	r2, [r2, #1]
 8008804:	4618      	mov	r0, r3
 8008806:	460d      	mov	r5, r1
 8008808:	e7b1      	b.n	800876e <_strtod_l+0x1d6>
 800880a:	f04f 0900 	mov.w	r9, #0
 800880e:	2301      	movs	r3, #1
 8008810:	e77d      	b.n	800870e <_strtod_l+0x176>
 8008812:	f04f 0c00 	mov.w	ip, #0
 8008816:	1ca2      	adds	r2, r4, #2
 8008818:	9219      	str	r2, [sp, #100]	@ 0x64
 800881a:	78a2      	ldrb	r2, [r4, #2]
 800881c:	e785      	b.n	800872a <_strtod_l+0x192>
 800881e:	f04f 0c01 	mov.w	ip, #1
 8008822:	e7f8      	b.n	8008816 <_strtod_l+0x27e>
 8008824:	0800cecc 	.word	0x0800cecc
 8008828:	0800ceb4 	.word	0x0800ceb4
 800882c:	7ff00000 	.word	0x7ff00000
 8008830:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008832:	1c51      	adds	r1, r2, #1
 8008834:	9119      	str	r1, [sp, #100]	@ 0x64
 8008836:	7852      	ldrb	r2, [r2, #1]
 8008838:	2a30      	cmp	r2, #48	@ 0x30
 800883a:	d0f9      	beq.n	8008830 <_strtod_l+0x298>
 800883c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008840:	2908      	cmp	r1, #8
 8008842:	f63f af78 	bhi.w	8008736 <_strtod_l+0x19e>
 8008846:	3a30      	subs	r2, #48	@ 0x30
 8008848:	920e      	str	r2, [sp, #56]	@ 0x38
 800884a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800884c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800884e:	f04f 080a 	mov.w	r8, #10
 8008852:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008854:	1c56      	adds	r6, r2, #1
 8008856:	9619      	str	r6, [sp, #100]	@ 0x64
 8008858:	7852      	ldrb	r2, [r2, #1]
 800885a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800885e:	f1be 0f09 	cmp.w	lr, #9
 8008862:	d939      	bls.n	80088d8 <_strtod_l+0x340>
 8008864:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008866:	1a76      	subs	r6, r6, r1
 8008868:	2e08      	cmp	r6, #8
 800886a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800886e:	dc03      	bgt.n	8008878 <_strtod_l+0x2e0>
 8008870:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008872:	4588      	cmp	r8, r1
 8008874:	bfa8      	it	ge
 8008876:	4688      	movge	r8, r1
 8008878:	f1bc 0f00 	cmp.w	ip, #0
 800887c:	d001      	beq.n	8008882 <_strtod_l+0x2ea>
 800887e:	f1c8 0800 	rsb	r8, r8, #0
 8008882:	2d00      	cmp	r5, #0
 8008884:	d14e      	bne.n	8008924 <_strtod_l+0x38c>
 8008886:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008888:	4308      	orrs	r0, r1
 800888a:	f47f aebe 	bne.w	800860a <_strtod_l+0x72>
 800888e:	2b00      	cmp	r3, #0
 8008890:	f47f aed6 	bne.w	8008640 <_strtod_l+0xa8>
 8008894:	2a69      	cmp	r2, #105	@ 0x69
 8008896:	d028      	beq.n	80088ea <_strtod_l+0x352>
 8008898:	dc25      	bgt.n	80088e6 <_strtod_l+0x34e>
 800889a:	2a49      	cmp	r2, #73	@ 0x49
 800889c:	d025      	beq.n	80088ea <_strtod_l+0x352>
 800889e:	2a4e      	cmp	r2, #78	@ 0x4e
 80088a0:	f47f aece 	bne.w	8008640 <_strtod_l+0xa8>
 80088a4:	499b      	ldr	r1, [pc, #620]	@ (8008b14 <_strtod_l+0x57c>)
 80088a6:	a819      	add	r0, sp, #100	@ 0x64
 80088a8:	f002 fe16 	bl	800b4d8 <__match>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	f43f aec7 	beq.w	8008640 <_strtod_l+0xa8>
 80088b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	2b28      	cmp	r3, #40	@ 0x28
 80088b8:	d12e      	bne.n	8008918 <_strtod_l+0x380>
 80088ba:	4997      	ldr	r1, [pc, #604]	@ (8008b18 <_strtod_l+0x580>)
 80088bc:	aa1c      	add	r2, sp, #112	@ 0x70
 80088be:	a819      	add	r0, sp, #100	@ 0x64
 80088c0:	f002 fe1e 	bl	800b500 <__hexnan>
 80088c4:	2805      	cmp	r0, #5
 80088c6:	d127      	bne.n	8008918 <_strtod_l+0x380>
 80088c8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088ca:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80088ce:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80088d2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80088d6:	e698      	b.n	800860a <_strtod_l+0x72>
 80088d8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80088da:	fb08 2101 	mla	r1, r8, r1, r2
 80088de:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80088e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80088e4:	e7b5      	b.n	8008852 <_strtod_l+0x2ba>
 80088e6:	2a6e      	cmp	r2, #110	@ 0x6e
 80088e8:	e7da      	b.n	80088a0 <_strtod_l+0x308>
 80088ea:	498c      	ldr	r1, [pc, #560]	@ (8008b1c <_strtod_l+0x584>)
 80088ec:	a819      	add	r0, sp, #100	@ 0x64
 80088ee:	f002 fdf3 	bl	800b4d8 <__match>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	f43f aea4 	beq.w	8008640 <_strtod_l+0xa8>
 80088f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088fa:	4989      	ldr	r1, [pc, #548]	@ (8008b20 <_strtod_l+0x588>)
 80088fc:	3b01      	subs	r3, #1
 80088fe:	a819      	add	r0, sp, #100	@ 0x64
 8008900:	9319      	str	r3, [sp, #100]	@ 0x64
 8008902:	f002 fde9 	bl	800b4d8 <__match>
 8008906:	b910      	cbnz	r0, 800890e <_strtod_l+0x376>
 8008908:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800890a:	3301      	adds	r3, #1
 800890c:	9319      	str	r3, [sp, #100]	@ 0x64
 800890e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008b30 <_strtod_l+0x598>
 8008912:	f04f 0a00 	mov.w	sl, #0
 8008916:	e678      	b.n	800860a <_strtod_l+0x72>
 8008918:	4882      	ldr	r0, [pc, #520]	@ (8008b24 <_strtod_l+0x58c>)
 800891a:	f001 fcad 	bl	800a278 <nan>
 800891e:	ec5b ab10 	vmov	sl, fp, d0
 8008922:	e672      	b.n	800860a <_strtod_l+0x72>
 8008924:	eba8 0309 	sub.w	r3, r8, r9
 8008928:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800892a:	9309      	str	r3, [sp, #36]	@ 0x24
 800892c:	2f00      	cmp	r7, #0
 800892e:	bf08      	it	eq
 8008930:	462f      	moveq	r7, r5
 8008932:	2d10      	cmp	r5, #16
 8008934:	462c      	mov	r4, r5
 8008936:	bfa8      	it	ge
 8008938:	2410      	movge	r4, #16
 800893a:	f7f7 fe03 	bl	8000544 <__aeabi_ui2d>
 800893e:	2d09      	cmp	r5, #9
 8008940:	4682      	mov	sl, r0
 8008942:	468b      	mov	fp, r1
 8008944:	dc13      	bgt.n	800896e <_strtod_l+0x3d6>
 8008946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008948:	2b00      	cmp	r3, #0
 800894a:	f43f ae5e 	beq.w	800860a <_strtod_l+0x72>
 800894e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008950:	dd78      	ble.n	8008a44 <_strtod_l+0x4ac>
 8008952:	2b16      	cmp	r3, #22
 8008954:	dc5f      	bgt.n	8008a16 <_strtod_l+0x47e>
 8008956:	4974      	ldr	r1, [pc, #464]	@ (8008b28 <_strtod_l+0x590>)
 8008958:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800895c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008960:	4652      	mov	r2, sl
 8008962:	465b      	mov	r3, fp
 8008964:	f7f7 fe68 	bl	8000638 <__aeabi_dmul>
 8008968:	4682      	mov	sl, r0
 800896a:	468b      	mov	fp, r1
 800896c:	e64d      	b.n	800860a <_strtod_l+0x72>
 800896e:	4b6e      	ldr	r3, [pc, #440]	@ (8008b28 <_strtod_l+0x590>)
 8008970:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008974:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008978:	f7f7 fe5e 	bl	8000638 <__aeabi_dmul>
 800897c:	4682      	mov	sl, r0
 800897e:	9808      	ldr	r0, [sp, #32]
 8008980:	468b      	mov	fp, r1
 8008982:	f7f7 fddf 	bl	8000544 <__aeabi_ui2d>
 8008986:	4602      	mov	r2, r0
 8008988:	460b      	mov	r3, r1
 800898a:	4650      	mov	r0, sl
 800898c:	4659      	mov	r1, fp
 800898e:	f7f7 fc9d 	bl	80002cc <__adddf3>
 8008992:	2d0f      	cmp	r5, #15
 8008994:	4682      	mov	sl, r0
 8008996:	468b      	mov	fp, r1
 8008998:	ddd5      	ble.n	8008946 <_strtod_l+0x3ae>
 800899a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800899c:	1b2c      	subs	r4, r5, r4
 800899e:	441c      	add	r4, r3
 80089a0:	2c00      	cmp	r4, #0
 80089a2:	f340 8096 	ble.w	8008ad2 <_strtod_l+0x53a>
 80089a6:	f014 030f 	ands.w	r3, r4, #15
 80089aa:	d00a      	beq.n	80089c2 <_strtod_l+0x42a>
 80089ac:	495e      	ldr	r1, [pc, #376]	@ (8008b28 <_strtod_l+0x590>)
 80089ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089b2:	4652      	mov	r2, sl
 80089b4:	465b      	mov	r3, fp
 80089b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089ba:	f7f7 fe3d 	bl	8000638 <__aeabi_dmul>
 80089be:	4682      	mov	sl, r0
 80089c0:	468b      	mov	fp, r1
 80089c2:	f034 040f 	bics.w	r4, r4, #15
 80089c6:	d073      	beq.n	8008ab0 <_strtod_l+0x518>
 80089c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80089cc:	dd48      	ble.n	8008a60 <_strtod_l+0x4c8>
 80089ce:	2400      	movs	r4, #0
 80089d0:	46a0      	mov	r8, r4
 80089d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80089d4:	46a1      	mov	r9, r4
 80089d6:	9a05      	ldr	r2, [sp, #20]
 80089d8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008b30 <_strtod_l+0x598>
 80089dc:	2322      	movs	r3, #34	@ 0x22
 80089de:	6013      	str	r3, [r2, #0]
 80089e0:	f04f 0a00 	mov.w	sl, #0
 80089e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	f43f ae0f 	beq.w	800860a <_strtod_l+0x72>
 80089ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089ee:	9805      	ldr	r0, [sp, #20]
 80089f0:	f002 ff2a 	bl	800b848 <_Bfree>
 80089f4:	9805      	ldr	r0, [sp, #20]
 80089f6:	4649      	mov	r1, r9
 80089f8:	f002 ff26 	bl	800b848 <_Bfree>
 80089fc:	9805      	ldr	r0, [sp, #20]
 80089fe:	4641      	mov	r1, r8
 8008a00:	f002 ff22 	bl	800b848 <_Bfree>
 8008a04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a06:	9805      	ldr	r0, [sp, #20]
 8008a08:	f002 ff1e 	bl	800b848 <_Bfree>
 8008a0c:	9805      	ldr	r0, [sp, #20]
 8008a0e:	4621      	mov	r1, r4
 8008a10:	f002 ff1a 	bl	800b848 <_Bfree>
 8008a14:	e5f9      	b.n	800860a <_strtod_l+0x72>
 8008a16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a18:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	dbbc      	blt.n	800899a <_strtod_l+0x402>
 8008a20:	4c41      	ldr	r4, [pc, #260]	@ (8008b28 <_strtod_l+0x590>)
 8008a22:	f1c5 050f 	rsb	r5, r5, #15
 8008a26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008a2a:	4652      	mov	r2, sl
 8008a2c:	465b      	mov	r3, fp
 8008a2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a32:	f7f7 fe01 	bl	8000638 <__aeabi_dmul>
 8008a36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a38:	1b5d      	subs	r5, r3, r5
 8008a3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008a3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a42:	e78f      	b.n	8008964 <_strtod_l+0x3cc>
 8008a44:	3316      	adds	r3, #22
 8008a46:	dba8      	blt.n	800899a <_strtod_l+0x402>
 8008a48:	4b37      	ldr	r3, [pc, #220]	@ (8008b28 <_strtod_l+0x590>)
 8008a4a:	eba9 0808 	sub.w	r8, r9, r8
 8008a4e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008a52:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a56:	4650      	mov	r0, sl
 8008a58:	4659      	mov	r1, fp
 8008a5a:	f7f7 ff17 	bl	800088c <__aeabi_ddiv>
 8008a5e:	e783      	b.n	8008968 <_strtod_l+0x3d0>
 8008a60:	4b32      	ldr	r3, [pc, #200]	@ (8008b2c <_strtod_l+0x594>)
 8008a62:	9308      	str	r3, [sp, #32]
 8008a64:	2300      	movs	r3, #0
 8008a66:	1124      	asrs	r4, r4, #4
 8008a68:	4650      	mov	r0, sl
 8008a6a:	4659      	mov	r1, fp
 8008a6c:	461e      	mov	r6, r3
 8008a6e:	2c01      	cmp	r4, #1
 8008a70:	dc21      	bgt.n	8008ab6 <_strtod_l+0x51e>
 8008a72:	b10b      	cbz	r3, 8008a78 <_strtod_l+0x4e0>
 8008a74:	4682      	mov	sl, r0
 8008a76:	468b      	mov	fp, r1
 8008a78:	492c      	ldr	r1, [pc, #176]	@ (8008b2c <_strtod_l+0x594>)
 8008a7a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008a7e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008a82:	4652      	mov	r2, sl
 8008a84:	465b      	mov	r3, fp
 8008a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a8a:	f7f7 fdd5 	bl	8000638 <__aeabi_dmul>
 8008a8e:	4b28      	ldr	r3, [pc, #160]	@ (8008b30 <_strtod_l+0x598>)
 8008a90:	460a      	mov	r2, r1
 8008a92:	400b      	ands	r3, r1
 8008a94:	4927      	ldr	r1, [pc, #156]	@ (8008b34 <_strtod_l+0x59c>)
 8008a96:	428b      	cmp	r3, r1
 8008a98:	4682      	mov	sl, r0
 8008a9a:	d898      	bhi.n	80089ce <_strtod_l+0x436>
 8008a9c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008aa0:	428b      	cmp	r3, r1
 8008aa2:	bf86      	itte	hi
 8008aa4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008b38 <_strtod_l+0x5a0>
 8008aa8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008aac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	9308      	str	r3, [sp, #32]
 8008ab4:	e07a      	b.n	8008bac <_strtod_l+0x614>
 8008ab6:	07e2      	lsls	r2, r4, #31
 8008ab8:	d505      	bpl.n	8008ac6 <_strtod_l+0x52e>
 8008aba:	9b08      	ldr	r3, [sp, #32]
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f7f7 fdba 	bl	8000638 <__aeabi_dmul>
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	9a08      	ldr	r2, [sp, #32]
 8008ac8:	3208      	adds	r2, #8
 8008aca:	3601      	adds	r6, #1
 8008acc:	1064      	asrs	r4, r4, #1
 8008ace:	9208      	str	r2, [sp, #32]
 8008ad0:	e7cd      	b.n	8008a6e <_strtod_l+0x4d6>
 8008ad2:	d0ed      	beq.n	8008ab0 <_strtod_l+0x518>
 8008ad4:	4264      	negs	r4, r4
 8008ad6:	f014 020f 	ands.w	r2, r4, #15
 8008ada:	d00a      	beq.n	8008af2 <_strtod_l+0x55a>
 8008adc:	4b12      	ldr	r3, [pc, #72]	@ (8008b28 <_strtod_l+0x590>)
 8008ade:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ae2:	4650      	mov	r0, sl
 8008ae4:	4659      	mov	r1, fp
 8008ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aea:	f7f7 fecf 	bl	800088c <__aeabi_ddiv>
 8008aee:	4682      	mov	sl, r0
 8008af0:	468b      	mov	fp, r1
 8008af2:	1124      	asrs	r4, r4, #4
 8008af4:	d0dc      	beq.n	8008ab0 <_strtod_l+0x518>
 8008af6:	2c1f      	cmp	r4, #31
 8008af8:	dd20      	ble.n	8008b3c <_strtod_l+0x5a4>
 8008afa:	2400      	movs	r4, #0
 8008afc:	46a0      	mov	r8, r4
 8008afe:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b00:	46a1      	mov	r9, r4
 8008b02:	9a05      	ldr	r2, [sp, #20]
 8008b04:	2322      	movs	r3, #34	@ 0x22
 8008b06:	f04f 0a00 	mov.w	sl, #0
 8008b0a:	f04f 0b00 	mov.w	fp, #0
 8008b0e:	6013      	str	r3, [r2, #0]
 8008b10:	e768      	b.n	80089e4 <_strtod_l+0x44c>
 8008b12:	bf00      	nop
 8008b14:	0800cf15 	.word	0x0800cf15
 8008b18:	0800ceb8 	.word	0x0800ceb8
 8008b1c:	0800cf0d 	.word	0x0800cf0d
 8008b20:	0800cf4c 	.word	0x0800cf4c
 8008b24:	0800d2dd 	.word	0x0800d2dd
 8008b28:	0800d0c8 	.word	0x0800d0c8
 8008b2c:	0800d0a0 	.word	0x0800d0a0
 8008b30:	7ff00000 	.word	0x7ff00000
 8008b34:	7ca00000 	.word	0x7ca00000
 8008b38:	7fefffff 	.word	0x7fefffff
 8008b3c:	f014 0310 	ands.w	r3, r4, #16
 8008b40:	bf18      	it	ne
 8008b42:	236a      	movne	r3, #106	@ 0x6a
 8008b44:	4ea9      	ldr	r6, [pc, #676]	@ (8008dec <_strtod_l+0x854>)
 8008b46:	9308      	str	r3, [sp, #32]
 8008b48:	4650      	mov	r0, sl
 8008b4a:	4659      	mov	r1, fp
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	07e2      	lsls	r2, r4, #31
 8008b50:	d504      	bpl.n	8008b5c <_strtod_l+0x5c4>
 8008b52:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b56:	f7f7 fd6f 	bl	8000638 <__aeabi_dmul>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	1064      	asrs	r4, r4, #1
 8008b5e:	f106 0608 	add.w	r6, r6, #8
 8008b62:	d1f4      	bne.n	8008b4e <_strtod_l+0x5b6>
 8008b64:	b10b      	cbz	r3, 8008b6a <_strtod_l+0x5d2>
 8008b66:	4682      	mov	sl, r0
 8008b68:	468b      	mov	fp, r1
 8008b6a:	9b08      	ldr	r3, [sp, #32]
 8008b6c:	b1b3      	cbz	r3, 8008b9c <_strtod_l+0x604>
 8008b6e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008b72:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	4659      	mov	r1, fp
 8008b7a:	dd0f      	ble.n	8008b9c <_strtod_l+0x604>
 8008b7c:	2b1f      	cmp	r3, #31
 8008b7e:	dd55      	ble.n	8008c2c <_strtod_l+0x694>
 8008b80:	2b34      	cmp	r3, #52	@ 0x34
 8008b82:	bfde      	ittt	le
 8008b84:	f04f 33ff 	movle.w	r3, #4294967295
 8008b88:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008b8c:	4093      	lslle	r3, r2
 8008b8e:	f04f 0a00 	mov.w	sl, #0
 8008b92:	bfcc      	ite	gt
 8008b94:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008b98:	ea03 0b01 	andle.w	fp, r3, r1
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	4650      	mov	r0, sl
 8008ba2:	4659      	mov	r1, fp
 8008ba4:	f7f7 ffb0 	bl	8000b08 <__aeabi_dcmpeq>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d1a6      	bne.n	8008afa <_strtod_l+0x562>
 8008bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008bb2:	9805      	ldr	r0, [sp, #20]
 8008bb4:	462b      	mov	r3, r5
 8008bb6:	463a      	mov	r2, r7
 8008bb8:	f002 feae 	bl	800b918 <__s2b>
 8008bbc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	f43f af05 	beq.w	80089ce <_strtod_l+0x436>
 8008bc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008bc6:	2a00      	cmp	r2, #0
 8008bc8:	eba9 0308 	sub.w	r3, r9, r8
 8008bcc:	bfa8      	it	ge
 8008bce:	2300      	movge	r3, #0
 8008bd0:	9312      	str	r3, [sp, #72]	@ 0x48
 8008bd2:	2400      	movs	r4, #0
 8008bd4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008bd8:	9316      	str	r3, [sp, #88]	@ 0x58
 8008bda:	46a0      	mov	r8, r4
 8008bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bde:	9805      	ldr	r0, [sp, #20]
 8008be0:	6859      	ldr	r1, [r3, #4]
 8008be2:	f002 fdf1 	bl	800b7c8 <_Balloc>
 8008be6:	4681      	mov	r9, r0
 8008be8:	2800      	cmp	r0, #0
 8008bea:	f43f aef4 	beq.w	80089d6 <_strtod_l+0x43e>
 8008bee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bf0:	691a      	ldr	r2, [r3, #16]
 8008bf2:	3202      	adds	r2, #2
 8008bf4:	f103 010c 	add.w	r1, r3, #12
 8008bf8:	0092      	lsls	r2, r2, #2
 8008bfa:	300c      	adds	r0, #12
 8008bfc:	f001 fb2b 	bl	800a256 <memcpy>
 8008c00:	ec4b ab10 	vmov	d0, sl, fp
 8008c04:	9805      	ldr	r0, [sp, #20]
 8008c06:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c08:	a91b      	add	r1, sp, #108	@ 0x6c
 8008c0a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008c0e:	f003 f9bf 	bl	800bf90 <__d2b>
 8008c12:	901a      	str	r0, [sp, #104]	@ 0x68
 8008c14:	2800      	cmp	r0, #0
 8008c16:	f43f aede 	beq.w	80089d6 <_strtod_l+0x43e>
 8008c1a:	9805      	ldr	r0, [sp, #20]
 8008c1c:	2101      	movs	r1, #1
 8008c1e:	f002 ff11 	bl	800ba44 <__i2b>
 8008c22:	4680      	mov	r8, r0
 8008c24:	b948      	cbnz	r0, 8008c3a <_strtod_l+0x6a2>
 8008c26:	f04f 0800 	mov.w	r8, #0
 8008c2a:	e6d4      	b.n	80089d6 <_strtod_l+0x43e>
 8008c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c30:	fa02 f303 	lsl.w	r3, r2, r3
 8008c34:	ea03 0a0a 	and.w	sl, r3, sl
 8008c38:	e7b0      	b.n	8008b9c <_strtod_l+0x604>
 8008c3a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008c3c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008c3e:	2d00      	cmp	r5, #0
 8008c40:	bfab      	itete	ge
 8008c42:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008c44:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008c46:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008c48:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008c4a:	bfac      	ite	ge
 8008c4c:	18ef      	addge	r7, r5, r3
 8008c4e:	1b5e      	sublt	r6, r3, r5
 8008c50:	9b08      	ldr	r3, [sp, #32]
 8008c52:	1aed      	subs	r5, r5, r3
 8008c54:	4415      	add	r5, r2
 8008c56:	4b66      	ldr	r3, [pc, #408]	@ (8008df0 <_strtod_l+0x858>)
 8008c58:	3d01      	subs	r5, #1
 8008c5a:	429d      	cmp	r5, r3
 8008c5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c60:	da50      	bge.n	8008d04 <_strtod_l+0x76c>
 8008c62:	1b5b      	subs	r3, r3, r5
 8008c64:	2b1f      	cmp	r3, #31
 8008c66:	eba2 0203 	sub.w	r2, r2, r3
 8008c6a:	f04f 0101 	mov.w	r1, #1
 8008c6e:	dc3d      	bgt.n	8008cec <_strtod_l+0x754>
 8008c70:	fa01 f303 	lsl.w	r3, r1, r3
 8008c74:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c76:	2300      	movs	r3, #0
 8008c78:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c7a:	18bd      	adds	r5, r7, r2
 8008c7c:	9b08      	ldr	r3, [sp, #32]
 8008c7e:	42af      	cmp	r7, r5
 8008c80:	4416      	add	r6, r2
 8008c82:	441e      	add	r6, r3
 8008c84:	463b      	mov	r3, r7
 8008c86:	bfa8      	it	ge
 8008c88:	462b      	movge	r3, r5
 8008c8a:	42b3      	cmp	r3, r6
 8008c8c:	bfa8      	it	ge
 8008c8e:	4633      	movge	r3, r6
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	bfc2      	ittt	gt
 8008c94:	1aed      	subgt	r5, r5, r3
 8008c96:	1af6      	subgt	r6, r6, r3
 8008c98:	1aff      	subgt	r7, r7, r3
 8008c9a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	dd16      	ble.n	8008cce <_strtod_l+0x736>
 8008ca0:	4641      	mov	r1, r8
 8008ca2:	9805      	ldr	r0, [sp, #20]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	f002 ff8d 	bl	800bbc4 <__pow5mult>
 8008caa:	4680      	mov	r8, r0
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d0ba      	beq.n	8008c26 <_strtod_l+0x68e>
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008cb4:	9805      	ldr	r0, [sp, #20]
 8008cb6:	f002 fedb 	bl	800ba70 <__multiply>
 8008cba:	900e      	str	r0, [sp, #56]	@ 0x38
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	f43f ae8a 	beq.w	80089d6 <_strtod_l+0x43e>
 8008cc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008cc4:	9805      	ldr	r0, [sp, #20]
 8008cc6:	f002 fdbf 	bl	800b848 <_Bfree>
 8008cca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ccc:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cce:	2d00      	cmp	r5, #0
 8008cd0:	dc1d      	bgt.n	8008d0e <_strtod_l+0x776>
 8008cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	dd23      	ble.n	8008d20 <_strtod_l+0x788>
 8008cd8:	4649      	mov	r1, r9
 8008cda:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008cdc:	9805      	ldr	r0, [sp, #20]
 8008cde:	f002 ff71 	bl	800bbc4 <__pow5mult>
 8008ce2:	4681      	mov	r9, r0
 8008ce4:	b9e0      	cbnz	r0, 8008d20 <_strtod_l+0x788>
 8008ce6:	f04f 0900 	mov.w	r9, #0
 8008cea:	e674      	b.n	80089d6 <_strtod_l+0x43e>
 8008cec:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008cf0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008cf4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008cf8:	35e2      	adds	r5, #226	@ 0xe2
 8008cfa:	fa01 f305 	lsl.w	r3, r1, r5
 8008cfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d00:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008d02:	e7ba      	b.n	8008c7a <_strtod_l+0x6e2>
 8008d04:	2300      	movs	r3, #0
 8008d06:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d08:	2301      	movs	r3, #1
 8008d0a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d0c:	e7b5      	b.n	8008c7a <_strtod_l+0x6e2>
 8008d0e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d10:	9805      	ldr	r0, [sp, #20]
 8008d12:	462a      	mov	r2, r5
 8008d14:	f002 ffb0 	bl	800bc78 <__lshift>
 8008d18:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	d1d9      	bne.n	8008cd2 <_strtod_l+0x73a>
 8008d1e:	e65a      	b.n	80089d6 <_strtod_l+0x43e>
 8008d20:	2e00      	cmp	r6, #0
 8008d22:	dd07      	ble.n	8008d34 <_strtod_l+0x79c>
 8008d24:	4649      	mov	r1, r9
 8008d26:	9805      	ldr	r0, [sp, #20]
 8008d28:	4632      	mov	r2, r6
 8008d2a:	f002 ffa5 	bl	800bc78 <__lshift>
 8008d2e:	4681      	mov	r9, r0
 8008d30:	2800      	cmp	r0, #0
 8008d32:	d0d8      	beq.n	8008ce6 <_strtod_l+0x74e>
 8008d34:	2f00      	cmp	r7, #0
 8008d36:	dd08      	ble.n	8008d4a <_strtod_l+0x7b2>
 8008d38:	4641      	mov	r1, r8
 8008d3a:	9805      	ldr	r0, [sp, #20]
 8008d3c:	463a      	mov	r2, r7
 8008d3e:	f002 ff9b 	bl	800bc78 <__lshift>
 8008d42:	4680      	mov	r8, r0
 8008d44:	2800      	cmp	r0, #0
 8008d46:	f43f ae46 	beq.w	80089d6 <_strtod_l+0x43e>
 8008d4a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d4c:	9805      	ldr	r0, [sp, #20]
 8008d4e:	464a      	mov	r2, r9
 8008d50:	f003 f81a 	bl	800bd88 <__mdiff>
 8008d54:	4604      	mov	r4, r0
 8008d56:	2800      	cmp	r0, #0
 8008d58:	f43f ae3d 	beq.w	80089d6 <_strtod_l+0x43e>
 8008d5c:	68c3      	ldr	r3, [r0, #12]
 8008d5e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d60:	2300      	movs	r3, #0
 8008d62:	60c3      	str	r3, [r0, #12]
 8008d64:	4641      	mov	r1, r8
 8008d66:	f002 fff3 	bl	800bd50 <__mcmp>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	da46      	bge.n	8008dfc <_strtod_l+0x864>
 8008d6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d70:	ea53 030a 	orrs.w	r3, r3, sl
 8008d74:	d16c      	bne.n	8008e50 <_strtod_l+0x8b8>
 8008d76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d168      	bne.n	8008e50 <_strtod_l+0x8b8>
 8008d7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d82:	0d1b      	lsrs	r3, r3, #20
 8008d84:	051b      	lsls	r3, r3, #20
 8008d86:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008d8a:	d961      	bls.n	8008e50 <_strtod_l+0x8b8>
 8008d8c:	6963      	ldr	r3, [r4, #20]
 8008d8e:	b913      	cbnz	r3, 8008d96 <_strtod_l+0x7fe>
 8008d90:	6923      	ldr	r3, [r4, #16]
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	dd5c      	ble.n	8008e50 <_strtod_l+0x8b8>
 8008d96:	4621      	mov	r1, r4
 8008d98:	2201      	movs	r2, #1
 8008d9a:	9805      	ldr	r0, [sp, #20]
 8008d9c:	f002 ff6c 	bl	800bc78 <__lshift>
 8008da0:	4641      	mov	r1, r8
 8008da2:	4604      	mov	r4, r0
 8008da4:	f002 ffd4 	bl	800bd50 <__mcmp>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	dd51      	ble.n	8008e50 <_strtod_l+0x8b8>
 8008dac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008db0:	9a08      	ldr	r2, [sp, #32]
 8008db2:	0d1b      	lsrs	r3, r3, #20
 8008db4:	051b      	lsls	r3, r3, #20
 8008db6:	2a00      	cmp	r2, #0
 8008db8:	d06b      	beq.n	8008e92 <_strtod_l+0x8fa>
 8008dba:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008dbe:	d868      	bhi.n	8008e92 <_strtod_l+0x8fa>
 8008dc0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008dc4:	f67f ae9d 	bls.w	8008b02 <_strtod_l+0x56a>
 8008dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8008df4 <_strtod_l+0x85c>)
 8008dca:	4650      	mov	r0, sl
 8008dcc:	4659      	mov	r1, fp
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f7f7 fc32 	bl	8000638 <__aeabi_dmul>
 8008dd4:	4b08      	ldr	r3, [pc, #32]	@ (8008df8 <_strtod_l+0x860>)
 8008dd6:	400b      	ands	r3, r1
 8008dd8:	4682      	mov	sl, r0
 8008dda:	468b      	mov	fp, r1
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f47f ae05 	bne.w	80089ec <_strtod_l+0x454>
 8008de2:	9a05      	ldr	r2, [sp, #20]
 8008de4:	2322      	movs	r3, #34	@ 0x22
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	e600      	b.n	80089ec <_strtod_l+0x454>
 8008dea:	bf00      	nop
 8008dec:	0800cee0 	.word	0x0800cee0
 8008df0:	fffffc02 	.word	0xfffffc02
 8008df4:	39500000 	.word	0x39500000
 8008df8:	7ff00000 	.word	0x7ff00000
 8008dfc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008e00:	d165      	bne.n	8008ece <_strtod_l+0x936>
 8008e02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008e04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e08:	b35a      	cbz	r2, 8008e62 <_strtod_l+0x8ca>
 8008e0a:	4a9f      	ldr	r2, [pc, #636]	@ (8009088 <_strtod_l+0xaf0>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d12b      	bne.n	8008e68 <_strtod_l+0x8d0>
 8008e10:	9b08      	ldr	r3, [sp, #32]
 8008e12:	4651      	mov	r1, sl
 8008e14:	b303      	cbz	r3, 8008e58 <_strtod_l+0x8c0>
 8008e16:	4b9d      	ldr	r3, [pc, #628]	@ (800908c <_strtod_l+0xaf4>)
 8008e18:	465a      	mov	r2, fp
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008e20:	f04f 32ff 	mov.w	r2, #4294967295
 8008e24:	d81b      	bhi.n	8008e5e <_strtod_l+0x8c6>
 8008e26:	0d1b      	lsrs	r3, r3, #20
 8008e28:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e30:	4299      	cmp	r1, r3
 8008e32:	d119      	bne.n	8008e68 <_strtod_l+0x8d0>
 8008e34:	4b96      	ldr	r3, [pc, #600]	@ (8009090 <_strtod_l+0xaf8>)
 8008e36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d102      	bne.n	8008e42 <_strtod_l+0x8aa>
 8008e3c:	3101      	adds	r1, #1
 8008e3e:	f43f adca 	beq.w	80089d6 <_strtod_l+0x43e>
 8008e42:	4b92      	ldr	r3, [pc, #584]	@ (800908c <_strtod_l+0xaf4>)
 8008e44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e46:	401a      	ands	r2, r3
 8008e48:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008e4c:	f04f 0a00 	mov.w	sl, #0
 8008e50:	9b08      	ldr	r3, [sp, #32]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1b8      	bne.n	8008dc8 <_strtod_l+0x830>
 8008e56:	e5c9      	b.n	80089ec <_strtod_l+0x454>
 8008e58:	f04f 33ff 	mov.w	r3, #4294967295
 8008e5c:	e7e8      	b.n	8008e30 <_strtod_l+0x898>
 8008e5e:	4613      	mov	r3, r2
 8008e60:	e7e6      	b.n	8008e30 <_strtod_l+0x898>
 8008e62:	ea53 030a 	orrs.w	r3, r3, sl
 8008e66:	d0a1      	beq.n	8008dac <_strtod_l+0x814>
 8008e68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e6a:	b1db      	cbz	r3, 8008ea4 <_strtod_l+0x90c>
 8008e6c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e6e:	4213      	tst	r3, r2
 8008e70:	d0ee      	beq.n	8008e50 <_strtod_l+0x8b8>
 8008e72:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e74:	9a08      	ldr	r2, [sp, #32]
 8008e76:	4650      	mov	r0, sl
 8008e78:	4659      	mov	r1, fp
 8008e7a:	b1bb      	cbz	r3, 8008eac <_strtod_l+0x914>
 8008e7c:	f7ff fb6b 	bl	8008556 <sulp>
 8008e80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e84:	ec53 2b10 	vmov	r2, r3, d0
 8008e88:	f7f7 fa20 	bl	80002cc <__adddf3>
 8008e8c:	4682      	mov	sl, r0
 8008e8e:	468b      	mov	fp, r1
 8008e90:	e7de      	b.n	8008e50 <_strtod_l+0x8b8>
 8008e92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008e96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008e9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008e9e:	f04f 3aff 	mov.w	sl, #4294967295
 8008ea2:	e7d5      	b.n	8008e50 <_strtod_l+0x8b8>
 8008ea4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ea6:	ea13 0f0a 	tst.w	r3, sl
 8008eaa:	e7e1      	b.n	8008e70 <_strtod_l+0x8d8>
 8008eac:	f7ff fb53 	bl	8008556 <sulp>
 8008eb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008eb4:	ec53 2b10 	vmov	r2, r3, d0
 8008eb8:	f7f7 fa06 	bl	80002c8 <__aeabi_dsub>
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	4682      	mov	sl, r0
 8008ec2:	468b      	mov	fp, r1
 8008ec4:	f7f7 fe20 	bl	8000b08 <__aeabi_dcmpeq>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	d0c1      	beq.n	8008e50 <_strtod_l+0x8b8>
 8008ecc:	e619      	b.n	8008b02 <_strtod_l+0x56a>
 8008ece:	4641      	mov	r1, r8
 8008ed0:	4620      	mov	r0, r4
 8008ed2:	f003 f8b5 	bl	800c040 <__ratio>
 8008ed6:	ec57 6b10 	vmov	r6, r7, d0
 8008eda:	2200      	movs	r2, #0
 8008edc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008ee0:	4630      	mov	r0, r6
 8008ee2:	4639      	mov	r1, r7
 8008ee4:	f7f7 fe24 	bl	8000b30 <__aeabi_dcmple>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d06f      	beq.n	8008fcc <_strtod_l+0xa34>
 8008eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d17a      	bne.n	8008fe8 <_strtod_l+0xa50>
 8008ef2:	f1ba 0f00 	cmp.w	sl, #0
 8008ef6:	d158      	bne.n	8008faa <_strtod_l+0xa12>
 8008ef8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008efa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d15a      	bne.n	8008fb8 <_strtod_l+0xa20>
 8008f02:	4b64      	ldr	r3, [pc, #400]	@ (8009094 <_strtod_l+0xafc>)
 8008f04:	2200      	movs	r2, #0
 8008f06:	4630      	mov	r0, r6
 8008f08:	4639      	mov	r1, r7
 8008f0a:	f7f7 fe07 	bl	8000b1c <__aeabi_dcmplt>
 8008f0e:	2800      	cmp	r0, #0
 8008f10:	d159      	bne.n	8008fc6 <_strtod_l+0xa2e>
 8008f12:	4630      	mov	r0, r6
 8008f14:	4639      	mov	r1, r7
 8008f16:	4b60      	ldr	r3, [pc, #384]	@ (8009098 <_strtod_l+0xb00>)
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f7f7 fb8d 	bl	8000638 <__aeabi_dmul>
 8008f1e:	4606      	mov	r6, r0
 8008f20:	460f      	mov	r7, r1
 8008f22:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008f26:	9606      	str	r6, [sp, #24]
 8008f28:	9307      	str	r3, [sp, #28]
 8008f2a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f2e:	4d57      	ldr	r5, [pc, #348]	@ (800908c <_strtod_l+0xaf4>)
 8008f30:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008f34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f36:	401d      	ands	r5, r3
 8008f38:	4b58      	ldr	r3, [pc, #352]	@ (800909c <_strtod_l+0xb04>)
 8008f3a:	429d      	cmp	r5, r3
 8008f3c:	f040 80b2 	bne.w	80090a4 <_strtod_l+0xb0c>
 8008f40:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f42:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008f46:	ec4b ab10 	vmov	d0, sl, fp
 8008f4a:	f002 ffb1 	bl	800beb0 <__ulp>
 8008f4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f52:	ec51 0b10 	vmov	r0, r1, d0
 8008f56:	f7f7 fb6f 	bl	8000638 <__aeabi_dmul>
 8008f5a:	4652      	mov	r2, sl
 8008f5c:	465b      	mov	r3, fp
 8008f5e:	f7f7 f9b5 	bl	80002cc <__adddf3>
 8008f62:	460b      	mov	r3, r1
 8008f64:	4949      	ldr	r1, [pc, #292]	@ (800908c <_strtod_l+0xaf4>)
 8008f66:	4a4e      	ldr	r2, [pc, #312]	@ (80090a0 <_strtod_l+0xb08>)
 8008f68:	4019      	ands	r1, r3
 8008f6a:	4291      	cmp	r1, r2
 8008f6c:	4682      	mov	sl, r0
 8008f6e:	d942      	bls.n	8008ff6 <_strtod_l+0xa5e>
 8008f70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f72:	4b47      	ldr	r3, [pc, #284]	@ (8009090 <_strtod_l+0xaf8>)
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d103      	bne.n	8008f80 <_strtod_l+0x9e8>
 8008f78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	f43f ad2b 	beq.w	80089d6 <_strtod_l+0x43e>
 8008f80:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009090 <_strtod_l+0xaf8>
 8008f84:	f04f 3aff 	mov.w	sl, #4294967295
 8008f88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f8a:	9805      	ldr	r0, [sp, #20]
 8008f8c:	f002 fc5c 	bl	800b848 <_Bfree>
 8008f90:	9805      	ldr	r0, [sp, #20]
 8008f92:	4649      	mov	r1, r9
 8008f94:	f002 fc58 	bl	800b848 <_Bfree>
 8008f98:	9805      	ldr	r0, [sp, #20]
 8008f9a:	4641      	mov	r1, r8
 8008f9c:	f002 fc54 	bl	800b848 <_Bfree>
 8008fa0:	9805      	ldr	r0, [sp, #20]
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	f002 fc50 	bl	800b848 <_Bfree>
 8008fa8:	e618      	b.n	8008bdc <_strtod_l+0x644>
 8008faa:	f1ba 0f01 	cmp.w	sl, #1
 8008fae:	d103      	bne.n	8008fb8 <_strtod_l+0xa20>
 8008fb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f43f ada5 	beq.w	8008b02 <_strtod_l+0x56a>
 8008fb8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009068 <_strtod_l+0xad0>
 8008fbc:	4f35      	ldr	r7, [pc, #212]	@ (8009094 <_strtod_l+0xafc>)
 8008fbe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008fc2:	2600      	movs	r6, #0
 8008fc4:	e7b1      	b.n	8008f2a <_strtod_l+0x992>
 8008fc6:	4f34      	ldr	r7, [pc, #208]	@ (8009098 <_strtod_l+0xb00>)
 8008fc8:	2600      	movs	r6, #0
 8008fca:	e7aa      	b.n	8008f22 <_strtod_l+0x98a>
 8008fcc:	4b32      	ldr	r3, [pc, #200]	@ (8009098 <_strtod_l+0xb00>)
 8008fce:	4630      	mov	r0, r6
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f7f7 fb30 	bl	8000638 <__aeabi_dmul>
 8008fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fda:	4606      	mov	r6, r0
 8008fdc:	460f      	mov	r7, r1
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d09f      	beq.n	8008f22 <_strtod_l+0x98a>
 8008fe2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008fe6:	e7a0      	b.n	8008f2a <_strtod_l+0x992>
 8008fe8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009070 <_strtod_l+0xad8>
 8008fec:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008ff0:	ec57 6b17 	vmov	r6, r7, d7
 8008ff4:	e799      	b.n	8008f2a <_strtod_l+0x992>
 8008ff6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008ffa:	9b08      	ldr	r3, [sp, #32]
 8008ffc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1c1      	bne.n	8008f88 <_strtod_l+0x9f0>
 8009004:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009008:	0d1b      	lsrs	r3, r3, #20
 800900a:	051b      	lsls	r3, r3, #20
 800900c:	429d      	cmp	r5, r3
 800900e:	d1bb      	bne.n	8008f88 <_strtod_l+0x9f0>
 8009010:	4630      	mov	r0, r6
 8009012:	4639      	mov	r1, r7
 8009014:	f7f7 fe70 	bl	8000cf8 <__aeabi_d2lz>
 8009018:	f7f7 fae0 	bl	80005dc <__aeabi_l2d>
 800901c:	4602      	mov	r2, r0
 800901e:	460b      	mov	r3, r1
 8009020:	4630      	mov	r0, r6
 8009022:	4639      	mov	r1, r7
 8009024:	f7f7 f950 	bl	80002c8 <__aeabi_dsub>
 8009028:	460b      	mov	r3, r1
 800902a:	4602      	mov	r2, r0
 800902c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009030:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009034:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009036:	ea46 060a 	orr.w	r6, r6, sl
 800903a:	431e      	orrs	r6, r3
 800903c:	d06f      	beq.n	800911e <_strtod_l+0xb86>
 800903e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009078 <_strtod_l+0xae0>)
 8009040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009044:	f7f7 fd6a 	bl	8000b1c <__aeabi_dcmplt>
 8009048:	2800      	cmp	r0, #0
 800904a:	f47f accf 	bne.w	80089ec <_strtod_l+0x454>
 800904e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009080 <_strtod_l+0xae8>)
 8009050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009054:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009058:	f7f7 fd7e 	bl	8000b58 <__aeabi_dcmpgt>
 800905c:	2800      	cmp	r0, #0
 800905e:	d093      	beq.n	8008f88 <_strtod_l+0x9f0>
 8009060:	e4c4      	b.n	80089ec <_strtod_l+0x454>
 8009062:	bf00      	nop
 8009064:	f3af 8000 	nop.w
 8009068:	00000000 	.word	0x00000000
 800906c:	bff00000 	.word	0xbff00000
 8009070:	00000000 	.word	0x00000000
 8009074:	3ff00000 	.word	0x3ff00000
 8009078:	94a03595 	.word	0x94a03595
 800907c:	3fdfffff 	.word	0x3fdfffff
 8009080:	35afe535 	.word	0x35afe535
 8009084:	3fe00000 	.word	0x3fe00000
 8009088:	000fffff 	.word	0x000fffff
 800908c:	7ff00000 	.word	0x7ff00000
 8009090:	7fefffff 	.word	0x7fefffff
 8009094:	3ff00000 	.word	0x3ff00000
 8009098:	3fe00000 	.word	0x3fe00000
 800909c:	7fe00000 	.word	0x7fe00000
 80090a0:	7c9fffff 	.word	0x7c9fffff
 80090a4:	9b08      	ldr	r3, [sp, #32]
 80090a6:	b323      	cbz	r3, 80090f2 <_strtod_l+0xb5a>
 80090a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80090ac:	d821      	bhi.n	80090f2 <_strtod_l+0xb5a>
 80090ae:	a328      	add	r3, pc, #160	@ (adr r3, 8009150 <_strtod_l+0xbb8>)
 80090b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b4:	4630      	mov	r0, r6
 80090b6:	4639      	mov	r1, r7
 80090b8:	f7f7 fd3a 	bl	8000b30 <__aeabi_dcmple>
 80090bc:	b1a0      	cbz	r0, 80090e8 <_strtod_l+0xb50>
 80090be:	4639      	mov	r1, r7
 80090c0:	4630      	mov	r0, r6
 80090c2:	f7f7 fd91 	bl	8000be8 <__aeabi_d2uiz>
 80090c6:	2801      	cmp	r0, #1
 80090c8:	bf38      	it	cc
 80090ca:	2001      	movcc	r0, #1
 80090cc:	f7f7 fa3a 	bl	8000544 <__aeabi_ui2d>
 80090d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090d2:	4606      	mov	r6, r0
 80090d4:	460f      	mov	r7, r1
 80090d6:	b9fb      	cbnz	r3, 8009118 <_strtod_l+0xb80>
 80090d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80090dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80090de:	9315      	str	r3, [sp, #84]	@ 0x54
 80090e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80090e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80090e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80090ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80090ee:	1b5b      	subs	r3, r3, r5
 80090f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80090f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80090f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80090fa:	f002 fed9 	bl	800beb0 <__ulp>
 80090fe:	4650      	mov	r0, sl
 8009100:	ec53 2b10 	vmov	r2, r3, d0
 8009104:	4659      	mov	r1, fp
 8009106:	f7f7 fa97 	bl	8000638 <__aeabi_dmul>
 800910a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800910e:	f7f7 f8dd 	bl	80002cc <__adddf3>
 8009112:	4682      	mov	sl, r0
 8009114:	468b      	mov	fp, r1
 8009116:	e770      	b.n	8008ffa <_strtod_l+0xa62>
 8009118:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800911c:	e7e0      	b.n	80090e0 <_strtod_l+0xb48>
 800911e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009158 <_strtod_l+0xbc0>)
 8009120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009124:	f7f7 fcfa 	bl	8000b1c <__aeabi_dcmplt>
 8009128:	e798      	b.n	800905c <_strtod_l+0xac4>
 800912a:	2300      	movs	r3, #0
 800912c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800912e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009132:	6013      	str	r3, [r2, #0]
 8009134:	f7ff ba6d 	b.w	8008612 <_strtod_l+0x7a>
 8009138:	2a65      	cmp	r2, #101	@ 0x65
 800913a:	f43f ab66 	beq.w	800880a <_strtod_l+0x272>
 800913e:	2a45      	cmp	r2, #69	@ 0x45
 8009140:	f43f ab63 	beq.w	800880a <_strtod_l+0x272>
 8009144:	2301      	movs	r3, #1
 8009146:	f7ff bb9e 	b.w	8008886 <_strtod_l+0x2ee>
 800914a:	bf00      	nop
 800914c:	f3af 8000 	nop.w
 8009150:	ffc00000 	.word	0xffc00000
 8009154:	41dfffff 	.word	0x41dfffff
 8009158:	94a03595 	.word	0x94a03595
 800915c:	3fcfffff 	.word	0x3fcfffff

08009160 <_strtod_r>:
 8009160:	4b01      	ldr	r3, [pc, #4]	@ (8009168 <_strtod_r+0x8>)
 8009162:	f7ff ba19 	b.w	8008598 <_strtod_l>
 8009166:	bf00      	nop
 8009168:	200000a4 	.word	0x200000a4

0800916c <strtod>:
 800916c:	460a      	mov	r2, r1
 800916e:	4601      	mov	r1, r0
 8009170:	4802      	ldr	r0, [pc, #8]	@ (800917c <strtod+0x10>)
 8009172:	4b03      	ldr	r3, [pc, #12]	@ (8009180 <strtod+0x14>)
 8009174:	6800      	ldr	r0, [r0, #0]
 8009176:	f7ff ba0f 	b.w	8008598 <_strtod_l>
 800917a:	bf00      	nop
 800917c:	20000210 	.word	0x20000210
 8009180:	200000a4 	.word	0x200000a4

08009184 <__cvt>:
 8009184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009188:	ec57 6b10 	vmov	r6, r7, d0
 800918c:	2f00      	cmp	r7, #0
 800918e:	460c      	mov	r4, r1
 8009190:	4619      	mov	r1, r3
 8009192:	463b      	mov	r3, r7
 8009194:	bfbb      	ittet	lt
 8009196:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800919a:	461f      	movlt	r7, r3
 800919c:	2300      	movge	r3, #0
 800919e:	232d      	movlt	r3, #45	@ 0x2d
 80091a0:	700b      	strb	r3, [r1, #0]
 80091a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091a4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80091a8:	4691      	mov	r9, r2
 80091aa:	f023 0820 	bic.w	r8, r3, #32
 80091ae:	bfbc      	itt	lt
 80091b0:	4632      	movlt	r2, r6
 80091b2:	4616      	movlt	r6, r2
 80091b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80091b8:	d005      	beq.n	80091c6 <__cvt+0x42>
 80091ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80091be:	d100      	bne.n	80091c2 <__cvt+0x3e>
 80091c0:	3401      	adds	r4, #1
 80091c2:	2102      	movs	r1, #2
 80091c4:	e000      	b.n	80091c8 <__cvt+0x44>
 80091c6:	2103      	movs	r1, #3
 80091c8:	ab03      	add	r3, sp, #12
 80091ca:	9301      	str	r3, [sp, #4]
 80091cc:	ab02      	add	r3, sp, #8
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	ec47 6b10 	vmov	d0, r6, r7
 80091d4:	4653      	mov	r3, sl
 80091d6:	4622      	mov	r2, r4
 80091d8:	f001 f8e6 	bl	800a3a8 <_dtoa_r>
 80091dc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80091e0:	4605      	mov	r5, r0
 80091e2:	d119      	bne.n	8009218 <__cvt+0x94>
 80091e4:	f019 0f01 	tst.w	r9, #1
 80091e8:	d00e      	beq.n	8009208 <__cvt+0x84>
 80091ea:	eb00 0904 	add.w	r9, r0, r4
 80091ee:	2200      	movs	r2, #0
 80091f0:	2300      	movs	r3, #0
 80091f2:	4630      	mov	r0, r6
 80091f4:	4639      	mov	r1, r7
 80091f6:	f7f7 fc87 	bl	8000b08 <__aeabi_dcmpeq>
 80091fa:	b108      	cbz	r0, 8009200 <__cvt+0x7c>
 80091fc:	f8cd 900c 	str.w	r9, [sp, #12]
 8009200:	2230      	movs	r2, #48	@ 0x30
 8009202:	9b03      	ldr	r3, [sp, #12]
 8009204:	454b      	cmp	r3, r9
 8009206:	d31e      	bcc.n	8009246 <__cvt+0xc2>
 8009208:	9b03      	ldr	r3, [sp, #12]
 800920a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800920c:	1b5b      	subs	r3, r3, r5
 800920e:	4628      	mov	r0, r5
 8009210:	6013      	str	r3, [r2, #0]
 8009212:	b004      	add	sp, #16
 8009214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009218:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800921c:	eb00 0904 	add.w	r9, r0, r4
 8009220:	d1e5      	bne.n	80091ee <__cvt+0x6a>
 8009222:	7803      	ldrb	r3, [r0, #0]
 8009224:	2b30      	cmp	r3, #48	@ 0x30
 8009226:	d10a      	bne.n	800923e <__cvt+0xba>
 8009228:	2200      	movs	r2, #0
 800922a:	2300      	movs	r3, #0
 800922c:	4630      	mov	r0, r6
 800922e:	4639      	mov	r1, r7
 8009230:	f7f7 fc6a 	bl	8000b08 <__aeabi_dcmpeq>
 8009234:	b918      	cbnz	r0, 800923e <__cvt+0xba>
 8009236:	f1c4 0401 	rsb	r4, r4, #1
 800923a:	f8ca 4000 	str.w	r4, [sl]
 800923e:	f8da 3000 	ldr.w	r3, [sl]
 8009242:	4499      	add	r9, r3
 8009244:	e7d3      	b.n	80091ee <__cvt+0x6a>
 8009246:	1c59      	adds	r1, r3, #1
 8009248:	9103      	str	r1, [sp, #12]
 800924a:	701a      	strb	r2, [r3, #0]
 800924c:	e7d9      	b.n	8009202 <__cvt+0x7e>

0800924e <__exponent>:
 800924e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009250:	2900      	cmp	r1, #0
 8009252:	bfba      	itte	lt
 8009254:	4249      	neglt	r1, r1
 8009256:	232d      	movlt	r3, #45	@ 0x2d
 8009258:	232b      	movge	r3, #43	@ 0x2b
 800925a:	2909      	cmp	r1, #9
 800925c:	7002      	strb	r2, [r0, #0]
 800925e:	7043      	strb	r3, [r0, #1]
 8009260:	dd29      	ble.n	80092b6 <__exponent+0x68>
 8009262:	f10d 0307 	add.w	r3, sp, #7
 8009266:	461d      	mov	r5, r3
 8009268:	270a      	movs	r7, #10
 800926a:	461a      	mov	r2, r3
 800926c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009270:	fb07 1416 	mls	r4, r7, r6, r1
 8009274:	3430      	adds	r4, #48	@ 0x30
 8009276:	f802 4c01 	strb.w	r4, [r2, #-1]
 800927a:	460c      	mov	r4, r1
 800927c:	2c63      	cmp	r4, #99	@ 0x63
 800927e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009282:	4631      	mov	r1, r6
 8009284:	dcf1      	bgt.n	800926a <__exponent+0x1c>
 8009286:	3130      	adds	r1, #48	@ 0x30
 8009288:	1e94      	subs	r4, r2, #2
 800928a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800928e:	1c41      	adds	r1, r0, #1
 8009290:	4623      	mov	r3, r4
 8009292:	42ab      	cmp	r3, r5
 8009294:	d30a      	bcc.n	80092ac <__exponent+0x5e>
 8009296:	f10d 0309 	add.w	r3, sp, #9
 800929a:	1a9b      	subs	r3, r3, r2
 800929c:	42ac      	cmp	r4, r5
 800929e:	bf88      	it	hi
 80092a0:	2300      	movhi	r3, #0
 80092a2:	3302      	adds	r3, #2
 80092a4:	4403      	add	r3, r0
 80092a6:	1a18      	subs	r0, r3, r0
 80092a8:	b003      	add	sp, #12
 80092aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ac:	f813 6b01 	ldrb.w	r6, [r3], #1
 80092b0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80092b4:	e7ed      	b.n	8009292 <__exponent+0x44>
 80092b6:	2330      	movs	r3, #48	@ 0x30
 80092b8:	3130      	adds	r1, #48	@ 0x30
 80092ba:	7083      	strb	r3, [r0, #2]
 80092bc:	70c1      	strb	r1, [r0, #3]
 80092be:	1d03      	adds	r3, r0, #4
 80092c0:	e7f1      	b.n	80092a6 <__exponent+0x58>
	...

080092c4 <_printf_float>:
 80092c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c8:	b08d      	sub	sp, #52	@ 0x34
 80092ca:	460c      	mov	r4, r1
 80092cc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80092d0:	4616      	mov	r6, r2
 80092d2:	461f      	mov	r7, r3
 80092d4:	4605      	mov	r5, r0
 80092d6:	f000 ff47 	bl	800a168 <_localeconv_r>
 80092da:	6803      	ldr	r3, [r0, #0]
 80092dc:	9304      	str	r3, [sp, #16]
 80092de:	4618      	mov	r0, r3
 80092e0:	f7f6 ffe6 	bl	80002b0 <strlen>
 80092e4:	2300      	movs	r3, #0
 80092e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80092e8:	f8d8 3000 	ldr.w	r3, [r8]
 80092ec:	9005      	str	r0, [sp, #20]
 80092ee:	3307      	adds	r3, #7
 80092f0:	f023 0307 	bic.w	r3, r3, #7
 80092f4:	f103 0208 	add.w	r2, r3, #8
 80092f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80092fc:	f8d4 b000 	ldr.w	fp, [r4]
 8009300:	f8c8 2000 	str.w	r2, [r8]
 8009304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009308:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800930c:	9307      	str	r3, [sp, #28]
 800930e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009312:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800931a:	4b9c      	ldr	r3, [pc, #624]	@ (800958c <_printf_float+0x2c8>)
 800931c:	f04f 32ff 	mov.w	r2, #4294967295
 8009320:	f7f7 fc24 	bl	8000b6c <__aeabi_dcmpun>
 8009324:	bb70      	cbnz	r0, 8009384 <_printf_float+0xc0>
 8009326:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800932a:	4b98      	ldr	r3, [pc, #608]	@ (800958c <_printf_float+0x2c8>)
 800932c:	f04f 32ff 	mov.w	r2, #4294967295
 8009330:	f7f7 fbfe 	bl	8000b30 <__aeabi_dcmple>
 8009334:	bb30      	cbnz	r0, 8009384 <_printf_float+0xc0>
 8009336:	2200      	movs	r2, #0
 8009338:	2300      	movs	r3, #0
 800933a:	4640      	mov	r0, r8
 800933c:	4649      	mov	r1, r9
 800933e:	f7f7 fbed 	bl	8000b1c <__aeabi_dcmplt>
 8009342:	b110      	cbz	r0, 800934a <_printf_float+0x86>
 8009344:	232d      	movs	r3, #45	@ 0x2d
 8009346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800934a:	4a91      	ldr	r2, [pc, #580]	@ (8009590 <_printf_float+0x2cc>)
 800934c:	4b91      	ldr	r3, [pc, #580]	@ (8009594 <_printf_float+0x2d0>)
 800934e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009352:	bf94      	ite	ls
 8009354:	4690      	movls	r8, r2
 8009356:	4698      	movhi	r8, r3
 8009358:	2303      	movs	r3, #3
 800935a:	6123      	str	r3, [r4, #16]
 800935c:	f02b 0304 	bic.w	r3, fp, #4
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	f04f 0900 	mov.w	r9, #0
 8009366:	9700      	str	r7, [sp, #0]
 8009368:	4633      	mov	r3, r6
 800936a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800936c:	4621      	mov	r1, r4
 800936e:	4628      	mov	r0, r5
 8009370:	f000 f9d2 	bl	8009718 <_printf_common>
 8009374:	3001      	adds	r0, #1
 8009376:	f040 808d 	bne.w	8009494 <_printf_float+0x1d0>
 800937a:	f04f 30ff 	mov.w	r0, #4294967295
 800937e:	b00d      	add	sp, #52	@ 0x34
 8009380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009384:	4642      	mov	r2, r8
 8009386:	464b      	mov	r3, r9
 8009388:	4640      	mov	r0, r8
 800938a:	4649      	mov	r1, r9
 800938c:	f7f7 fbee 	bl	8000b6c <__aeabi_dcmpun>
 8009390:	b140      	cbz	r0, 80093a4 <_printf_float+0xe0>
 8009392:	464b      	mov	r3, r9
 8009394:	2b00      	cmp	r3, #0
 8009396:	bfbc      	itt	lt
 8009398:	232d      	movlt	r3, #45	@ 0x2d
 800939a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800939e:	4a7e      	ldr	r2, [pc, #504]	@ (8009598 <_printf_float+0x2d4>)
 80093a0:	4b7e      	ldr	r3, [pc, #504]	@ (800959c <_printf_float+0x2d8>)
 80093a2:	e7d4      	b.n	800934e <_printf_float+0x8a>
 80093a4:	6863      	ldr	r3, [r4, #4]
 80093a6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80093aa:	9206      	str	r2, [sp, #24]
 80093ac:	1c5a      	adds	r2, r3, #1
 80093ae:	d13b      	bne.n	8009428 <_printf_float+0x164>
 80093b0:	2306      	movs	r3, #6
 80093b2:	6063      	str	r3, [r4, #4]
 80093b4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80093b8:	2300      	movs	r3, #0
 80093ba:	6022      	str	r2, [r4, #0]
 80093bc:	9303      	str	r3, [sp, #12]
 80093be:	ab0a      	add	r3, sp, #40	@ 0x28
 80093c0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80093c4:	ab09      	add	r3, sp, #36	@ 0x24
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	6861      	ldr	r1, [r4, #4]
 80093ca:	ec49 8b10 	vmov	d0, r8, r9
 80093ce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80093d2:	4628      	mov	r0, r5
 80093d4:	f7ff fed6 	bl	8009184 <__cvt>
 80093d8:	9b06      	ldr	r3, [sp, #24]
 80093da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093dc:	2b47      	cmp	r3, #71	@ 0x47
 80093de:	4680      	mov	r8, r0
 80093e0:	d129      	bne.n	8009436 <_printf_float+0x172>
 80093e2:	1cc8      	adds	r0, r1, #3
 80093e4:	db02      	blt.n	80093ec <_printf_float+0x128>
 80093e6:	6863      	ldr	r3, [r4, #4]
 80093e8:	4299      	cmp	r1, r3
 80093ea:	dd41      	ble.n	8009470 <_printf_float+0x1ac>
 80093ec:	f1aa 0a02 	sub.w	sl, sl, #2
 80093f0:	fa5f fa8a 	uxtb.w	sl, sl
 80093f4:	3901      	subs	r1, #1
 80093f6:	4652      	mov	r2, sl
 80093f8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80093fc:	9109      	str	r1, [sp, #36]	@ 0x24
 80093fe:	f7ff ff26 	bl	800924e <__exponent>
 8009402:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009404:	1813      	adds	r3, r2, r0
 8009406:	2a01      	cmp	r2, #1
 8009408:	4681      	mov	r9, r0
 800940a:	6123      	str	r3, [r4, #16]
 800940c:	dc02      	bgt.n	8009414 <_printf_float+0x150>
 800940e:	6822      	ldr	r2, [r4, #0]
 8009410:	07d2      	lsls	r2, r2, #31
 8009412:	d501      	bpl.n	8009418 <_printf_float+0x154>
 8009414:	3301      	adds	r3, #1
 8009416:	6123      	str	r3, [r4, #16]
 8009418:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800941c:	2b00      	cmp	r3, #0
 800941e:	d0a2      	beq.n	8009366 <_printf_float+0xa2>
 8009420:	232d      	movs	r3, #45	@ 0x2d
 8009422:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009426:	e79e      	b.n	8009366 <_printf_float+0xa2>
 8009428:	9a06      	ldr	r2, [sp, #24]
 800942a:	2a47      	cmp	r2, #71	@ 0x47
 800942c:	d1c2      	bne.n	80093b4 <_printf_float+0xf0>
 800942e:	2b00      	cmp	r3, #0
 8009430:	d1c0      	bne.n	80093b4 <_printf_float+0xf0>
 8009432:	2301      	movs	r3, #1
 8009434:	e7bd      	b.n	80093b2 <_printf_float+0xee>
 8009436:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800943a:	d9db      	bls.n	80093f4 <_printf_float+0x130>
 800943c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009440:	d118      	bne.n	8009474 <_printf_float+0x1b0>
 8009442:	2900      	cmp	r1, #0
 8009444:	6863      	ldr	r3, [r4, #4]
 8009446:	dd0b      	ble.n	8009460 <_printf_float+0x19c>
 8009448:	6121      	str	r1, [r4, #16]
 800944a:	b913      	cbnz	r3, 8009452 <_printf_float+0x18e>
 800944c:	6822      	ldr	r2, [r4, #0]
 800944e:	07d0      	lsls	r0, r2, #31
 8009450:	d502      	bpl.n	8009458 <_printf_float+0x194>
 8009452:	3301      	adds	r3, #1
 8009454:	440b      	add	r3, r1
 8009456:	6123      	str	r3, [r4, #16]
 8009458:	65a1      	str	r1, [r4, #88]	@ 0x58
 800945a:	f04f 0900 	mov.w	r9, #0
 800945e:	e7db      	b.n	8009418 <_printf_float+0x154>
 8009460:	b913      	cbnz	r3, 8009468 <_printf_float+0x1a4>
 8009462:	6822      	ldr	r2, [r4, #0]
 8009464:	07d2      	lsls	r2, r2, #31
 8009466:	d501      	bpl.n	800946c <_printf_float+0x1a8>
 8009468:	3302      	adds	r3, #2
 800946a:	e7f4      	b.n	8009456 <_printf_float+0x192>
 800946c:	2301      	movs	r3, #1
 800946e:	e7f2      	b.n	8009456 <_printf_float+0x192>
 8009470:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009474:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009476:	4299      	cmp	r1, r3
 8009478:	db05      	blt.n	8009486 <_printf_float+0x1c2>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	6121      	str	r1, [r4, #16]
 800947e:	07d8      	lsls	r0, r3, #31
 8009480:	d5ea      	bpl.n	8009458 <_printf_float+0x194>
 8009482:	1c4b      	adds	r3, r1, #1
 8009484:	e7e7      	b.n	8009456 <_printf_float+0x192>
 8009486:	2900      	cmp	r1, #0
 8009488:	bfd4      	ite	le
 800948a:	f1c1 0202 	rsble	r2, r1, #2
 800948e:	2201      	movgt	r2, #1
 8009490:	4413      	add	r3, r2
 8009492:	e7e0      	b.n	8009456 <_printf_float+0x192>
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	055a      	lsls	r2, r3, #21
 8009498:	d407      	bmi.n	80094aa <_printf_float+0x1e6>
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	4642      	mov	r2, r8
 800949e:	4631      	mov	r1, r6
 80094a0:	4628      	mov	r0, r5
 80094a2:	47b8      	blx	r7
 80094a4:	3001      	adds	r0, #1
 80094a6:	d12b      	bne.n	8009500 <_printf_float+0x23c>
 80094a8:	e767      	b.n	800937a <_printf_float+0xb6>
 80094aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80094ae:	f240 80dd 	bls.w	800966c <_printf_float+0x3a8>
 80094b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80094b6:	2200      	movs	r2, #0
 80094b8:	2300      	movs	r3, #0
 80094ba:	f7f7 fb25 	bl	8000b08 <__aeabi_dcmpeq>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d033      	beq.n	800952a <_printf_float+0x266>
 80094c2:	4a37      	ldr	r2, [pc, #220]	@ (80095a0 <_printf_float+0x2dc>)
 80094c4:	2301      	movs	r3, #1
 80094c6:	4631      	mov	r1, r6
 80094c8:	4628      	mov	r0, r5
 80094ca:	47b8      	blx	r7
 80094cc:	3001      	adds	r0, #1
 80094ce:	f43f af54 	beq.w	800937a <_printf_float+0xb6>
 80094d2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80094d6:	4543      	cmp	r3, r8
 80094d8:	db02      	blt.n	80094e0 <_printf_float+0x21c>
 80094da:	6823      	ldr	r3, [r4, #0]
 80094dc:	07d8      	lsls	r0, r3, #31
 80094de:	d50f      	bpl.n	8009500 <_printf_float+0x23c>
 80094e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094e4:	4631      	mov	r1, r6
 80094e6:	4628      	mov	r0, r5
 80094e8:	47b8      	blx	r7
 80094ea:	3001      	adds	r0, #1
 80094ec:	f43f af45 	beq.w	800937a <_printf_float+0xb6>
 80094f0:	f04f 0900 	mov.w	r9, #0
 80094f4:	f108 38ff 	add.w	r8, r8, #4294967295
 80094f8:	f104 0a1a 	add.w	sl, r4, #26
 80094fc:	45c8      	cmp	r8, r9
 80094fe:	dc09      	bgt.n	8009514 <_printf_float+0x250>
 8009500:	6823      	ldr	r3, [r4, #0]
 8009502:	079b      	lsls	r3, r3, #30
 8009504:	f100 8103 	bmi.w	800970e <_printf_float+0x44a>
 8009508:	68e0      	ldr	r0, [r4, #12]
 800950a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800950c:	4298      	cmp	r0, r3
 800950e:	bfb8      	it	lt
 8009510:	4618      	movlt	r0, r3
 8009512:	e734      	b.n	800937e <_printf_float+0xba>
 8009514:	2301      	movs	r3, #1
 8009516:	4652      	mov	r2, sl
 8009518:	4631      	mov	r1, r6
 800951a:	4628      	mov	r0, r5
 800951c:	47b8      	blx	r7
 800951e:	3001      	adds	r0, #1
 8009520:	f43f af2b 	beq.w	800937a <_printf_float+0xb6>
 8009524:	f109 0901 	add.w	r9, r9, #1
 8009528:	e7e8      	b.n	80094fc <_printf_float+0x238>
 800952a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800952c:	2b00      	cmp	r3, #0
 800952e:	dc39      	bgt.n	80095a4 <_printf_float+0x2e0>
 8009530:	4a1b      	ldr	r2, [pc, #108]	@ (80095a0 <_printf_float+0x2dc>)
 8009532:	2301      	movs	r3, #1
 8009534:	4631      	mov	r1, r6
 8009536:	4628      	mov	r0, r5
 8009538:	47b8      	blx	r7
 800953a:	3001      	adds	r0, #1
 800953c:	f43f af1d 	beq.w	800937a <_printf_float+0xb6>
 8009540:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009544:	ea59 0303 	orrs.w	r3, r9, r3
 8009548:	d102      	bne.n	8009550 <_printf_float+0x28c>
 800954a:	6823      	ldr	r3, [r4, #0]
 800954c:	07d9      	lsls	r1, r3, #31
 800954e:	d5d7      	bpl.n	8009500 <_printf_float+0x23c>
 8009550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009554:	4631      	mov	r1, r6
 8009556:	4628      	mov	r0, r5
 8009558:	47b8      	blx	r7
 800955a:	3001      	adds	r0, #1
 800955c:	f43f af0d 	beq.w	800937a <_printf_float+0xb6>
 8009560:	f04f 0a00 	mov.w	sl, #0
 8009564:	f104 0b1a 	add.w	fp, r4, #26
 8009568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800956a:	425b      	negs	r3, r3
 800956c:	4553      	cmp	r3, sl
 800956e:	dc01      	bgt.n	8009574 <_printf_float+0x2b0>
 8009570:	464b      	mov	r3, r9
 8009572:	e793      	b.n	800949c <_printf_float+0x1d8>
 8009574:	2301      	movs	r3, #1
 8009576:	465a      	mov	r2, fp
 8009578:	4631      	mov	r1, r6
 800957a:	4628      	mov	r0, r5
 800957c:	47b8      	blx	r7
 800957e:	3001      	adds	r0, #1
 8009580:	f43f aefb 	beq.w	800937a <_printf_float+0xb6>
 8009584:	f10a 0a01 	add.w	sl, sl, #1
 8009588:	e7ee      	b.n	8009568 <_printf_float+0x2a4>
 800958a:	bf00      	nop
 800958c:	7fefffff 	.word	0x7fefffff
 8009590:	0800cf08 	.word	0x0800cf08
 8009594:	0800cf0c 	.word	0x0800cf0c
 8009598:	0800cf10 	.word	0x0800cf10
 800959c:	0800cf14 	.word	0x0800cf14
 80095a0:	0800cf18 	.word	0x0800cf18
 80095a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80095a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80095aa:	4553      	cmp	r3, sl
 80095ac:	bfa8      	it	ge
 80095ae:	4653      	movge	r3, sl
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	4699      	mov	r9, r3
 80095b4:	dc36      	bgt.n	8009624 <_printf_float+0x360>
 80095b6:	f04f 0b00 	mov.w	fp, #0
 80095ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095be:	f104 021a 	add.w	r2, r4, #26
 80095c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80095c4:	9306      	str	r3, [sp, #24]
 80095c6:	eba3 0309 	sub.w	r3, r3, r9
 80095ca:	455b      	cmp	r3, fp
 80095cc:	dc31      	bgt.n	8009632 <_printf_float+0x36e>
 80095ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095d0:	459a      	cmp	sl, r3
 80095d2:	dc3a      	bgt.n	800964a <_printf_float+0x386>
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	07da      	lsls	r2, r3, #31
 80095d8:	d437      	bmi.n	800964a <_printf_float+0x386>
 80095da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095dc:	ebaa 0903 	sub.w	r9, sl, r3
 80095e0:	9b06      	ldr	r3, [sp, #24]
 80095e2:	ebaa 0303 	sub.w	r3, sl, r3
 80095e6:	4599      	cmp	r9, r3
 80095e8:	bfa8      	it	ge
 80095ea:	4699      	movge	r9, r3
 80095ec:	f1b9 0f00 	cmp.w	r9, #0
 80095f0:	dc33      	bgt.n	800965a <_printf_float+0x396>
 80095f2:	f04f 0800 	mov.w	r8, #0
 80095f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095fa:	f104 0b1a 	add.w	fp, r4, #26
 80095fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009600:	ebaa 0303 	sub.w	r3, sl, r3
 8009604:	eba3 0309 	sub.w	r3, r3, r9
 8009608:	4543      	cmp	r3, r8
 800960a:	f77f af79 	ble.w	8009500 <_printf_float+0x23c>
 800960e:	2301      	movs	r3, #1
 8009610:	465a      	mov	r2, fp
 8009612:	4631      	mov	r1, r6
 8009614:	4628      	mov	r0, r5
 8009616:	47b8      	blx	r7
 8009618:	3001      	adds	r0, #1
 800961a:	f43f aeae 	beq.w	800937a <_printf_float+0xb6>
 800961e:	f108 0801 	add.w	r8, r8, #1
 8009622:	e7ec      	b.n	80095fe <_printf_float+0x33a>
 8009624:	4642      	mov	r2, r8
 8009626:	4631      	mov	r1, r6
 8009628:	4628      	mov	r0, r5
 800962a:	47b8      	blx	r7
 800962c:	3001      	adds	r0, #1
 800962e:	d1c2      	bne.n	80095b6 <_printf_float+0x2f2>
 8009630:	e6a3      	b.n	800937a <_printf_float+0xb6>
 8009632:	2301      	movs	r3, #1
 8009634:	4631      	mov	r1, r6
 8009636:	4628      	mov	r0, r5
 8009638:	9206      	str	r2, [sp, #24]
 800963a:	47b8      	blx	r7
 800963c:	3001      	adds	r0, #1
 800963e:	f43f ae9c 	beq.w	800937a <_printf_float+0xb6>
 8009642:	9a06      	ldr	r2, [sp, #24]
 8009644:	f10b 0b01 	add.w	fp, fp, #1
 8009648:	e7bb      	b.n	80095c2 <_printf_float+0x2fe>
 800964a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800964e:	4631      	mov	r1, r6
 8009650:	4628      	mov	r0, r5
 8009652:	47b8      	blx	r7
 8009654:	3001      	adds	r0, #1
 8009656:	d1c0      	bne.n	80095da <_printf_float+0x316>
 8009658:	e68f      	b.n	800937a <_printf_float+0xb6>
 800965a:	9a06      	ldr	r2, [sp, #24]
 800965c:	464b      	mov	r3, r9
 800965e:	4442      	add	r2, r8
 8009660:	4631      	mov	r1, r6
 8009662:	4628      	mov	r0, r5
 8009664:	47b8      	blx	r7
 8009666:	3001      	adds	r0, #1
 8009668:	d1c3      	bne.n	80095f2 <_printf_float+0x32e>
 800966a:	e686      	b.n	800937a <_printf_float+0xb6>
 800966c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009670:	f1ba 0f01 	cmp.w	sl, #1
 8009674:	dc01      	bgt.n	800967a <_printf_float+0x3b6>
 8009676:	07db      	lsls	r3, r3, #31
 8009678:	d536      	bpl.n	80096e8 <_printf_float+0x424>
 800967a:	2301      	movs	r3, #1
 800967c:	4642      	mov	r2, r8
 800967e:	4631      	mov	r1, r6
 8009680:	4628      	mov	r0, r5
 8009682:	47b8      	blx	r7
 8009684:	3001      	adds	r0, #1
 8009686:	f43f ae78 	beq.w	800937a <_printf_float+0xb6>
 800968a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800968e:	4631      	mov	r1, r6
 8009690:	4628      	mov	r0, r5
 8009692:	47b8      	blx	r7
 8009694:	3001      	adds	r0, #1
 8009696:	f43f ae70 	beq.w	800937a <_printf_float+0xb6>
 800969a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800969e:	2200      	movs	r2, #0
 80096a0:	2300      	movs	r3, #0
 80096a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096a6:	f7f7 fa2f 	bl	8000b08 <__aeabi_dcmpeq>
 80096aa:	b9c0      	cbnz	r0, 80096de <_printf_float+0x41a>
 80096ac:	4653      	mov	r3, sl
 80096ae:	f108 0201 	add.w	r2, r8, #1
 80096b2:	4631      	mov	r1, r6
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b8      	blx	r7
 80096b8:	3001      	adds	r0, #1
 80096ba:	d10c      	bne.n	80096d6 <_printf_float+0x412>
 80096bc:	e65d      	b.n	800937a <_printf_float+0xb6>
 80096be:	2301      	movs	r3, #1
 80096c0:	465a      	mov	r2, fp
 80096c2:	4631      	mov	r1, r6
 80096c4:	4628      	mov	r0, r5
 80096c6:	47b8      	blx	r7
 80096c8:	3001      	adds	r0, #1
 80096ca:	f43f ae56 	beq.w	800937a <_printf_float+0xb6>
 80096ce:	f108 0801 	add.w	r8, r8, #1
 80096d2:	45d0      	cmp	r8, sl
 80096d4:	dbf3      	blt.n	80096be <_printf_float+0x3fa>
 80096d6:	464b      	mov	r3, r9
 80096d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80096dc:	e6df      	b.n	800949e <_printf_float+0x1da>
 80096de:	f04f 0800 	mov.w	r8, #0
 80096e2:	f104 0b1a 	add.w	fp, r4, #26
 80096e6:	e7f4      	b.n	80096d2 <_printf_float+0x40e>
 80096e8:	2301      	movs	r3, #1
 80096ea:	4642      	mov	r2, r8
 80096ec:	e7e1      	b.n	80096b2 <_printf_float+0x3ee>
 80096ee:	2301      	movs	r3, #1
 80096f0:	464a      	mov	r2, r9
 80096f2:	4631      	mov	r1, r6
 80096f4:	4628      	mov	r0, r5
 80096f6:	47b8      	blx	r7
 80096f8:	3001      	adds	r0, #1
 80096fa:	f43f ae3e 	beq.w	800937a <_printf_float+0xb6>
 80096fe:	f108 0801 	add.w	r8, r8, #1
 8009702:	68e3      	ldr	r3, [r4, #12]
 8009704:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009706:	1a5b      	subs	r3, r3, r1
 8009708:	4543      	cmp	r3, r8
 800970a:	dcf0      	bgt.n	80096ee <_printf_float+0x42a>
 800970c:	e6fc      	b.n	8009508 <_printf_float+0x244>
 800970e:	f04f 0800 	mov.w	r8, #0
 8009712:	f104 0919 	add.w	r9, r4, #25
 8009716:	e7f4      	b.n	8009702 <_printf_float+0x43e>

08009718 <_printf_common>:
 8009718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800971c:	4616      	mov	r6, r2
 800971e:	4698      	mov	r8, r3
 8009720:	688a      	ldr	r2, [r1, #8]
 8009722:	690b      	ldr	r3, [r1, #16]
 8009724:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009728:	4293      	cmp	r3, r2
 800972a:	bfb8      	it	lt
 800972c:	4613      	movlt	r3, r2
 800972e:	6033      	str	r3, [r6, #0]
 8009730:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009734:	4607      	mov	r7, r0
 8009736:	460c      	mov	r4, r1
 8009738:	b10a      	cbz	r2, 800973e <_printf_common+0x26>
 800973a:	3301      	adds	r3, #1
 800973c:	6033      	str	r3, [r6, #0]
 800973e:	6823      	ldr	r3, [r4, #0]
 8009740:	0699      	lsls	r1, r3, #26
 8009742:	bf42      	ittt	mi
 8009744:	6833      	ldrmi	r3, [r6, #0]
 8009746:	3302      	addmi	r3, #2
 8009748:	6033      	strmi	r3, [r6, #0]
 800974a:	6825      	ldr	r5, [r4, #0]
 800974c:	f015 0506 	ands.w	r5, r5, #6
 8009750:	d106      	bne.n	8009760 <_printf_common+0x48>
 8009752:	f104 0a19 	add.w	sl, r4, #25
 8009756:	68e3      	ldr	r3, [r4, #12]
 8009758:	6832      	ldr	r2, [r6, #0]
 800975a:	1a9b      	subs	r3, r3, r2
 800975c:	42ab      	cmp	r3, r5
 800975e:	dc26      	bgt.n	80097ae <_printf_common+0x96>
 8009760:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009764:	6822      	ldr	r2, [r4, #0]
 8009766:	3b00      	subs	r3, #0
 8009768:	bf18      	it	ne
 800976a:	2301      	movne	r3, #1
 800976c:	0692      	lsls	r2, r2, #26
 800976e:	d42b      	bmi.n	80097c8 <_printf_common+0xb0>
 8009770:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009774:	4641      	mov	r1, r8
 8009776:	4638      	mov	r0, r7
 8009778:	47c8      	blx	r9
 800977a:	3001      	adds	r0, #1
 800977c:	d01e      	beq.n	80097bc <_printf_common+0xa4>
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	6922      	ldr	r2, [r4, #16]
 8009782:	f003 0306 	and.w	r3, r3, #6
 8009786:	2b04      	cmp	r3, #4
 8009788:	bf02      	ittt	eq
 800978a:	68e5      	ldreq	r5, [r4, #12]
 800978c:	6833      	ldreq	r3, [r6, #0]
 800978e:	1aed      	subeq	r5, r5, r3
 8009790:	68a3      	ldr	r3, [r4, #8]
 8009792:	bf0c      	ite	eq
 8009794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009798:	2500      	movne	r5, #0
 800979a:	4293      	cmp	r3, r2
 800979c:	bfc4      	itt	gt
 800979e:	1a9b      	subgt	r3, r3, r2
 80097a0:	18ed      	addgt	r5, r5, r3
 80097a2:	2600      	movs	r6, #0
 80097a4:	341a      	adds	r4, #26
 80097a6:	42b5      	cmp	r5, r6
 80097a8:	d11a      	bne.n	80097e0 <_printf_common+0xc8>
 80097aa:	2000      	movs	r0, #0
 80097ac:	e008      	b.n	80097c0 <_printf_common+0xa8>
 80097ae:	2301      	movs	r3, #1
 80097b0:	4652      	mov	r2, sl
 80097b2:	4641      	mov	r1, r8
 80097b4:	4638      	mov	r0, r7
 80097b6:	47c8      	blx	r9
 80097b8:	3001      	adds	r0, #1
 80097ba:	d103      	bne.n	80097c4 <_printf_common+0xac>
 80097bc:	f04f 30ff 	mov.w	r0, #4294967295
 80097c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097c4:	3501      	adds	r5, #1
 80097c6:	e7c6      	b.n	8009756 <_printf_common+0x3e>
 80097c8:	18e1      	adds	r1, r4, r3
 80097ca:	1c5a      	adds	r2, r3, #1
 80097cc:	2030      	movs	r0, #48	@ 0x30
 80097ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80097d2:	4422      	add	r2, r4
 80097d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80097d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80097dc:	3302      	adds	r3, #2
 80097de:	e7c7      	b.n	8009770 <_printf_common+0x58>
 80097e0:	2301      	movs	r3, #1
 80097e2:	4622      	mov	r2, r4
 80097e4:	4641      	mov	r1, r8
 80097e6:	4638      	mov	r0, r7
 80097e8:	47c8      	blx	r9
 80097ea:	3001      	adds	r0, #1
 80097ec:	d0e6      	beq.n	80097bc <_printf_common+0xa4>
 80097ee:	3601      	adds	r6, #1
 80097f0:	e7d9      	b.n	80097a6 <_printf_common+0x8e>
	...

080097f4 <_printf_i>:
 80097f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097f8:	7e0f      	ldrb	r7, [r1, #24]
 80097fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80097fc:	2f78      	cmp	r7, #120	@ 0x78
 80097fe:	4691      	mov	r9, r2
 8009800:	4680      	mov	r8, r0
 8009802:	460c      	mov	r4, r1
 8009804:	469a      	mov	sl, r3
 8009806:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800980a:	d807      	bhi.n	800981c <_printf_i+0x28>
 800980c:	2f62      	cmp	r7, #98	@ 0x62
 800980e:	d80a      	bhi.n	8009826 <_printf_i+0x32>
 8009810:	2f00      	cmp	r7, #0
 8009812:	f000 80d2 	beq.w	80099ba <_printf_i+0x1c6>
 8009816:	2f58      	cmp	r7, #88	@ 0x58
 8009818:	f000 80b9 	beq.w	800998e <_printf_i+0x19a>
 800981c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009820:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009824:	e03a      	b.n	800989c <_printf_i+0xa8>
 8009826:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800982a:	2b15      	cmp	r3, #21
 800982c:	d8f6      	bhi.n	800981c <_printf_i+0x28>
 800982e:	a101      	add	r1, pc, #4	@ (adr r1, 8009834 <_printf_i+0x40>)
 8009830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009834:	0800988d 	.word	0x0800988d
 8009838:	080098a1 	.word	0x080098a1
 800983c:	0800981d 	.word	0x0800981d
 8009840:	0800981d 	.word	0x0800981d
 8009844:	0800981d 	.word	0x0800981d
 8009848:	0800981d 	.word	0x0800981d
 800984c:	080098a1 	.word	0x080098a1
 8009850:	0800981d 	.word	0x0800981d
 8009854:	0800981d 	.word	0x0800981d
 8009858:	0800981d 	.word	0x0800981d
 800985c:	0800981d 	.word	0x0800981d
 8009860:	080099a1 	.word	0x080099a1
 8009864:	080098cb 	.word	0x080098cb
 8009868:	0800995b 	.word	0x0800995b
 800986c:	0800981d 	.word	0x0800981d
 8009870:	0800981d 	.word	0x0800981d
 8009874:	080099c3 	.word	0x080099c3
 8009878:	0800981d 	.word	0x0800981d
 800987c:	080098cb 	.word	0x080098cb
 8009880:	0800981d 	.word	0x0800981d
 8009884:	0800981d 	.word	0x0800981d
 8009888:	08009963 	.word	0x08009963
 800988c:	6833      	ldr	r3, [r6, #0]
 800988e:	1d1a      	adds	r2, r3, #4
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6032      	str	r2, [r6, #0]
 8009894:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009898:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800989c:	2301      	movs	r3, #1
 800989e:	e09d      	b.n	80099dc <_printf_i+0x1e8>
 80098a0:	6833      	ldr	r3, [r6, #0]
 80098a2:	6820      	ldr	r0, [r4, #0]
 80098a4:	1d19      	adds	r1, r3, #4
 80098a6:	6031      	str	r1, [r6, #0]
 80098a8:	0606      	lsls	r6, r0, #24
 80098aa:	d501      	bpl.n	80098b0 <_printf_i+0xbc>
 80098ac:	681d      	ldr	r5, [r3, #0]
 80098ae:	e003      	b.n	80098b8 <_printf_i+0xc4>
 80098b0:	0645      	lsls	r5, r0, #25
 80098b2:	d5fb      	bpl.n	80098ac <_printf_i+0xb8>
 80098b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80098b8:	2d00      	cmp	r5, #0
 80098ba:	da03      	bge.n	80098c4 <_printf_i+0xd0>
 80098bc:	232d      	movs	r3, #45	@ 0x2d
 80098be:	426d      	negs	r5, r5
 80098c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098c4:	4859      	ldr	r0, [pc, #356]	@ (8009a2c <_printf_i+0x238>)
 80098c6:	230a      	movs	r3, #10
 80098c8:	e011      	b.n	80098ee <_printf_i+0xfa>
 80098ca:	6821      	ldr	r1, [r4, #0]
 80098cc:	6833      	ldr	r3, [r6, #0]
 80098ce:	0608      	lsls	r0, r1, #24
 80098d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80098d4:	d402      	bmi.n	80098dc <_printf_i+0xe8>
 80098d6:	0649      	lsls	r1, r1, #25
 80098d8:	bf48      	it	mi
 80098da:	b2ad      	uxthmi	r5, r5
 80098dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80098de:	4853      	ldr	r0, [pc, #332]	@ (8009a2c <_printf_i+0x238>)
 80098e0:	6033      	str	r3, [r6, #0]
 80098e2:	bf14      	ite	ne
 80098e4:	230a      	movne	r3, #10
 80098e6:	2308      	moveq	r3, #8
 80098e8:	2100      	movs	r1, #0
 80098ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80098ee:	6866      	ldr	r6, [r4, #4]
 80098f0:	60a6      	str	r6, [r4, #8]
 80098f2:	2e00      	cmp	r6, #0
 80098f4:	bfa2      	ittt	ge
 80098f6:	6821      	ldrge	r1, [r4, #0]
 80098f8:	f021 0104 	bicge.w	r1, r1, #4
 80098fc:	6021      	strge	r1, [r4, #0]
 80098fe:	b90d      	cbnz	r5, 8009904 <_printf_i+0x110>
 8009900:	2e00      	cmp	r6, #0
 8009902:	d04b      	beq.n	800999c <_printf_i+0x1a8>
 8009904:	4616      	mov	r6, r2
 8009906:	fbb5 f1f3 	udiv	r1, r5, r3
 800990a:	fb03 5711 	mls	r7, r3, r1, r5
 800990e:	5dc7      	ldrb	r7, [r0, r7]
 8009910:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009914:	462f      	mov	r7, r5
 8009916:	42bb      	cmp	r3, r7
 8009918:	460d      	mov	r5, r1
 800991a:	d9f4      	bls.n	8009906 <_printf_i+0x112>
 800991c:	2b08      	cmp	r3, #8
 800991e:	d10b      	bne.n	8009938 <_printf_i+0x144>
 8009920:	6823      	ldr	r3, [r4, #0]
 8009922:	07df      	lsls	r7, r3, #31
 8009924:	d508      	bpl.n	8009938 <_printf_i+0x144>
 8009926:	6923      	ldr	r3, [r4, #16]
 8009928:	6861      	ldr	r1, [r4, #4]
 800992a:	4299      	cmp	r1, r3
 800992c:	bfde      	ittt	le
 800992e:	2330      	movle	r3, #48	@ 0x30
 8009930:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009934:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009938:	1b92      	subs	r2, r2, r6
 800993a:	6122      	str	r2, [r4, #16]
 800993c:	f8cd a000 	str.w	sl, [sp]
 8009940:	464b      	mov	r3, r9
 8009942:	aa03      	add	r2, sp, #12
 8009944:	4621      	mov	r1, r4
 8009946:	4640      	mov	r0, r8
 8009948:	f7ff fee6 	bl	8009718 <_printf_common>
 800994c:	3001      	adds	r0, #1
 800994e:	d14a      	bne.n	80099e6 <_printf_i+0x1f2>
 8009950:	f04f 30ff 	mov.w	r0, #4294967295
 8009954:	b004      	add	sp, #16
 8009956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800995a:	6823      	ldr	r3, [r4, #0]
 800995c:	f043 0320 	orr.w	r3, r3, #32
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	4833      	ldr	r0, [pc, #204]	@ (8009a30 <_printf_i+0x23c>)
 8009964:	2778      	movs	r7, #120	@ 0x78
 8009966:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800996a:	6823      	ldr	r3, [r4, #0]
 800996c:	6831      	ldr	r1, [r6, #0]
 800996e:	061f      	lsls	r7, r3, #24
 8009970:	f851 5b04 	ldr.w	r5, [r1], #4
 8009974:	d402      	bmi.n	800997c <_printf_i+0x188>
 8009976:	065f      	lsls	r7, r3, #25
 8009978:	bf48      	it	mi
 800997a:	b2ad      	uxthmi	r5, r5
 800997c:	6031      	str	r1, [r6, #0]
 800997e:	07d9      	lsls	r1, r3, #31
 8009980:	bf44      	itt	mi
 8009982:	f043 0320 	orrmi.w	r3, r3, #32
 8009986:	6023      	strmi	r3, [r4, #0]
 8009988:	b11d      	cbz	r5, 8009992 <_printf_i+0x19e>
 800998a:	2310      	movs	r3, #16
 800998c:	e7ac      	b.n	80098e8 <_printf_i+0xf4>
 800998e:	4827      	ldr	r0, [pc, #156]	@ (8009a2c <_printf_i+0x238>)
 8009990:	e7e9      	b.n	8009966 <_printf_i+0x172>
 8009992:	6823      	ldr	r3, [r4, #0]
 8009994:	f023 0320 	bic.w	r3, r3, #32
 8009998:	6023      	str	r3, [r4, #0]
 800999a:	e7f6      	b.n	800998a <_printf_i+0x196>
 800999c:	4616      	mov	r6, r2
 800999e:	e7bd      	b.n	800991c <_printf_i+0x128>
 80099a0:	6833      	ldr	r3, [r6, #0]
 80099a2:	6825      	ldr	r5, [r4, #0]
 80099a4:	6961      	ldr	r1, [r4, #20]
 80099a6:	1d18      	adds	r0, r3, #4
 80099a8:	6030      	str	r0, [r6, #0]
 80099aa:	062e      	lsls	r6, r5, #24
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	d501      	bpl.n	80099b4 <_printf_i+0x1c0>
 80099b0:	6019      	str	r1, [r3, #0]
 80099b2:	e002      	b.n	80099ba <_printf_i+0x1c6>
 80099b4:	0668      	lsls	r0, r5, #25
 80099b6:	d5fb      	bpl.n	80099b0 <_printf_i+0x1bc>
 80099b8:	8019      	strh	r1, [r3, #0]
 80099ba:	2300      	movs	r3, #0
 80099bc:	6123      	str	r3, [r4, #16]
 80099be:	4616      	mov	r6, r2
 80099c0:	e7bc      	b.n	800993c <_printf_i+0x148>
 80099c2:	6833      	ldr	r3, [r6, #0]
 80099c4:	1d1a      	adds	r2, r3, #4
 80099c6:	6032      	str	r2, [r6, #0]
 80099c8:	681e      	ldr	r6, [r3, #0]
 80099ca:	6862      	ldr	r2, [r4, #4]
 80099cc:	2100      	movs	r1, #0
 80099ce:	4630      	mov	r0, r6
 80099d0:	f7f6 fc1e 	bl	8000210 <memchr>
 80099d4:	b108      	cbz	r0, 80099da <_printf_i+0x1e6>
 80099d6:	1b80      	subs	r0, r0, r6
 80099d8:	6060      	str	r0, [r4, #4]
 80099da:	6863      	ldr	r3, [r4, #4]
 80099dc:	6123      	str	r3, [r4, #16]
 80099de:	2300      	movs	r3, #0
 80099e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80099e4:	e7aa      	b.n	800993c <_printf_i+0x148>
 80099e6:	6923      	ldr	r3, [r4, #16]
 80099e8:	4632      	mov	r2, r6
 80099ea:	4649      	mov	r1, r9
 80099ec:	4640      	mov	r0, r8
 80099ee:	47d0      	blx	sl
 80099f0:	3001      	adds	r0, #1
 80099f2:	d0ad      	beq.n	8009950 <_printf_i+0x15c>
 80099f4:	6823      	ldr	r3, [r4, #0]
 80099f6:	079b      	lsls	r3, r3, #30
 80099f8:	d413      	bmi.n	8009a22 <_printf_i+0x22e>
 80099fa:	68e0      	ldr	r0, [r4, #12]
 80099fc:	9b03      	ldr	r3, [sp, #12]
 80099fe:	4298      	cmp	r0, r3
 8009a00:	bfb8      	it	lt
 8009a02:	4618      	movlt	r0, r3
 8009a04:	e7a6      	b.n	8009954 <_printf_i+0x160>
 8009a06:	2301      	movs	r3, #1
 8009a08:	4632      	mov	r2, r6
 8009a0a:	4649      	mov	r1, r9
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	47d0      	blx	sl
 8009a10:	3001      	adds	r0, #1
 8009a12:	d09d      	beq.n	8009950 <_printf_i+0x15c>
 8009a14:	3501      	adds	r5, #1
 8009a16:	68e3      	ldr	r3, [r4, #12]
 8009a18:	9903      	ldr	r1, [sp, #12]
 8009a1a:	1a5b      	subs	r3, r3, r1
 8009a1c:	42ab      	cmp	r3, r5
 8009a1e:	dcf2      	bgt.n	8009a06 <_printf_i+0x212>
 8009a20:	e7eb      	b.n	80099fa <_printf_i+0x206>
 8009a22:	2500      	movs	r5, #0
 8009a24:	f104 0619 	add.w	r6, r4, #25
 8009a28:	e7f5      	b.n	8009a16 <_printf_i+0x222>
 8009a2a:	bf00      	nop
 8009a2c:	0800cf1a 	.word	0x0800cf1a
 8009a30:	0800cf2b 	.word	0x0800cf2b

08009a34 <_scanf_float>:
 8009a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a38:	b087      	sub	sp, #28
 8009a3a:	4617      	mov	r7, r2
 8009a3c:	9303      	str	r3, [sp, #12]
 8009a3e:	688b      	ldr	r3, [r1, #8]
 8009a40:	1e5a      	subs	r2, r3, #1
 8009a42:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009a46:	bf81      	itttt	hi
 8009a48:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009a4c:	eb03 0b05 	addhi.w	fp, r3, r5
 8009a50:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009a54:	608b      	strhi	r3, [r1, #8]
 8009a56:	680b      	ldr	r3, [r1, #0]
 8009a58:	460a      	mov	r2, r1
 8009a5a:	f04f 0500 	mov.w	r5, #0
 8009a5e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009a62:	f842 3b1c 	str.w	r3, [r2], #28
 8009a66:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009a6a:	4680      	mov	r8, r0
 8009a6c:	460c      	mov	r4, r1
 8009a6e:	bf98      	it	ls
 8009a70:	f04f 0b00 	movls.w	fp, #0
 8009a74:	9201      	str	r2, [sp, #4]
 8009a76:	4616      	mov	r6, r2
 8009a78:	46aa      	mov	sl, r5
 8009a7a:	46a9      	mov	r9, r5
 8009a7c:	9502      	str	r5, [sp, #8]
 8009a7e:	68a2      	ldr	r2, [r4, #8]
 8009a80:	b152      	cbz	r2, 8009a98 <_scanf_float+0x64>
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	781b      	ldrb	r3, [r3, #0]
 8009a86:	2b4e      	cmp	r3, #78	@ 0x4e
 8009a88:	d864      	bhi.n	8009b54 <_scanf_float+0x120>
 8009a8a:	2b40      	cmp	r3, #64	@ 0x40
 8009a8c:	d83c      	bhi.n	8009b08 <_scanf_float+0xd4>
 8009a8e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009a92:	b2c8      	uxtb	r0, r1
 8009a94:	280e      	cmp	r0, #14
 8009a96:	d93a      	bls.n	8009b0e <_scanf_float+0xda>
 8009a98:	f1b9 0f00 	cmp.w	r9, #0
 8009a9c:	d003      	beq.n	8009aa6 <_scanf_float+0x72>
 8009a9e:	6823      	ldr	r3, [r4, #0]
 8009aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009aaa:	f1ba 0f01 	cmp.w	sl, #1
 8009aae:	f200 8117 	bhi.w	8009ce0 <_scanf_float+0x2ac>
 8009ab2:	9b01      	ldr	r3, [sp, #4]
 8009ab4:	429e      	cmp	r6, r3
 8009ab6:	f200 8108 	bhi.w	8009cca <_scanf_float+0x296>
 8009aba:	2001      	movs	r0, #1
 8009abc:	b007      	add	sp, #28
 8009abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ac2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009ac6:	2a0d      	cmp	r2, #13
 8009ac8:	d8e6      	bhi.n	8009a98 <_scanf_float+0x64>
 8009aca:	a101      	add	r1, pc, #4	@ (adr r1, 8009ad0 <_scanf_float+0x9c>)
 8009acc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009ad0:	08009c17 	.word	0x08009c17
 8009ad4:	08009a99 	.word	0x08009a99
 8009ad8:	08009a99 	.word	0x08009a99
 8009adc:	08009a99 	.word	0x08009a99
 8009ae0:	08009c77 	.word	0x08009c77
 8009ae4:	08009c4f 	.word	0x08009c4f
 8009ae8:	08009a99 	.word	0x08009a99
 8009aec:	08009a99 	.word	0x08009a99
 8009af0:	08009c25 	.word	0x08009c25
 8009af4:	08009a99 	.word	0x08009a99
 8009af8:	08009a99 	.word	0x08009a99
 8009afc:	08009a99 	.word	0x08009a99
 8009b00:	08009a99 	.word	0x08009a99
 8009b04:	08009bdd 	.word	0x08009bdd
 8009b08:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009b0c:	e7db      	b.n	8009ac6 <_scanf_float+0x92>
 8009b0e:	290e      	cmp	r1, #14
 8009b10:	d8c2      	bhi.n	8009a98 <_scanf_float+0x64>
 8009b12:	a001      	add	r0, pc, #4	@ (adr r0, 8009b18 <_scanf_float+0xe4>)
 8009b14:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009b18:	08009bcd 	.word	0x08009bcd
 8009b1c:	08009a99 	.word	0x08009a99
 8009b20:	08009bcd 	.word	0x08009bcd
 8009b24:	08009c63 	.word	0x08009c63
 8009b28:	08009a99 	.word	0x08009a99
 8009b2c:	08009b75 	.word	0x08009b75
 8009b30:	08009bb3 	.word	0x08009bb3
 8009b34:	08009bb3 	.word	0x08009bb3
 8009b38:	08009bb3 	.word	0x08009bb3
 8009b3c:	08009bb3 	.word	0x08009bb3
 8009b40:	08009bb3 	.word	0x08009bb3
 8009b44:	08009bb3 	.word	0x08009bb3
 8009b48:	08009bb3 	.word	0x08009bb3
 8009b4c:	08009bb3 	.word	0x08009bb3
 8009b50:	08009bb3 	.word	0x08009bb3
 8009b54:	2b6e      	cmp	r3, #110	@ 0x6e
 8009b56:	d809      	bhi.n	8009b6c <_scanf_float+0x138>
 8009b58:	2b60      	cmp	r3, #96	@ 0x60
 8009b5a:	d8b2      	bhi.n	8009ac2 <_scanf_float+0x8e>
 8009b5c:	2b54      	cmp	r3, #84	@ 0x54
 8009b5e:	d07b      	beq.n	8009c58 <_scanf_float+0x224>
 8009b60:	2b59      	cmp	r3, #89	@ 0x59
 8009b62:	d199      	bne.n	8009a98 <_scanf_float+0x64>
 8009b64:	2d07      	cmp	r5, #7
 8009b66:	d197      	bne.n	8009a98 <_scanf_float+0x64>
 8009b68:	2508      	movs	r5, #8
 8009b6a:	e02c      	b.n	8009bc6 <_scanf_float+0x192>
 8009b6c:	2b74      	cmp	r3, #116	@ 0x74
 8009b6e:	d073      	beq.n	8009c58 <_scanf_float+0x224>
 8009b70:	2b79      	cmp	r3, #121	@ 0x79
 8009b72:	e7f6      	b.n	8009b62 <_scanf_float+0x12e>
 8009b74:	6821      	ldr	r1, [r4, #0]
 8009b76:	05c8      	lsls	r0, r1, #23
 8009b78:	d51b      	bpl.n	8009bb2 <_scanf_float+0x17e>
 8009b7a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009b7e:	6021      	str	r1, [r4, #0]
 8009b80:	f109 0901 	add.w	r9, r9, #1
 8009b84:	f1bb 0f00 	cmp.w	fp, #0
 8009b88:	d003      	beq.n	8009b92 <_scanf_float+0x15e>
 8009b8a:	3201      	adds	r2, #1
 8009b8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009b90:	60a2      	str	r2, [r4, #8]
 8009b92:	68a3      	ldr	r3, [r4, #8]
 8009b94:	3b01      	subs	r3, #1
 8009b96:	60a3      	str	r3, [r4, #8]
 8009b98:	6923      	ldr	r3, [r4, #16]
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	6123      	str	r3, [r4, #16]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	3b01      	subs	r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	607b      	str	r3, [r7, #4]
 8009ba6:	f340 8087 	ble.w	8009cb8 <_scanf_float+0x284>
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	3301      	adds	r3, #1
 8009bae:	603b      	str	r3, [r7, #0]
 8009bb0:	e765      	b.n	8009a7e <_scanf_float+0x4a>
 8009bb2:	eb1a 0105 	adds.w	r1, sl, r5
 8009bb6:	f47f af6f 	bne.w	8009a98 <_scanf_float+0x64>
 8009bba:	6822      	ldr	r2, [r4, #0]
 8009bbc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009bc0:	6022      	str	r2, [r4, #0]
 8009bc2:	460d      	mov	r5, r1
 8009bc4:	468a      	mov	sl, r1
 8009bc6:	f806 3b01 	strb.w	r3, [r6], #1
 8009bca:	e7e2      	b.n	8009b92 <_scanf_float+0x15e>
 8009bcc:	6822      	ldr	r2, [r4, #0]
 8009bce:	0610      	lsls	r0, r2, #24
 8009bd0:	f57f af62 	bpl.w	8009a98 <_scanf_float+0x64>
 8009bd4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009bd8:	6022      	str	r2, [r4, #0]
 8009bda:	e7f4      	b.n	8009bc6 <_scanf_float+0x192>
 8009bdc:	f1ba 0f00 	cmp.w	sl, #0
 8009be0:	d10e      	bne.n	8009c00 <_scanf_float+0x1cc>
 8009be2:	f1b9 0f00 	cmp.w	r9, #0
 8009be6:	d10e      	bne.n	8009c06 <_scanf_float+0x1d2>
 8009be8:	6822      	ldr	r2, [r4, #0]
 8009bea:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009bee:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009bf2:	d108      	bne.n	8009c06 <_scanf_float+0x1d2>
 8009bf4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009bf8:	6022      	str	r2, [r4, #0]
 8009bfa:	f04f 0a01 	mov.w	sl, #1
 8009bfe:	e7e2      	b.n	8009bc6 <_scanf_float+0x192>
 8009c00:	f1ba 0f02 	cmp.w	sl, #2
 8009c04:	d055      	beq.n	8009cb2 <_scanf_float+0x27e>
 8009c06:	2d01      	cmp	r5, #1
 8009c08:	d002      	beq.n	8009c10 <_scanf_float+0x1dc>
 8009c0a:	2d04      	cmp	r5, #4
 8009c0c:	f47f af44 	bne.w	8009a98 <_scanf_float+0x64>
 8009c10:	3501      	adds	r5, #1
 8009c12:	b2ed      	uxtb	r5, r5
 8009c14:	e7d7      	b.n	8009bc6 <_scanf_float+0x192>
 8009c16:	f1ba 0f01 	cmp.w	sl, #1
 8009c1a:	f47f af3d 	bne.w	8009a98 <_scanf_float+0x64>
 8009c1e:	f04f 0a02 	mov.w	sl, #2
 8009c22:	e7d0      	b.n	8009bc6 <_scanf_float+0x192>
 8009c24:	b97d      	cbnz	r5, 8009c46 <_scanf_float+0x212>
 8009c26:	f1b9 0f00 	cmp.w	r9, #0
 8009c2a:	f47f af38 	bne.w	8009a9e <_scanf_float+0x6a>
 8009c2e:	6822      	ldr	r2, [r4, #0]
 8009c30:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009c34:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009c38:	f040 8108 	bne.w	8009e4c <_scanf_float+0x418>
 8009c3c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009c40:	6022      	str	r2, [r4, #0]
 8009c42:	2501      	movs	r5, #1
 8009c44:	e7bf      	b.n	8009bc6 <_scanf_float+0x192>
 8009c46:	2d03      	cmp	r5, #3
 8009c48:	d0e2      	beq.n	8009c10 <_scanf_float+0x1dc>
 8009c4a:	2d05      	cmp	r5, #5
 8009c4c:	e7de      	b.n	8009c0c <_scanf_float+0x1d8>
 8009c4e:	2d02      	cmp	r5, #2
 8009c50:	f47f af22 	bne.w	8009a98 <_scanf_float+0x64>
 8009c54:	2503      	movs	r5, #3
 8009c56:	e7b6      	b.n	8009bc6 <_scanf_float+0x192>
 8009c58:	2d06      	cmp	r5, #6
 8009c5a:	f47f af1d 	bne.w	8009a98 <_scanf_float+0x64>
 8009c5e:	2507      	movs	r5, #7
 8009c60:	e7b1      	b.n	8009bc6 <_scanf_float+0x192>
 8009c62:	6822      	ldr	r2, [r4, #0]
 8009c64:	0591      	lsls	r1, r2, #22
 8009c66:	f57f af17 	bpl.w	8009a98 <_scanf_float+0x64>
 8009c6a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009c6e:	6022      	str	r2, [r4, #0]
 8009c70:	f8cd 9008 	str.w	r9, [sp, #8]
 8009c74:	e7a7      	b.n	8009bc6 <_scanf_float+0x192>
 8009c76:	6822      	ldr	r2, [r4, #0]
 8009c78:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009c7c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009c80:	d006      	beq.n	8009c90 <_scanf_float+0x25c>
 8009c82:	0550      	lsls	r0, r2, #21
 8009c84:	f57f af08 	bpl.w	8009a98 <_scanf_float+0x64>
 8009c88:	f1b9 0f00 	cmp.w	r9, #0
 8009c8c:	f000 80de 	beq.w	8009e4c <_scanf_float+0x418>
 8009c90:	0591      	lsls	r1, r2, #22
 8009c92:	bf58      	it	pl
 8009c94:	9902      	ldrpl	r1, [sp, #8]
 8009c96:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009c9a:	bf58      	it	pl
 8009c9c:	eba9 0101 	subpl.w	r1, r9, r1
 8009ca0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009ca4:	bf58      	it	pl
 8009ca6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009caa:	6022      	str	r2, [r4, #0]
 8009cac:	f04f 0900 	mov.w	r9, #0
 8009cb0:	e789      	b.n	8009bc6 <_scanf_float+0x192>
 8009cb2:	f04f 0a03 	mov.w	sl, #3
 8009cb6:	e786      	b.n	8009bc6 <_scanf_float+0x192>
 8009cb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009cbc:	4639      	mov	r1, r7
 8009cbe:	4640      	mov	r0, r8
 8009cc0:	4798      	blx	r3
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f43f aedb 	beq.w	8009a7e <_scanf_float+0x4a>
 8009cc8:	e6e6      	b.n	8009a98 <_scanf_float+0x64>
 8009cca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009cce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cd2:	463a      	mov	r2, r7
 8009cd4:	4640      	mov	r0, r8
 8009cd6:	4798      	blx	r3
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	3b01      	subs	r3, #1
 8009cdc:	6123      	str	r3, [r4, #16]
 8009cde:	e6e8      	b.n	8009ab2 <_scanf_float+0x7e>
 8009ce0:	1e6b      	subs	r3, r5, #1
 8009ce2:	2b06      	cmp	r3, #6
 8009ce4:	d824      	bhi.n	8009d30 <_scanf_float+0x2fc>
 8009ce6:	2d02      	cmp	r5, #2
 8009ce8:	d836      	bhi.n	8009d58 <_scanf_float+0x324>
 8009cea:	9b01      	ldr	r3, [sp, #4]
 8009cec:	429e      	cmp	r6, r3
 8009cee:	f67f aee4 	bls.w	8009aba <_scanf_float+0x86>
 8009cf2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009cf6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cfa:	463a      	mov	r2, r7
 8009cfc:	4640      	mov	r0, r8
 8009cfe:	4798      	blx	r3
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	6123      	str	r3, [r4, #16]
 8009d06:	e7f0      	b.n	8009cea <_scanf_float+0x2b6>
 8009d08:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d0c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009d10:	463a      	mov	r2, r7
 8009d12:	4640      	mov	r0, r8
 8009d14:	4798      	blx	r3
 8009d16:	6923      	ldr	r3, [r4, #16]
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	6123      	str	r3, [r4, #16]
 8009d1c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d20:	fa5f fa8a 	uxtb.w	sl, sl
 8009d24:	f1ba 0f02 	cmp.w	sl, #2
 8009d28:	d1ee      	bne.n	8009d08 <_scanf_float+0x2d4>
 8009d2a:	3d03      	subs	r5, #3
 8009d2c:	b2ed      	uxtb	r5, r5
 8009d2e:	1b76      	subs	r6, r6, r5
 8009d30:	6823      	ldr	r3, [r4, #0]
 8009d32:	05da      	lsls	r2, r3, #23
 8009d34:	d530      	bpl.n	8009d98 <_scanf_float+0x364>
 8009d36:	055b      	lsls	r3, r3, #21
 8009d38:	d511      	bpl.n	8009d5e <_scanf_float+0x32a>
 8009d3a:	9b01      	ldr	r3, [sp, #4]
 8009d3c:	429e      	cmp	r6, r3
 8009d3e:	f67f aebc 	bls.w	8009aba <_scanf_float+0x86>
 8009d42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d4a:	463a      	mov	r2, r7
 8009d4c:	4640      	mov	r0, r8
 8009d4e:	4798      	blx	r3
 8009d50:	6923      	ldr	r3, [r4, #16]
 8009d52:	3b01      	subs	r3, #1
 8009d54:	6123      	str	r3, [r4, #16]
 8009d56:	e7f0      	b.n	8009d3a <_scanf_float+0x306>
 8009d58:	46aa      	mov	sl, r5
 8009d5a:	46b3      	mov	fp, r6
 8009d5c:	e7de      	b.n	8009d1c <_scanf_float+0x2e8>
 8009d5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009d62:	6923      	ldr	r3, [r4, #16]
 8009d64:	2965      	cmp	r1, #101	@ 0x65
 8009d66:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d6a:	f106 35ff 	add.w	r5, r6, #4294967295
 8009d6e:	6123      	str	r3, [r4, #16]
 8009d70:	d00c      	beq.n	8009d8c <_scanf_float+0x358>
 8009d72:	2945      	cmp	r1, #69	@ 0x45
 8009d74:	d00a      	beq.n	8009d8c <_scanf_float+0x358>
 8009d76:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d7a:	463a      	mov	r2, r7
 8009d7c:	4640      	mov	r0, r8
 8009d7e:	4798      	blx	r3
 8009d80:	6923      	ldr	r3, [r4, #16]
 8009d82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009d86:	3b01      	subs	r3, #1
 8009d88:	1eb5      	subs	r5, r6, #2
 8009d8a:	6123      	str	r3, [r4, #16]
 8009d8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009d90:	463a      	mov	r2, r7
 8009d92:	4640      	mov	r0, r8
 8009d94:	4798      	blx	r3
 8009d96:	462e      	mov	r6, r5
 8009d98:	6822      	ldr	r2, [r4, #0]
 8009d9a:	f012 0210 	ands.w	r2, r2, #16
 8009d9e:	d001      	beq.n	8009da4 <_scanf_float+0x370>
 8009da0:	2000      	movs	r0, #0
 8009da2:	e68b      	b.n	8009abc <_scanf_float+0x88>
 8009da4:	7032      	strb	r2, [r6, #0]
 8009da6:	6823      	ldr	r3, [r4, #0]
 8009da8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009dac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009db0:	d11c      	bne.n	8009dec <_scanf_float+0x3b8>
 8009db2:	9b02      	ldr	r3, [sp, #8]
 8009db4:	454b      	cmp	r3, r9
 8009db6:	eba3 0209 	sub.w	r2, r3, r9
 8009dba:	d123      	bne.n	8009e04 <_scanf_float+0x3d0>
 8009dbc:	9901      	ldr	r1, [sp, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	4640      	mov	r0, r8
 8009dc2:	f7ff f9cd 	bl	8009160 <_strtod_r>
 8009dc6:	9b03      	ldr	r3, [sp, #12]
 8009dc8:	6821      	ldr	r1, [r4, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f011 0f02 	tst.w	r1, #2
 8009dd0:	ec57 6b10 	vmov	r6, r7, d0
 8009dd4:	f103 0204 	add.w	r2, r3, #4
 8009dd8:	d01f      	beq.n	8009e1a <_scanf_float+0x3e6>
 8009dda:	9903      	ldr	r1, [sp, #12]
 8009ddc:	600a      	str	r2, [r1, #0]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	e9c3 6700 	strd	r6, r7, [r3]
 8009de4:	68e3      	ldr	r3, [r4, #12]
 8009de6:	3301      	adds	r3, #1
 8009de8:	60e3      	str	r3, [r4, #12]
 8009dea:	e7d9      	b.n	8009da0 <_scanf_float+0x36c>
 8009dec:	9b04      	ldr	r3, [sp, #16]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d0e4      	beq.n	8009dbc <_scanf_float+0x388>
 8009df2:	9905      	ldr	r1, [sp, #20]
 8009df4:	230a      	movs	r3, #10
 8009df6:	3101      	adds	r1, #1
 8009df8:	4640      	mov	r0, r8
 8009dfa:	f002 fa11 	bl	800c220 <_strtol_r>
 8009dfe:	9b04      	ldr	r3, [sp, #16]
 8009e00:	9e05      	ldr	r6, [sp, #20]
 8009e02:	1ac2      	subs	r2, r0, r3
 8009e04:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009e08:	429e      	cmp	r6, r3
 8009e0a:	bf28      	it	cs
 8009e0c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009e10:	4910      	ldr	r1, [pc, #64]	@ (8009e54 <_scanf_float+0x420>)
 8009e12:	4630      	mov	r0, r6
 8009e14:	f000 f92a 	bl	800a06c <siprintf>
 8009e18:	e7d0      	b.n	8009dbc <_scanf_float+0x388>
 8009e1a:	f011 0f04 	tst.w	r1, #4
 8009e1e:	9903      	ldr	r1, [sp, #12]
 8009e20:	600a      	str	r2, [r1, #0]
 8009e22:	d1dc      	bne.n	8009dde <_scanf_float+0x3aa>
 8009e24:	681d      	ldr	r5, [r3, #0]
 8009e26:	4632      	mov	r2, r6
 8009e28:	463b      	mov	r3, r7
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	f7f6 fe9d 	bl	8000b6c <__aeabi_dcmpun>
 8009e32:	b128      	cbz	r0, 8009e40 <_scanf_float+0x40c>
 8009e34:	4808      	ldr	r0, [pc, #32]	@ (8009e58 <_scanf_float+0x424>)
 8009e36:	f000 fa27 	bl	800a288 <nanf>
 8009e3a:	ed85 0a00 	vstr	s0, [r5]
 8009e3e:	e7d1      	b.n	8009de4 <_scanf_float+0x3b0>
 8009e40:	4630      	mov	r0, r6
 8009e42:	4639      	mov	r1, r7
 8009e44:	f7f6 fef0 	bl	8000c28 <__aeabi_d2f>
 8009e48:	6028      	str	r0, [r5, #0]
 8009e4a:	e7cb      	b.n	8009de4 <_scanf_float+0x3b0>
 8009e4c:	f04f 0900 	mov.w	r9, #0
 8009e50:	e629      	b.n	8009aa6 <_scanf_float+0x72>
 8009e52:	bf00      	nop
 8009e54:	0800cf3c 	.word	0x0800cf3c
 8009e58:	0800d2dd 	.word	0x0800d2dd

08009e5c <std>:
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	b510      	push	{r4, lr}
 8009e60:	4604      	mov	r4, r0
 8009e62:	e9c0 3300 	strd	r3, r3, [r0]
 8009e66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e6a:	6083      	str	r3, [r0, #8]
 8009e6c:	8181      	strh	r1, [r0, #12]
 8009e6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009e70:	81c2      	strh	r2, [r0, #14]
 8009e72:	6183      	str	r3, [r0, #24]
 8009e74:	4619      	mov	r1, r3
 8009e76:	2208      	movs	r2, #8
 8009e78:	305c      	adds	r0, #92	@ 0x5c
 8009e7a:	f000 f95a 	bl	800a132 <memset>
 8009e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009eb4 <std+0x58>)
 8009e80:	6263      	str	r3, [r4, #36]	@ 0x24
 8009e82:	4b0d      	ldr	r3, [pc, #52]	@ (8009eb8 <std+0x5c>)
 8009e84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009e86:	4b0d      	ldr	r3, [pc, #52]	@ (8009ebc <std+0x60>)
 8009e88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec0 <std+0x64>)
 8009e8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec4 <std+0x68>)
 8009e90:	6224      	str	r4, [r4, #32]
 8009e92:	429c      	cmp	r4, r3
 8009e94:	d006      	beq.n	8009ea4 <std+0x48>
 8009e96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009e9a:	4294      	cmp	r4, r2
 8009e9c:	d002      	beq.n	8009ea4 <std+0x48>
 8009e9e:	33d0      	adds	r3, #208	@ 0xd0
 8009ea0:	429c      	cmp	r4, r3
 8009ea2:	d105      	bne.n	8009eb0 <std+0x54>
 8009ea4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eac:	f000 b9d0 	b.w	800a250 <__retarget_lock_init_recursive>
 8009eb0:	bd10      	pop	{r4, pc}
 8009eb2:	bf00      	nop
 8009eb4:	0800a0ad 	.word	0x0800a0ad
 8009eb8:	0800a0cf 	.word	0x0800a0cf
 8009ebc:	0800a107 	.word	0x0800a107
 8009ec0:	0800a12b 	.word	0x0800a12b
 8009ec4:	200004f8 	.word	0x200004f8

08009ec8 <stdio_exit_handler>:
 8009ec8:	4a02      	ldr	r2, [pc, #8]	@ (8009ed4 <stdio_exit_handler+0xc>)
 8009eca:	4903      	ldr	r1, [pc, #12]	@ (8009ed8 <stdio_exit_handler+0x10>)
 8009ecc:	4803      	ldr	r0, [pc, #12]	@ (8009edc <stdio_exit_handler+0x14>)
 8009ece:	f000 b869 	b.w	8009fa4 <_fwalk_sglue>
 8009ed2:	bf00      	nop
 8009ed4:	20000098 	.word	0x20000098
 8009ed8:	0800c879 	.word	0x0800c879
 8009edc:	20000214 	.word	0x20000214

08009ee0 <cleanup_stdio>:
 8009ee0:	6841      	ldr	r1, [r0, #4]
 8009ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8009f14 <cleanup_stdio+0x34>)
 8009ee4:	4299      	cmp	r1, r3
 8009ee6:	b510      	push	{r4, lr}
 8009ee8:	4604      	mov	r4, r0
 8009eea:	d001      	beq.n	8009ef0 <cleanup_stdio+0x10>
 8009eec:	f002 fcc4 	bl	800c878 <_fflush_r>
 8009ef0:	68a1      	ldr	r1, [r4, #8]
 8009ef2:	4b09      	ldr	r3, [pc, #36]	@ (8009f18 <cleanup_stdio+0x38>)
 8009ef4:	4299      	cmp	r1, r3
 8009ef6:	d002      	beq.n	8009efe <cleanup_stdio+0x1e>
 8009ef8:	4620      	mov	r0, r4
 8009efa:	f002 fcbd 	bl	800c878 <_fflush_r>
 8009efe:	68e1      	ldr	r1, [r4, #12]
 8009f00:	4b06      	ldr	r3, [pc, #24]	@ (8009f1c <cleanup_stdio+0x3c>)
 8009f02:	4299      	cmp	r1, r3
 8009f04:	d004      	beq.n	8009f10 <cleanup_stdio+0x30>
 8009f06:	4620      	mov	r0, r4
 8009f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f0c:	f002 bcb4 	b.w	800c878 <_fflush_r>
 8009f10:	bd10      	pop	{r4, pc}
 8009f12:	bf00      	nop
 8009f14:	200004f8 	.word	0x200004f8
 8009f18:	20000560 	.word	0x20000560
 8009f1c:	200005c8 	.word	0x200005c8

08009f20 <global_stdio_init.part.0>:
 8009f20:	b510      	push	{r4, lr}
 8009f22:	4b0b      	ldr	r3, [pc, #44]	@ (8009f50 <global_stdio_init.part.0+0x30>)
 8009f24:	4c0b      	ldr	r4, [pc, #44]	@ (8009f54 <global_stdio_init.part.0+0x34>)
 8009f26:	4a0c      	ldr	r2, [pc, #48]	@ (8009f58 <global_stdio_init.part.0+0x38>)
 8009f28:	601a      	str	r2, [r3, #0]
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2104      	movs	r1, #4
 8009f30:	f7ff ff94 	bl	8009e5c <std>
 8009f34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f38:	2201      	movs	r2, #1
 8009f3a:	2109      	movs	r1, #9
 8009f3c:	f7ff ff8e 	bl	8009e5c <std>
 8009f40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f44:	2202      	movs	r2, #2
 8009f46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f4a:	2112      	movs	r1, #18
 8009f4c:	f7ff bf86 	b.w	8009e5c <std>
 8009f50:	20000630 	.word	0x20000630
 8009f54:	200004f8 	.word	0x200004f8
 8009f58:	08009ec9 	.word	0x08009ec9

08009f5c <__sfp_lock_acquire>:
 8009f5c:	4801      	ldr	r0, [pc, #4]	@ (8009f64 <__sfp_lock_acquire+0x8>)
 8009f5e:	f000 b978 	b.w	800a252 <__retarget_lock_acquire_recursive>
 8009f62:	bf00      	nop
 8009f64:	20000639 	.word	0x20000639

08009f68 <__sfp_lock_release>:
 8009f68:	4801      	ldr	r0, [pc, #4]	@ (8009f70 <__sfp_lock_release+0x8>)
 8009f6a:	f000 b973 	b.w	800a254 <__retarget_lock_release_recursive>
 8009f6e:	bf00      	nop
 8009f70:	20000639 	.word	0x20000639

08009f74 <__sinit>:
 8009f74:	b510      	push	{r4, lr}
 8009f76:	4604      	mov	r4, r0
 8009f78:	f7ff fff0 	bl	8009f5c <__sfp_lock_acquire>
 8009f7c:	6a23      	ldr	r3, [r4, #32]
 8009f7e:	b11b      	cbz	r3, 8009f88 <__sinit+0x14>
 8009f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f84:	f7ff bff0 	b.w	8009f68 <__sfp_lock_release>
 8009f88:	4b04      	ldr	r3, [pc, #16]	@ (8009f9c <__sinit+0x28>)
 8009f8a:	6223      	str	r3, [r4, #32]
 8009f8c:	4b04      	ldr	r3, [pc, #16]	@ (8009fa0 <__sinit+0x2c>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d1f5      	bne.n	8009f80 <__sinit+0xc>
 8009f94:	f7ff ffc4 	bl	8009f20 <global_stdio_init.part.0>
 8009f98:	e7f2      	b.n	8009f80 <__sinit+0xc>
 8009f9a:	bf00      	nop
 8009f9c:	08009ee1 	.word	0x08009ee1
 8009fa0:	20000630 	.word	0x20000630

08009fa4 <_fwalk_sglue>:
 8009fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fa8:	4607      	mov	r7, r0
 8009faa:	4688      	mov	r8, r1
 8009fac:	4614      	mov	r4, r2
 8009fae:	2600      	movs	r6, #0
 8009fb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009fb4:	f1b9 0901 	subs.w	r9, r9, #1
 8009fb8:	d505      	bpl.n	8009fc6 <_fwalk_sglue+0x22>
 8009fba:	6824      	ldr	r4, [r4, #0]
 8009fbc:	2c00      	cmp	r4, #0
 8009fbe:	d1f7      	bne.n	8009fb0 <_fwalk_sglue+0xc>
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fc6:	89ab      	ldrh	r3, [r5, #12]
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d907      	bls.n	8009fdc <_fwalk_sglue+0x38>
 8009fcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	d003      	beq.n	8009fdc <_fwalk_sglue+0x38>
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	4638      	mov	r0, r7
 8009fd8:	47c0      	blx	r8
 8009fda:	4306      	orrs	r6, r0
 8009fdc:	3568      	adds	r5, #104	@ 0x68
 8009fde:	e7e9      	b.n	8009fb4 <_fwalk_sglue+0x10>

08009fe0 <iprintf>:
 8009fe0:	b40f      	push	{r0, r1, r2, r3}
 8009fe2:	b507      	push	{r0, r1, r2, lr}
 8009fe4:	4906      	ldr	r1, [pc, #24]	@ (800a000 <iprintf+0x20>)
 8009fe6:	ab04      	add	r3, sp, #16
 8009fe8:	6808      	ldr	r0, [r1, #0]
 8009fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fee:	6881      	ldr	r1, [r0, #8]
 8009ff0:	9301      	str	r3, [sp, #4]
 8009ff2:	f002 faa5 	bl	800c540 <_vfiprintf_r>
 8009ff6:	b003      	add	sp, #12
 8009ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ffc:	b004      	add	sp, #16
 8009ffe:	4770      	bx	lr
 800a000:	20000210 	.word	0x20000210

0800a004 <sniprintf>:
 800a004:	b40c      	push	{r2, r3}
 800a006:	b530      	push	{r4, r5, lr}
 800a008:	4b17      	ldr	r3, [pc, #92]	@ (800a068 <sniprintf+0x64>)
 800a00a:	1e0c      	subs	r4, r1, #0
 800a00c:	681d      	ldr	r5, [r3, #0]
 800a00e:	b09d      	sub	sp, #116	@ 0x74
 800a010:	da08      	bge.n	800a024 <sniprintf+0x20>
 800a012:	238b      	movs	r3, #139	@ 0x8b
 800a014:	602b      	str	r3, [r5, #0]
 800a016:	f04f 30ff 	mov.w	r0, #4294967295
 800a01a:	b01d      	add	sp, #116	@ 0x74
 800a01c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a020:	b002      	add	sp, #8
 800a022:	4770      	bx	lr
 800a024:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a028:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a02c:	bf14      	ite	ne
 800a02e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a032:	4623      	moveq	r3, r4
 800a034:	9304      	str	r3, [sp, #16]
 800a036:	9307      	str	r3, [sp, #28]
 800a038:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a03c:	9002      	str	r0, [sp, #8]
 800a03e:	9006      	str	r0, [sp, #24]
 800a040:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a044:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a046:	ab21      	add	r3, sp, #132	@ 0x84
 800a048:	a902      	add	r1, sp, #8
 800a04a:	4628      	mov	r0, r5
 800a04c:	9301      	str	r3, [sp, #4]
 800a04e:	f002 f951 	bl	800c2f4 <_svfiprintf_r>
 800a052:	1c43      	adds	r3, r0, #1
 800a054:	bfbc      	itt	lt
 800a056:	238b      	movlt	r3, #139	@ 0x8b
 800a058:	602b      	strlt	r3, [r5, #0]
 800a05a:	2c00      	cmp	r4, #0
 800a05c:	d0dd      	beq.n	800a01a <sniprintf+0x16>
 800a05e:	9b02      	ldr	r3, [sp, #8]
 800a060:	2200      	movs	r2, #0
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	e7d9      	b.n	800a01a <sniprintf+0x16>
 800a066:	bf00      	nop
 800a068:	20000210 	.word	0x20000210

0800a06c <siprintf>:
 800a06c:	b40e      	push	{r1, r2, r3}
 800a06e:	b500      	push	{lr}
 800a070:	b09c      	sub	sp, #112	@ 0x70
 800a072:	ab1d      	add	r3, sp, #116	@ 0x74
 800a074:	9002      	str	r0, [sp, #8]
 800a076:	9006      	str	r0, [sp, #24]
 800a078:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a07c:	4809      	ldr	r0, [pc, #36]	@ (800a0a4 <siprintf+0x38>)
 800a07e:	9107      	str	r1, [sp, #28]
 800a080:	9104      	str	r1, [sp, #16]
 800a082:	4909      	ldr	r1, [pc, #36]	@ (800a0a8 <siprintf+0x3c>)
 800a084:	f853 2b04 	ldr.w	r2, [r3], #4
 800a088:	9105      	str	r1, [sp, #20]
 800a08a:	6800      	ldr	r0, [r0, #0]
 800a08c:	9301      	str	r3, [sp, #4]
 800a08e:	a902      	add	r1, sp, #8
 800a090:	f002 f930 	bl	800c2f4 <_svfiprintf_r>
 800a094:	9b02      	ldr	r3, [sp, #8]
 800a096:	2200      	movs	r2, #0
 800a098:	701a      	strb	r2, [r3, #0]
 800a09a:	b01c      	add	sp, #112	@ 0x70
 800a09c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0a0:	b003      	add	sp, #12
 800a0a2:	4770      	bx	lr
 800a0a4:	20000210 	.word	0x20000210
 800a0a8:	ffff0208 	.word	0xffff0208

0800a0ac <__sread>:
 800a0ac:	b510      	push	{r4, lr}
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b4:	f000 f87e 	bl	800a1b4 <_read_r>
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	bfab      	itete	ge
 800a0bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a0be:	89a3      	ldrhlt	r3, [r4, #12]
 800a0c0:	181b      	addge	r3, r3, r0
 800a0c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a0c6:	bfac      	ite	ge
 800a0c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a0ca:	81a3      	strhlt	r3, [r4, #12]
 800a0cc:	bd10      	pop	{r4, pc}

0800a0ce <__swrite>:
 800a0ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0d2:	461f      	mov	r7, r3
 800a0d4:	898b      	ldrh	r3, [r1, #12]
 800a0d6:	05db      	lsls	r3, r3, #23
 800a0d8:	4605      	mov	r5, r0
 800a0da:	460c      	mov	r4, r1
 800a0dc:	4616      	mov	r6, r2
 800a0de:	d505      	bpl.n	800a0ec <__swrite+0x1e>
 800a0e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0e4:	2302      	movs	r3, #2
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	f000 f852 	bl	800a190 <_lseek_r>
 800a0ec:	89a3      	ldrh	r3, [r4, #12]
 800a0ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a0f6:	81a3      	strh	r3, [r4, #12]
 800a0f8:	4632      	mov	r2, r6
 800a0fa:	463b      	mov	r3, r7
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a102:	f000 b869 	b.w	800a1d8 <_write_r>

0800a106 <__sseek>:
 800a106:	b510      	push	{r4, lr}
 800a108:	460c      	mov	r4, r1
 800a10a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a10e:	f000 f83f 	bl	800a190 <_lseek_r>
 800a112:	1c43      	adds	r3, r0, #1
 800a114:	89a3      	ldrh	r3, [r4, #12]
 800a116:	bf15      	itete	ne
 800a118:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a11a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a11e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a122:	81a3      	strheq	r3, [r4, #12]
 800a124:	bf18      	it	ne
 800a126:	81a3      	strhne	r3, [r4, #12]
 800a128:	bd10      	pop	{r4, pc}

0800a12a <__sclose>:
 800a12a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a12e:	f000 b81f 	b.w	800a170 <_close_r>

0800a132 <memset>:
 800a132:	4402      	add	r2, r0
 800a134:	4603      	mov	r3, r0
 800a136:	4293      	cmp	r3, r2
 800a138:	d100      	bne.n	800a13c <memset+0xa>
 800a13a:	4770      	bx	lr
 800a13c:	f803 1b01 	strb.w	r1, [r3], #1
 800a140:	e7f9      	b.n	800a136 <memset+0x4>

0800a142 <strncmp>:
 800a142:	b510      	push	{r4, lr}
 800a144:	b16a      	cbz	r2, 800a162 <strncmp+0x20>
 800a146:	3901      	subs	r1, #1
 800a148:	1884      	adds	r4, r0, r2
 800a14a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a14e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a152:	429a      	cmp	r2, r3
 800a154:	d103      	bne.n	800a15e <strncmp+0x1c>
 800a156:	42a0      	cmp	r0, r4
 800a158:	d001      	beq.n	800a15e <strncmp+0x1c>
 800a15a:	2a00      	cmp	r2, #0
 800a15c:	d1f5      	bne.n	800a14a <strncmp+0x8>
 800a15e:	1ad0      	subs	r0, r2, r3
 800a160:	bd10      	pop	{r4, pc}
 800a162:	4610      	mov	r0, r2
 800a164:	e7fc      	b.n	800a160 <strncmp+0x1e>
	...

0800a168 <_localeconv_r>:
 800a168:	4800      	ldr	r0, [pc, #0]	@ (800a16c <_localeconv_r+0x4>)
 800a16a:	4770      	bx	lr
 800a16c:	20000194 	.word	0x20000194

0800a170 <_close_r>:
 800a170:	b538      	push	{r3, r4, r5, lr}
 800a172:	4d06      	ldr	r5, [pc, #24]	@ (800a18c <_close_r+0x1c>)
 800a174:	2300      	movs	r3, #0
 800a176:	4604      	mov	r4, r0
 800a178:	4608      	mov	r0, r1
 800a17a:	602b      	str	r3, [r5, #0]
 800a17c:	f7f8 ff3a 	bl	8002ff4 <_close>
 800a180:	1c43      	adds	r3, r0, #1
 800a182:	d102      	bne.n	800a18a <_close_r+0x1a>
 800a184:	682b      	ldr	r3, [r5, #0]
 800a186:	b103      	cbz	r3, 800a18a <_close_r+0x1a>
 800a188:	6023      	str	r3, [r4, #0]
 800a18a:	bd38      	pop	{r3, r4, r5, pc}
 800a18c:	20000634 	.word	0x20000634

0800a190 <_lseek_r>:
 800a190:	b538      	push	{r3, r4, r5, lr}
 800a192:	4d07      	ldr	r5, [pc, #28]	@ (800a1b0 <_lseek_r+0x20>)
 800a194:	4604      	mov	r4, r0
 800a196:	4608      	mov	r0, r1
 800a198:	4611      	mov	r1, r2
 800a19a:	2200      	movs	r2, #0
 800a19c:	602a      	str	r2, [r5, #0]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	f7f8 ff4f 	bl	8003042 <_lseek>
 800a1a4:	1c43      	adds	r3, r0, #1
 800a1a6:	d102      	bne.n	800a1ae <_lseek_r+0x1e>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	b103      	cbz	r3, 800a1ae <_lseek_r+0x1e>
 800a1ac:	6023      	str	r3, [r4, #0]
 800a1ae:	bd38      	pop	{r3, r4, r5, pc}
 800a1b0:	20000634 	.word	0x20000634

0800a1b4 <_read_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	4d07      	ldr	r5, [pc, #28]	@ (800a1d4 <_read_r+0x20>)
 800a1b8:	4604      	mov	r4, r0
 800a1ba:	4608      	mov	r0, r1
 800a1bc:	4611      	mov	r1, r2
 800a1be:	2200      	movs	r2, #0
 800a1c0:	602a      	str	r2, [r5, #0]
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	f7f8 fef9 	bl	8002fba <_read>
 800a1c8:	1c43      	adds	r3, r0, #1
 800a1ca:	d102      	bne.n	800a1d2 <_read_r+0x1e>
 800a1cc:	682b      	ldr	r3, [r5, #0]
 800a1ce:	b103      	cbz	r3, 800a1d2 <_read_r+0x1e>
 800a1d0:	6023      	str	r3, [r4, #0]
 800a1d2:	bd38      	pop	{r3, r4, r5, pc}
 800a1d4:	20000634 	.word	0x20000634

0800a1d8 <_write_r>:
 800a1d8:	b538      	push	{r3, r4, r5, lr}
 800a1da:	4d07      	ldr	r5, [pc, #28]	@ (800a1f8 <_write_r+0x20>)
 800a1dc:	4604      	mov	r4, r0
 800a1de:	4608      	mov	r0, r1
 800a1e0:	4611      	mov	r1, r2
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	602a      	str	r2, [r5, #0]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	f7f8 fa82 	bl	80026f0 <_write>
 800a1ec:	1c43      	adds	r3, r0, #1
 800a1ee:	d102      	bne.n	800a1f6 <_write_r+0x1e>
 800a1f0:	682b      	ldr	r3, [r5, #0]
 800a1f2:	b103      	cbz	r3, 800a1f6 <_write_r+0x1e>
 800a1f4:	6023      	str	r3, [r4, #0]
 800a1f6:	bd38      	pop	{r3, r4, r5, pc}
 800a1f8:	20000634 	.word	0x20000634

0800a1fc <__errno>:
 800a1fc:	4b01      	ldr	r3, [pc, #4]	@ (800a204 <__errno+0x8>)
 800a1fe:	6818      	ldr	r0, [r3, #0]
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	20000210 	.word	0x20000210

0800a208 <__libc_init_array>:
 800a208:	b570      	push	{r4, r5, r6, lr}
 800a20a:	4d0d      	ldr	r5, [pc, #52]	@ (800a240 <__libc_init_array+0x38>)
 800a20c:	4c0d      	ldr	r4, [pc, #52]	@ (800a244 <__libc_init_array+0x3c>)
 800a20e:	1b64      	subs	r4, r4, r5
 800a210:	10a4      	asrs	r4, r4, #2
 800a212:	2600      	movs	r6, #0
 800a214:	42a6      	cmp	r6, r4
 800a216:	d109      	bne.n	800a22c <__libc_init_array+0x24>
 800a218:	4d0b      	ldr	r5, [pc, #44]	@ (800a248 <__libc_init_array+0x40>)
 800a21a:	4c0c      	ldr	r4, [pc, #48]	@ (800a24c <__libc_init_array+0x44>)
 800a21c:	f002 fdb2 	bl	800cd84 <_init>
 800a220:	1b64      	subs	r4, r4, r5
 800a222:	10a4      	asrs	r4, r4, #2
 800a224:	2600      	movs	r6, #0
 800a226:	42a6      	cmp	r6, r4
 800a228:	d105      	bne.n	800a236 <__libc_init_array+0x2e>
 800a22a:	bd70      	pop	{r4, r5, r6, pc}
 800a22c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a230:	4798      	blx	r3
 800a232:	3601      	adds	r6, #1
 800a234:	e7ee      	b.n	800a214 <__libc_init_array+0xc>
 800a236:	f855 3b04 	ldr.w	r3, [r5], #4
 800a23a:	4798      	blx	r3
 800a23c:	3601      	adds	r6, #1
 800a23e:	e7f2      	b.n	800a226 <__libc_init_array+0x1e>
 800a240:	0800d2e8 	.word	0x0800d2e8
 800a244:	0800d2e8 	.word	0x0800d2e8
 800a248:	0800d2e8 	.word	0x0800d2e8
 800a24c:	0800d2ec 	.word	0x0800d2ec

0800a250 <__retarget_lock_init_recursive>:
 800a250:	4770      	bx	lr

0800a252 <__retarget_lock_acquire_recursive>:
 800a252:	4770      	bx	lr

0800a254 <__retarget_lock_release_recursive>:
 800a254:	4770      	bx	lr

0800a256 <memcpy>:
 800a256:	440a      	add	r2, r1
 800a258:	4291      	cmp	r1, r2
 800a25a:	f100 33ff 	add.w	r3, r0, #4294967295
 800a25e:	d100      	bne.n	800a262 <memcpy+0xc>
 800a260:	4770      	bx	lr
 800a262:	b510      	push	{r4, lr}
 800a264:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a268:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a26c:	4291      	cmp	r1, r2
 800a26e:	d1f9      	bne.n	800a264 <memcpy+0xe>
 800a270:	bd10      	pop	{r4, pc}
 800a272:	0000      	movs	r0, r0
 800a274:	0000      	movs	r0, r0
	...

0800a278 <nan>:
 800a278:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a280 <nan+0x8>
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	00000000 	.word	0x00000000
 800a284:	7ff80000 	.word	0x7ff80000

0800a288 <nanf>:
 800a288:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800a290 <nanf+0x8>
 800a28c:	4770      	bx	lr
 800a28e:	bf00      	nop
 800a290:	7fc00000 	.word	0x7fc00000

0800a294 <quorem>:
 800a294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a298:	6903      	ldr	r3, [r0, #16]
 800a29a:	690c      	ldr	r4, [r1, #16]
 800a29c:	42a3      	cmp	r3, r4
 800a29e:	4607      	mov	r7, r0
 800a2a0:	db7e      	blt.n	800a3a0 <quorem+0x10c>
 800a2a2:	3c01      	subs	r4, #1
 800a2a4:	f101 0814 	add.w	r8, r1, #20
 800a2a8:	00a3      	lsls	r3, r4, #2
 800a2aa:	f100 0514 	add.w	r5, r0, #20
 800a2ae:	9300      	str	r3, [sp, #0]
 800a2b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2b4:	9301      	str	r3, [sp, #4]
 800a2b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800a2ca:	d32e      	bcc.n	800a32a <quorem+0x96>
 800a2cc:	f04f 0a00 	mov.w	sl, #0
 800a2d0:	46c4      	mov	ip, r8
 800a2d2:	46ae      	mov	lr, r5
 800a2d4:	46d3      	mov	fp, sl
 800a2d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a2da:	b298      	uxth	r0, r3
 800a2dc:	fb06 a000 	mla	r0, r6, r0, sl
 800a2e0:	0c02      	lsrs	r2, r0, #16
 800a2e2:	0c1b      	lsrs	r3, r3, #16
 800a2e4:	fb06 2303 	mla	r3, r6, r3, r2
 800a2e8:	f8de 2000 	ldr.w	r2, [lr]
 800a2ec:	b280      	uxth	r0, r0
 800a2ee:	b292      	uxth	r2, r2
 800a2f0:	1a12      	subs	r2, r2, r0
 800a2f2:	445a      	add	r2, fp
 800a2f4:	f8de 0000 	ldr.w	r0, [lr]
 800a2f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2fc:	b29b      	uxth	r3, r3
 800a2fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a302:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a306:	b292      	uxth	r2, r2
 800a308:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a30c:	45e1      	cmp	r9, ip
 800a30e:	f84e 2b04 	str.w	r2, [lr], #4
 800a312:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a316:	d2de      	bcs.n	800a2d6 <quorem+0x42>
 800a318:	9b00      	ldr	r3, [sp, #0]
 800a31a:	58eb      	ldr	r3, [r5, r3]
 800a31c:	b92b      	cbnz	r3, 800a32a <quorem+0x96>
 800a31e:	9b01      	ldr	r3, [sp, #4]
 800a320:	3b04      	subs	r3, #4
 800a322:	429d      	cmp	r5, r3
 800a324:	461a      	mov	r2, r3
 800a326:	d32f      	bcc.n	800a388 <quorem+0xf4>
 800a328:	613c      	str	r4, [r7, #16]
 800a32a:	4638      	mov	r0, r7
 800a32c:	f001 fd10 	bl	800bd50 <__mcmp>
 800a330:	2800      	cmp	r0, #0
 800a332:	db25      	blt.n	800a380 <quorem+0xec>
 800a334:	4629      	mov	r1, r5
 800a336:	2000      	movs	r0, #0
 800a338:	f858 2b04 	ldr.w	r2, [r8], #4
 800a33c:	f8d1 c000 	ldr.w	ip, [r1]
 800a340:	fa1f fe82 	uxth.w	lr, r2
 800a344:	fa1f f38c 	uxth.w	r3, ip
 800a348:	eba3 030e 	sub.w	r3, r3, lr
 800a34c:	4403      	add	r3, r0
 800a34e:	0c12      	lsrs	r2, r2, #16
 800a350:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a354:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a358:	b29b      	uxth	r3, r3
 800a35a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a35e:	45c1      	cmp	r9, r8
 800a360:	f841 3b04 	str.w	r3, [r1], #4
 800a364:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a368:	d2e6      	bcs.n	800a338 <quorem+0xa4>
 800a36a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a36e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a372:	b922      	cbnz	r2, 800a37e <quorem+0xea>
 800a374:	3b04      	subs	r3, #4
 800a376:	429d      	cmp	r5, r3
 800a378:	461a      	mov	r2, r3
 800a37a:	d30b      	bcc.n	800a394 <quorem+0x100>
 800a37c:	613c      	str	r4, [r7, #16]
 800a37e:	3601      	adds	r6, #1
 800a380:	4630      	mov	r0, r6
 800a382:	b003      	add	sp, #12
 800a384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a388:	6812      	ldr	r2, [r2, #0]
 800a38a:	3b04      	subs	r3, #4
 800a38c:	2a00      	cmp	r2, #0
 800a38e:	d1cb      	bne.n	800a328 <quorem+0x94>
 800a390:	3c01      	subs	r4, #1
 800a392:	e7c6      	b.n	800a322 <quorem+0x8e>
 800a394:	6812      	ldr	r2, [r2, #0]
 800a396:	3b04      	subs	r3, #4
 800a398:	2a00      	cmp	r2, #0
 800a39a:	d1ef      	bne.n	800a37c <quorem+0xe8>
 800a39c:	3c01      	subs	r4, #1
 800a39e:	e7ea      	b.n	800a376 <quorem+0xe2>
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	e7ee      	b.n	800a382 <quorem+0xee>
 800a3a4:	0000      	movs	r0, r0
	...

0800a3a8 <_dtoa_r>:
 800a3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ac:	69c7      	ldr	r7, [r0, #28]
 800a3ae:	b099      	sub	sp, #100	@ 0x64
 800a3b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a3b4:	ec55 4b10 	vmov	r4, r5, d0
 800a3b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a3ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800a3bc:	4683      	mov	fp, r0
 800a3be:	920e      	str	r2, [sp, #56]	@ 0x38
 800a3c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a3c2:	b97f      	cbnz	r7, 800a3e4 <_dtoa_r+0x3c>
 800a3c4:	2010      	movs	r0, #16
 800a3c6:	f001 f937 	bl	800b638 <malloc>
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	f8cb 001c 	str.w	r0, [fp, #28]
 800a3d0:	b920      	cbnz	r0, 800a3dc <_dtoa_r+0x34>
 800a3d2:	4ba7      	ldr	r3, [pc, #668]	@ (800a670 <_dtoa_r+0x2c8>)
 800a3d4:	21ef      	movs	r1, #239	@ 0xef
 800a3d6:	48a7      	ldr	r0, [pc, #668]	@ (800a674 <_dtoa_r+0x2cc>)
 800a3d8:	f002 fb34 	bl	800ca44 <__assert_func>
 800a3dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a3e0:	6007      	str	r7, [r0, #0]
 800a3e2:	60c7      	str	r7, [r0, #12]
 800a3e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a3e8:	6819      	ldr	r1, [r3, #0]
 800a3ea:	b159      	cbz	r1, 800a404 <_dtoa_r+0x5c>
 800a3ec:	685a      	ldr	r2, [r3, #4]
 800a3ee:	604a      	str	r2, [r1, #4]
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	4093      	lsls	r3, r2
 800a3f4:	608b      	str	r3, [r1, #8]
 800a3f6:	4658      	mov	r0, fp
 800a3f8:	f001 fa26 	bl	800b848 <_Bfree>
 800a3fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a400:	2200      	movs	r2, #0
 800a402:	601a      	str	r2, [r3, #0]
 800a404:	1e2b      	subs	r3, r5, #0
 800a406:	bfb9      	ittee	lt
 800a408:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a40c:	9303      	strlt	r3, [sp, #12]
 800a40e:	2300      	movge	r3, #0
 800a410:	6033      	strge	r3, [r6, #0]
 800a412:	9f03      	ldr	r7, [sp, #12]
 800a414:	4b98      	ldr	r3, [pc, #608]	@ (800a678 <_dtoa_r+0x2d0>)
 800a416:	bfbc      	itt	lt
 800a418:	2201      	movlt	r2, #1
 800a41a:	6032      	strlt	r2, [r6, #0]
 800a41c:	43bb      	bics	r3, r7
 800a41e:	d112      	bne.n	800a446 <_dtoa_r+0x9e>
 800a420:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a422:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a426:	6013      	str	r3, [r2, #0]
 800a428:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a42c:	4323      	orrs	r3, r4
 800a42e:	f000 854d 	beq.w	800aecc <_dtoa_r+0xb24>
 800a432:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a434:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a68c <_dtoa_r+0x2e4>
 800a438:	2b00      	cmp	r3, #0
 800a43a:	f000 854f 	beq.w	800aedc <_dtoa_r+0xb34>
 800a43e:	f10a 0303 	add.w	r3, sl, #3
 800a442:	f000 bd49 	b.w	800aed8 <_dtoa_r+0xb30>
 800a446:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a44a:	2200      	movs	r2, #0
 800a44c:	ec51 0b17 	vmov	r0, r1, d7
 800a450:	2300      	movs	r3, #0
 800a452:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a456:	f7f6 fb57 	bl	8000b08 <__aeabi_dcmpeq>
 800a45a:	4680      	mov	r8, r0
 800a45c:	b158      	cbz	r0, 800a476 <_dtoa_r+0xce>
 800a45e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a460:	2301      	movs	r3, #1
 800a462:	6013      	str	r3, [r2, #0]
 800a464:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a466:	b113      	cbz	r3, 800a46e <_dtoa_r+0xc6>
 800a468:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a46a:	4b84      	ldr	r3, [pc, #528]	@ (800a67c <_dtoa_r+0x2d4>)
 800a46c:	6013      	str	r3, [r2, #0]
 800a46e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a690 <_dtoa_r+0x2e8>
 800a472:	f000 bd33 	b.w	800aedc <_dtoa_r+0xb34>
 800a476:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a47a:	aa16      	add	r2, sp, #88	@ 0x58
 800a47c:	a917      	add	r1, sp, #92	@ 0x5c
 800a47e:	4658      	mov	r0, fp
 800a480:	f001 fd86 	bl	800bf90 <__d2b>
 800a484:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a488:	4681      	mov	r9, r0
 800a48a:	2e00      	cmp	r6, #0
 800a48c:	d077      	beq.n	800a57e <_dtoa_r+0x1d6>
 800a48e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a490:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a494:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a49c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a4a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a4a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	4b74      	ldr	r3, [pc, #464]	@ (800a680 <_dtoa_r+0x2d8>)
 800a4ae:	f7f5 ff0b 	bl	80002c8 <__aeabi_dsub>
 800a4b2:	a369      	add	r3, pc, #420	@ (adr r3, 800a658 <_dtoa_r+0x2b0>)
 800a4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b8:	f7f6 f8be 	bl	8000638 <__aeabi_dmul>
 800a4bc:	a368      	add	r3, pc, #416	@ (adr r3, 800a660 <_dtoa_r+0x2b8>)
 800a4be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c2:	f7f5 ff03 	bl	80002cc <__adddf3>
 800a4c6:	4604      	mov	r4, r0
 800a4c8:	4630      	mov	r0, r6
 800a4ca:	460d      	mov	r5, r1
 800a4cc:	f7f6 f84a 	bl	8000564 <__aeabi_i2d>
 800a4d0:	a365      	add	r3, pc, #404	@ (adr r3, 800a668 <_dtoa_r+0x2c0>)
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	f7f6 f8af 	bl	8000638 <__aeabi_dmul>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	460b      	mov	r3, r1
 800a4de:	4620      	mov	r0, r4
 800a4e0:	4629      	mov	r1, r5
 800a4e2:	f7f5 fef3 	bl	80002cc <__adddf3>
 800a4e6:	4604      	mov	r4, r0
 800a4e8:	460d      	mov	r5, r1
 800a4ea:	f7f6 fb55 	bl	8000b98 <__aeabi_d2iz>
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	4607      	mov	r7, r0
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	4620      	mov	r0, r4
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	f7f6 fb10 	bl	8000b1c <__aeabi_dcmplt>
 800a4fc:	b140      	cbz	r0, 800a510 <_dtoa_r+0x168>
 800a4fe:	4638      	mov	r0, r7
 800a500:	f7f6 f830 	bl	8000564 <__aeabi_i2d>
 800a504:	4622      	mov	r2, r4
 800a506:	462b      	mov	r3, r5
 800a508:	f7f6 fafe 	bl	8000b08 <__aeabi_dcmpeq>
 800a50c:	b900      	cbnz	r0, 800a510 <_dtoa_r+0x168>
 800a50e:	3f01      	subs	r7, #1
 800a510:	2f16      	cmp	r7, #22
 800a512:	d851      	bhi.n	800a5b8 <_dtoa_r+0x210>
 800a514:	4b5b      	ldr	r3, [pc, #364]	@ (800a684 <_dtoa_r+0x2dc>)
 800a516:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a51e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a522:	f7f6 fafb 	bl	8000b1c <__aeabi_dcmplt>
 800a526:	2800      	cmp	r0, #0
 800a528:	d048      	beq.n	800a5bc <_dtoa_r+0x214>
 800a52a:	3f01      	subs	r7, #1
 800a52c:	2300      	movs	r3, #0
 800a52e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a530:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a532:	1b9b      	subs	r3, r3, r6
 800a534:	1e5a      	subs	r2, r3, #1
 800a536:	bf44      	itt	mi
 800a538:	f1c3 0801 	rsbmi	r8, r3, #1
 800a53c:	2300      	movmi	r3, #0
 800a53e:	9208      	str	r2, [sp, #32]
 800a540:	bf54      	ite	pl
 800a542:	f04f 0800 	movpl.w	r8, #0
 800a546:	9308      	strmi	r3, [sp, #32]
 800a548:	2f00      	cmp	r7, #0
 800a54a:	db39      	blt.n	800a5c0 <_dtoa_r+0x218>
 800a54c:	9b08      	ldr	r3, [sp, #32]
 800a54e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a550:	443b      	add	r3, r7
 800a552:	9308      	str	r3, [sp, #32]
 800a554:	2300      	movs	r3, #0
 800a556:	930a      	str	r3, [sp, #40]	@ 0x28
 800a558:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a55a:	2b09      	cmp	r3, #9
 800a55c:	d864      	bhi.n	800a628 <_dtoa_r+0x280>
 800a55e:	2b05      	cmp	r3, #5
 800a560:	bfc4      	itt	gt
 800a562:	3b04      	subgt	r3, #4
 800a564:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a568:	f1a3 0302 	sub.w	r3, r3, #2
 800a56c:	bfcc      	ite	gt
 800a56e:	2400      	movgt	r4, #0
 800a570:	2401      	movle	r4, #1
 800a572:	2b03      	cmp	r3, #3
 800a574:	d863      	bhi.n	800a63e <_dtoa_r+0x296>
 800a576:	e8df f003 	tbb	[pc, r3]
 800a57a:	372a      	.short	0x372a
 800a57c:	5535      	.short	0x5535
 800a57e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a582:	441e      	add	r6, r3
 800a584:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a588:	2b20      	cmp	r3, #32
 800a58a:	bfc1      	itttt	gt
 800a58c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a590:	409f      	lslgt	r7, r3
 800a592:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a596:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a59a:	bfd6      	itet	le
 800a59c:	f1c3 0320 	rsble	r3, r3, #32
 800a5a0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a5a4:	fa04 f003 	lslle.w	r0, r4, r3
 800a5a8:	f7f5 ffcc 	bl	8000544 <__aeabi_ui2d>
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a5b2:	3e01      	subs	r6, #1
 800a5b4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a5b6:	e777      	b.n	800a4a8 <_dtoa_r+0x100>
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	e7b8      	b.n	800a52e <_dtoa_r+0x186>
 800a5bc:	9012      	str	r0, [sp, #72]	@ 0x48
 800a5be:	e7b7      	b.n	800a530 <_dtoa_r+0x188>
 800a5c0:	427b      	negs	r3, r7
 800a5c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	eba8 0807 	sub.w	r8, r8, r7
 800a5ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5cc:	e7c4      	b.n	800a558 <_dtoa_r+0x1b0>
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	dc35      	bgt.n	800a644 <_dtoa_r+0x29c>
 800a5d8:	2301      	movs	r3, #1
 800a5da:	9300      	str	r3, [sp, #0]
 800a5dc:	9307      	str	r3, [sp, #28]
 800a5de:	461a      	mov	r2, r3
 800a5e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a5e2:	e00b      	b.n	800a5fc <_dtoa_r+0x254>
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e7f3      	b.n	800a5d0 <_dtoa_r+0x228>
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a5ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5ee:	18fb      	adds	r3, r7, r3
 800a5f0:	9300      	str	r3, [sp, #0]
 800a5f2:	3301      	adds	r3, #1
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	9307      	str	r3, [sp, #28]
 800a5f8:	bfb8      	it	lt
 800a5fa:	2301      	movlt	r3, #1
 800a5fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a600:	2100      	movs	r1, #0
 800a602:	2204      	movs	r2, #4
 800a604:	f102 0514 	add.w	r5, r2, #20
 800a608:	429d      	cmp	r5, r3
 800a60a:	d91f      	bls.n	800a64c <_dtoa_r+0x2a4>
 800a60c:	6041      	str	r1, [r0, #4]
 800a60e:	4658      	mov	r0, fp
 800a610:	f001 f8da 	bl	800b7c8 <_Balloc>
 800a614:	4682      	mov	sl, r0
 800a616:	2800      	cmp	r0, #0
 800a618:	d13c      	bne.n	800a694 <_dtoa_r+0x2ec>
 800a61a:	4b1b      	ldr	r3, [pc, #108]	@ (800a688 <_dtoa_r+0x2e0>)
 800a61c:	4602      	mov	r2, r0
 800a61e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a622:	e6d8      	b.n	800a3d6 <_dtoa_r+0x2e>
 800a624:	2301      	movs	r3, #1
 800a626:	e7e0      	b.n	800a5ea <_dtoa_r+0x242>
 800a628:	2401      	movs	r4, #1
 800a62a:	2300      	movs	r3, #0
 800a62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a62e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a630:	f04f 33ff 	mov.w	r3, #4294967295
 800a634:	9300      	str	r3, [sp, #0]
 800a636:	9307      	str	r3, [sp, #28]
 800a638:	2200      	movs	r2, #0
 800a63a:	2312      	movs	r3, #18
 800a63c:	e7d0      	b.n	800a5e0 <_dtoa_r+0x238>
 800a63e:	2301      	movs	r3, #1
 800a640:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a642:	e7f5      	b.n	800a630 <_dtoa_r+0x288>
 800a644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a646:	9300      	str	r3, [sp, #0]
 800a648:	9307      	str	r3, [sp, #28]
 800a64a:	e7d7      	b.n	800a5fc <_dtoa_r+0x254>
 800a64c:	3101      	adds	r1, #1
 800a64e:	0052      	lsls	r2, r2, #1
 800a650:	e7d8      	b.n	800a604 <_dtoa_r+0x25c>
 800a652:	bf00      	nop
 800a654:	f3af 8000 	nop.w
 800a658:	636f4361 	.word	0x636f4361
 800a65c:	3fd287a7 	.word	0x3fd287a7
 800a660:	8b60c8b3 	.word	0x8b60c8b3
 800a664:	3fc68a28 	.word	0x3fc68a28
 800a668:	509f79fb 	.word	0x509f79fb
 800a66c:	3fd34413 	.word	0x3fd34413
 800a670:	0800cf56 	.word	0x0800cf56
 800a674:	0800cf6d 	.word	0x0800cf6d
 800a678:	7ff00000 	.word	0x7ff00000
 800a67c:	0800cf19 	.word	0x0800cf19
 800a680:	3ff80000 	.word	0x3ff80000
 800a684:	0800d0c8 	.word	0x0800d0c8
 800a688:	0800cfc5 	.word	0x0800cfc5
 800a68c:	0800cf52 	.word	0x0800cf52
 800a690:	0800cf18 	.word	0x0800cf18
 800a694:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a698:	6018      	str	r0, [r3, #0]
 800a69a:	9b07      	ldr	r3, [sp, #28]
 800a69c:	2b0e      	cmp	r3, #14
 800a69e:	f200 80a4 	bhi.w	800a7ea <_dtoa_r+0x442>
 800a6a2:	2c00      	cmp	r4, #0
 800a6a4:	f000 80a1 	beq.w	800a7ea <_dtoa_r+0x442>
 800a6a8:	2f00      	cmp	r7, #0
 800a6aa:	dd33      	ble.n	800a714 <_dtoa_r+0x36c>
 800a6ac:	4bad      	ldr	r3, [pc, #692]	@ (800a964 <_dtoa_r+0x5bc>)
 800a6ae:	f007 020f 	and.w	r2, r7, #15
 800a6b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6b6:	ed93 7b00 	vldr	d7, [r3]
 800a6ba:	05f8      	lsls	r0, r7, #23
 800a6bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a6c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a6c4:	d516      	bpl.n	800a6f4 <_dtoa_r+0x34c>
 800a6c6:	4ba8      	ldr	r3, [pc, #672]	@ (800a968 <_dtoa_r+0x5c0>)
 800a6c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a6cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a6d0:	f7f6 f8dc 	bl	800088c <__aeabi_ddiv>
 800a6d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6d8:	f004 040f 	and.w	r4, r4, #15
 800a6dc:	2603      	movs	r6, #3
 800a6de:	4da2      	ldr	r5, [pc, #648]	@ (800a968 <_dtoa_r+0x5c0>)
 800a6e0:	b954      	cbnz	r4, 800a6f8 <_dtoa_r+0x350>
 800a6e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6ea:	f7f6 f8cf 	bl	800088c <__aeabi_ddiv>
 800a6ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6f2:	e028      	b.n	800a746 <_dtoa_r+0x39e>
 800a6f4:	2602      	movs	r6, #2
 800a6f6:	e7f2      	b.n	800a6de <_dtoa_r+0x336>
 800a6f8:	07e1      	lsls	r1, r4, #31
 800a6fa:	d508      	bpl.n	800a70e <_dtoa_r+0x366>
 800a6fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a700:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a704:	f7f5 ff98 	bl	8000638 <__aeabi_dmul>
 800a708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a70c:	3601      	adds	r6, #1
 800a70e:	1064      	asrs	r4, r4, #1
 800a710:	3508      	adds	r5, #8
 800a712:	e7e5      	b.n	800a6e0 <_dtoa_r+0x338>
 800a714:	f000 80d2 	beq.w	800a8bc <_dtoa_r+0x514>
 800a718:	427c      	negs	r4, r7
 800a71a:	4b92      	ldr	r3, [pc, #584]	@ (800a964 <_dtoa_r+0x5bc>)
 800a71c:	4d92      	ldr	r5, [pc, #584]	@ (800a968 <_dtoa_r+0x5c0>)
 800a71e:	f004 020f 	and.w	r2, r4, #15
 800a722:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a72e:	f7f5 ff83 	bl	8000638 <__aeabi_dmul>
 800a732:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a736:	1124      	asrs	r4, r4, #4
 800a738:	2300      	movs	r3, #0
 800a73a:	2602      	movs	r6, #2
 800a73c:	2c00      	cmp	r4, #0
 800a73e:	f040 80b2 	bne.w	800a8a6 <_dtoa_r+0x4fe>
 800a742:	2b00      	cmp	r3, #0
 800a744:	d1d3      	bne.n	800a6ee <_dtoa_r+0x346>
 800a746:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a748:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	f000 80b7 	beq.w	800a8c0 <_dtoa_r+0x518>
 800a752:	4b86      	ldr	r3, [pc, #536]	@ (800a96c <_dtoa_r+0x5c4>)
 800a754:	2200      	movs	r2, #0
 800a756:	4620      	mov	r0, r4
 800a758:	4629      	mov	r1, r5
 800a75a:	f7f6 f9df 	bl	8000b1c <__aeabi_dcmplt>
 800a75e:	2800      	cmp	r0, #0
 800a760:	f000 80ae 	beq.w	800a8c0 <_dtoa_r+0x518>
 800a764:	9b07      	ldr	r3, [sp, #28]
 800a766:	2b00      	cmp	r3, #0
 800a768:	f000 80aa 	beq.w	800a8c0 <_dtoa_r+0x518>
 800a76c:	9b00      	ldr	r3, [sp, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	dd37      	ble.n	800a7e2 <_dtoa_r+0x43a>
 800a772:	1e7b      	subs	r3, r7, #1
 800a774:	9304      	str	r3, [sp, #16]
 800a776:	4620      	mov	r0, r4
 800a778:	4b7d      	ldr	r3, [pc, #500]	@ (800a970 <_dtoa_r+0x5c8>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	4629      	mov	r1, r5
 800a77e:	f7f5 ff5b 	bl	8000638 <__aeabi_dmul>
 800a782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a786:	9c00      	ldr	r4, [sp, #0]
 800a788:	3601      	adds	r6, #1
 800a78a:	4630      	mov	r0, r6
 800a78c:	f7f5 feea 	bl	8000564 <__aeabi_i2d>
 800a790:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a794:	f7f5 ff50 	bl	8000638 <__aeabi_dmul>
 800a798:	4b76      	ldr	r3, [pc, #472]	@ (800a974 <_dtoa_r+0x5cc>)
 800a79a:	2200      	movs	r2, #0
 800a79c:	f7f5 fd96 	bl	80002cc <__adddf3>
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a7a6:	2c00      	cmp	r4, #0
 800a7a8:	f040 808d 	bne.w	800a8c6 <_dtoa_r+0x51e>
 800a7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7b0:	4b71      	ldr	r3, [pc, #452]	@ (800a978 <_dtoa_r+0x5d0>)
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f7f5 fd88 	bl	80002c8 <__aeabi_dsub>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	460b      	mov	r3, r1
 800a7bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a7c0:	462a      	mov	r2, r5
 800a7c2:	4633      	mov	r3, r6
 800a7c4:	f7f6 f9c8 	bl	8000b58 <__aeabi_dcmpgt>
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	f040 828b 	bne.w	800ace4 <_dtoa_r+0x93c>
 800a7ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7d2:	462a      	mov	r2, r5
 800a7d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a7d8:	f7f6 f9a0 	bl	8000b1c <__aeabi_dcmplt>
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	f040 8128 	bne.w	800aa32 <_dtoa_r+0x68a>
 800a7e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a7e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a7ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f2c0 815a 	blt.w	800aaa6 <_dtoa_r+0x6fe>
 800a7f2:	2f0e      	cmp	r7, #14
 800a7f4:	f300 8157 	bgt.w	800aaa6 <_dtoa_r+0x6fe>
 800a7f8:	4b5a      	ldr	r3, [pc, #360]	@ (800a964 <_dtoa_r+0x5bc>)
 800a7fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a7fe:	ed93 7b00 	vldr	d7, [r3]
 800a802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a804:	2b00      	cmp	r3, #0
 800a806:	ed8d 7b00 	vstr	d7, [sp]
 800a80a:	da03      	bge.n	800a814 <_dtoa_r+0x46c>
 800a80c:	9b07      	ldr	r3, [sp, #28]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	f340 8101 	ble.w	800aa16 <_dtoa_r+0x66e>
 800a814:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a818:	4656      	mov	r6, sl
 800a81a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a81e:	4620      	mov	r0, r4
 800a820:	4629      	mov	r1, r5
 800a822:	f7f6 f833 	bl	800088c <__aeabi_ddiv>
 800a826:	f7f6 f9b7 	bl	8000b98 <__aeabi_d2iz>
 800a82a:	4680      	mov	r8, r0
 800a82c:	f7f5 fe9a 	bl	8000564 <__aeabi_i2d>
 800a830:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a834:	f7f5 ff00 	bl	8000638 <__aeabi_dmul>
 800a838:	4602      	mov	r2, r0
 800a83a:	460b      	mov	r3, r1
 800a83c:	4620      	mov	r0, r4
 800a83e:	4629      	mov	r1, r5
 800a840:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a844:	f7f5 fd40 	bl	80002c8 <__aeabi_dsub>
 800a848:	f806 4b01 	strb.w	r4, [r6], #1
 800a84c:	9d07      	ldr	r5, [sp, #28]
 800a84e:	eba6 040a 	sub.w	r4, r6, sl
 800a852:	42a5      	cmp	r5, r4
 800a854:	4602      	mov	r2, r0
 800a856:	460b      	mov	r3, r1
 800a858:	f040 8117 	bne.w	800aa8a <_dtoa_r+0x6e2>
 800a85c:	f7f5 fd36 	bl	80002cc <__adddf3>
 800a860:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a864:	4604      	mov	r4, r0
 800a866:	460d      	mov	r5, r1
 800a868:	f7f6 f976 	bl	8000b58 <__aeabi_dcmpgt>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	f040 80f9 	bne.w	800aa64 <_dtoa_r+0x6bc>
 800a872:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a876:	4620      	mov	r0, r4
 800a878:	4629      	mov	r1, r5
 800a87a:	f7f6 f945 	bl	8000b08 <__aeabi_dcmpeq>
 800a87e:	b118      	cbz	r0, 800a888 <_dtoa_r+0x4e0>
 800a880:	f018 0f01 	tst.w	r8, #1
 800a884:	f040 80ee 	bne.w	800aa64 <_dtoa_r+0x6bc>
 800a888:	4649      	mov	r1, r9
 800a88a:	4658      	mov	r0, fp
 800a88c:	f000 ffdc 	bl	800b848 <_Bfree>
 800a890:	2300      	movs	r3, #0
 800a892:	7033      	strb	r3, [r6, #0]
 800a894:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a896:	3701      	adds	r7, #1
 800a898:	601f      	str	r7, [r3, #0]
 800a89a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 831d 	beq.w	800aedc <_dtoa_r+0xb34>
 800a8a2:	601e      	str	r6, [r3, #0]
 800a8a4:	e31a      	b.n	800aedc <_dtoa_r+0xb34>
 800a8a6:	07e2      	lsls	r2, r4, #31
 800a8a8:	d505      	bpl.n	800a8b6 <_dtoa_r+0x50e>
 800a8aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a8ae:	f7f5 fec3 	bl	8000638 <__aeabi_dmul>
 800a8b2:	3601      	adds	r6, #1
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	1064      	asrs	r4, r4, #1
 800a8b8:	3508      	adds	r5, #8
 800a8ba:	e73f      	b.n	800a73c <_dtoa_r+0x394>
 800a8bc:	2602      	movs	r6, #2
 800a8be:	e742      	b.n	800a746 <_dtoa_r+0x39e>
 800a8c0:	9c07      	ldr	r4, [sp, #28]
 800a8c2:	9704      	str	r7, [sp, #16]
 800a8c4:	e761      	b.n	800a78a <_dtoa_r+0x3e2>
 800a8c6:	4b27      	ldr	r3, [pc, #156]	@ (800a964 <_dtoa_r+0x5bc>)
 800a8c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a8ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a8ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a8d2:	4454      	add	r4, sl
 800a8d4:	2900      	cmp	r1, #0
 800a8d6:	d053      	beq.n	800a980 <_dtoa_r+0x5d8>
 800a8d8:	4928      	ldr	r1, [pc, #160]	@ (800a97c <_dtoa_r+0x5d4>)
 800a8da:	2000      	movs	r0, #0
 800a8dc:	f7f5 ffd6 	bl	800088c <__aeabi_ddiv>
 800a8e0:	4633      	mov	r3, r6
 800a8e2:	462a      	mov	r2, r5
 800a8e4:	f7f5 fcf0 	bl	80002c8 <__aeabi_dsub>
 800a8e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a8ec:	4656      	mov	r6, sl
 800a8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8f2:	f7f6 f951 	bl	8000b98 <__aeabi_d2iz>
 800a8f6:	4605      	mov	r5, r0
 800a8f8:	f7f5 fe34 	bl	8000564 <__aeabi_i2d>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a904:	f7f5 fce0 	bl	80002c8 <__aeabi_dsub>
 800a908:	3530      	adds	r5, #48	@ 0x30
 800a90a:	4602      	mov	r2, r0
 800a90c:	460b      	mov	r3, r1
 800a90e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a912:	f806 5b01 	strb.w	r5, [r6], #1
 800a916:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a91a:	f7f6 f8ff 	bl	8000b1c <__aeabi_dcmplt>
 800a91e:	2800      	cmp	r0, #0
 800a920:	d171      	bne.n	800aa06 <_dtoa_r+0x65e>
 800a922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a926:	4911      	ldr	r1, [pc, #68]	@ (800a96c <_dtoa_r+0x5c4>)
 800a928:	2000      	movs	r0, #0
 800a92a:	f7f5 fccd 	bl	80002c8 <__aeabi_dsub>
 800a92e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a932:	f7f6 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 800a936:	2800      	cmp	r0, #0
 800a938:	f040 8095 	bne.w	800aa66 <_dtoa_r+0x6be>
 800a93c:	42a6      	cmp	r6, r4
 800a93e:	f43f af50 	beq.w	800a7e2 <_dtoa_r+0x43a>
 800a942:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a946:	4b0a      	ldr	r3, [pc, #40]	@ (800a970 <_dtoa_r+0x5c8>)
 800a948:	2200      	movs	r2, #0
 800a94a:	f7f5 fe75 	bl	8000638 <__aeabi_dmul>
 800a94e:	4b08      	ldr	r3, [pc, #32]	@ (800a970 <_dtoa_r+0x5c8>)
 800a950:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a954:	2200      	movs	r2, #0
 800a956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a95a:	f7f5 fe6d 	bl	8000638 <__aeabi_dmul>
 800a95e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a962:	e7c4      	b.n	800a8ee <_dtoa_r+0x546>
 800a964:	0800d0c8 	.word	0x0800d0c8
 800a968:	0800d0a0 	.word	0x0800d0a0
 800a96c:	3ff00000 	.word	0x3ff00000
 800a970:	40240000 	.word	0x40240000
 800a974:	401c0000 	.word	0x401c0000
 800a978:	40140000 	.word	0x40140000
 800a97c:	3fe00000 	.word	0x3fe00000
 800a980:	4631      	mov	r1, r6
 800a982:	4628      	mov	r0, r5
 800a984:	f7f5 fe58 	bl	8000638 <__aeabi_dmul>
 800a988:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a98c:	9415      	str	r4, [sp, #84]	@ 0x54
 800a98e:	4656      	mov	r6, sl
 800a990:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a994:	f7f6 f900 	bl	8000b98 <__aeabi_d2iz>
 800a998:	4605      	mov	r5, r0
 800a99a:	f7f5 fde3 	bl	8000564 <__aeabi_i2d>
 800a99e:	4602      	mov	r2, r0
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9a6:	f7f5 fc8f 	bl	80002c8 <__aeabi_dsub>
 800a9aa:	3530      	adds	r5, #48	@ 0x30
 800a9ac:	f806 5b01 	strb.w	r5, [r6], #1
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	42a6      	cmp	r6, r4
 800a9b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a9ba:	f04f 0200 	mov.w	r2, #0
 800a9be:	d124      	bne.n	800aa0a <_dtoa_r+0x662>
 800a9c0:	4bac      	ldr	r3, [pc, #688]	@ (800ac74 <_dtoa_r+0x8cc>)
 800a9c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a9c6:	f7f5 fc81 	bl	80002cc <__adddf3>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9d2:	f7f6 f8c1 	bl	8000b58 <__aeabi_dcmpgt>
 800a9d6:	2800      	cmp	r0, #0
 800a9d8:	d145      	bne.n	800aa66 <_dtoa_r+0x6be>
 800a9da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a9de:	49a5      	ldr	r1, [pc, #660]	@ (800ac74 <_dtoa_r+0x8cc>)
 800a9e0:	2000      	movs	r0, #0
 800a9e2:	f7f5 fc71 	bl	80002c8 <__aeabi_dsub>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	460b      	mov	r3, r1
 800a9ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9ee:	f7f6 f895 	bl	8000b1c <__aeabi_dcmplt>
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	f43f aef5 	beq.w	800a7e2 <_dtoa_r+0x43a>
 800a9f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a9fa:	1e73      	subs	r3, r6, #1
 800a9fc:	9315      	str	r3, [sp, #84]	@ 0x54
 800a9fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800aa02:	2b30      	cmp	r3, #48	@ 0x30
 800aa04:	d0f8      	beq.n	800a9f8 <_dtoa_r+0x650>
 800aa06:	9f04      	ldr	r7, [sp, #16]
 800aa08:	e73e      	b.n	800a888 <_dtoa_r+0x4e0>
 800aa0a:	4b9b      	ldr	r3, [pc, #620]	@ (800ac78 <_dtoa_r+0x8d0>)
 800aa0c:	f7f5 fe14 	bl	8000638 <__aeabi_dmul>
 800aa10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa14:	e7bc      	b.n	800a990 <_dtoa_r+0x5e8>
 800aa16:	d10c      	bne.n	800aa32 <_dtoa_r+0x68a>
 800aa18:	4b98      	ldr	r3, [pc, #608]	@ (800ac7c <_dtoa_r+0x8d4>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa20:	f7f5 fe0a 	bl	8000638 <__aeabi_dmul>
 800aa24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa28:	f7f6 f88c 	bl	8000b44 <__aeabi_dcmpge>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	f000 8157 	beq.w	800ace0 <_dtoa_r+0x938>
 800aa32:	2400      	movs	r4, #0
 800aa34:	4625      	mov	r5, r4
 800aa36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa38:	43db      	mvns	r3, r3
 800aa3a:	9304      	str	r3, [sp, #16]
 800aa3c:	4656      	mov	r6, sl
 800aa3e:	2700      	movs	r7, #0
 800aa40:	4621      	mov	r1, r4
 800aa42:	4658      	mov	r0, fp
 800aa44:	f000 ff00 	bl	800b848 <_Bfree>
 800aa48:	2d00      	cmp	r5, #0
 800aa4a:	d0dc      	beq.n	800aa06 <_dtoa_r+0x65e>
 800aa4c:	b12f      	cbz	r7, 800aa5a <_dtoa_r+0x6b2>
 800aa4e:	42af      	cmp	r7, r5
 800aa50:	d003      	beq.n	800aa5a <_dtoa_r+0x6b2>
 800aa52:	4639      	mov	r1, r7
 800aa54:	4658      	mov	r0, fp
 800aa56:	f000 fef7 	bl	800b848 <_Bfree>
 800aa5a:	4629      	mov	r1, r5
 800aa5c:	4658      	mov	r0, fp
 800aa5e:	f000 fef3 	bl	800b848 <_Bfree>
 800aa62:	e7d0      	b.n	800aa06 <_dtoa_r+0x65e>
 800aa64:	9704      	str	r7, [sp, #16]
 800aa66:	4633      	mov	r3, r6
 800aa68:	461e      	mov	r6, r3
 800aa6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa6e:	2a39      	cmp	r2, #57	@ 0x39
 800aa70:	d107      	bne.n	800aa82 <_dtoa_r+0x6da>
 800aa72:	459a      	cmp	sl, r3
 800aa74:	d1f8      	bne.n	800aa68 <_dtoa_r+0x6c0>
 800aa76:	9a04      	ldr	r2, [sp, #16]
 800aa78:	3201      	adds	r2, #1
 800aa7a:	9204      	str	r2, [sp, #16]
 800aa7c:	2230      	movs	r2, #48	@ 0x30
 800aa7e:	f88a 2000 	strb.w	r2, [sl]
 800aa82:	781a      	ldrb	r2, [r3, #0]
 800aa84:	3201      	adds	r2, #1
 800aa86:	701a      	strb	r2, [r3, #0]
 800aa88:	e7bd      	b.n	800aa06 <_dtoa_r+0x65e>
 800aa8a:	4b7b      	ldr	r3, [pc, #492]	@ (800ac78 <_dtoa_r+0x8d0>)
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f7f5 fdd3 	bl	8000638 <__aeabi_dmul>
 800aa92:	2200      	movs	r2, #0
 800aa94:	2300      	movs	r3, #0
 800aa96:	4604      	mov	r4, r0
 800aa98:	460d      	mov	r5, r1
 800aa9a:	f7f6 f835 	bl	8000b08 <__aeabi_dcmpeq>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	f43f aebb 	beq.w	800a81a <_dtoa_r+0x472>
 800aaa4:	e6f0      	b.n	800a888 <_dtoa_r+0x4e0>
 800aaa6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aaa8:	2a00      	cmp	r2, #0
 800aaaa:	f000 80db 	beq.w	800ac64 <_dtoa_r+0x8bc>
 800aaae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aab0:	2a01      	cmp	r2, #1
 800aab2:	f300 80bf 	bgt.w	800ac34 <_dtoa_r+0x88c>
 800aab6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800aab8:	2a00      	cmp	r2, #0
 800aaba:	f000 80b7 	beq.w	800ac2c <_dtoa_r+0x884>
 800aabe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800aac2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800aac4:	4646      	mov	r6, r8
 800aac6:	9a08      	ldr	r2, [sp, #32]
 800aac8:	2101      	movs	r1, #1
 800aaca:	441a      	add	r2, r3
 800aacc:	4658      	mov	r0, fp
 800aace:	4498      	add	r8, r3
 800aad0:	9208      	str	r2, [sp, #32]
 800aad2:	f000 ffb7 	bl	800ba44 <__i2b>
 800aad6:	4605      	mov	r5, r0
 800aad8:	b15e      	cbz	r6, 800aaf2 <_dtoa_r+0x74a>
 800aada:	9b08      	ldr	r3, [sp, #32]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	dd08      	ble.n	800aaf2 <_dtoa_r+0x74a>
 800aae0:	42b3      	cmp	r3, r6
 800aae2:	9a08      	ldr	r2, [sp, #32]
 800aae4:	bfa8      	it	ge
 800aae6:	4633      	movge	r3, r6
 800aae8:	eba8 0803 	sub.w	r8, r8, r3
 800aaec:	1af6      	subs	r6, r6, r3
 800aaee:	1ad3      	subs	r3, r2, r3
 800aaf0:	9308      	str	r3, [sp, #32]
 800aaf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aaf4:	b1f3      	cbz	r3, 800ab34 <_dtoa_r+0x78c>
 800aaf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	f000 80b7 	beq.w	800ac6c <_dtoa_r+0x8c4>
 800aafe:	b18c      	cbz	r4, 800ab24 <_dtoa_r+0x77c>
 800ab00:	4629      	mov	r1, r5
 800ab02:	4622      	mov	r2, r4
 800ab04:	4658      	mov	r0, fp
 800ab06:	f001 f85d 	bl	800bbc4 <__pow5mult>
 800ab0a:	464a      	mov	r2, r9
 800ab0c:	4601      	mov	r1, r0
 800ab0e:	4605      	mov	r5, r0
 800ab10:	4658      	mov	r0, fp
 800ab12:	f000 ffad 	bl	800ba70 <__multiply>
 800ab16:	4649      	mov	r1, r9
 800ab18:	9004      	str	r0, [sp, #16]
 800ab1a:	4658      	mov	r0, fp
 800ab1c:	f000 fe94 	bl	800b848 <_Bfree>
 800ab20:	9b04      	ldr	r3, [sp, #16]
 800ab22:	4699      	mov	r9, r3
 800ab24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab26:	1b1a      	subs	r2, r3, r4
 800ab28:	d004      	beq.n	800ab34 <_dtoa_r+0x78c>
 800ab2a:	4649      	mov	r1, r9
 800ab2c:	4658      	mov	r0, fp
 800ab2e:	f001 f849 	bl	800bbc4 <__pow5mult>
 800ab32:	4681      	mov	r9, r0
 800ab34:	2101      	movs	r1, #1
 800ab36:	4658      	mov	r0, fp
 800ab38:	f000 ff84 	bl	800ba44 <__i2b>
 800ab3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab3e:	4604      	mov	r4, r0
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f000 81cf 	beq.w	800aee4 <_dtoa_r+0xb3c>
 800ab46:	461a      	mov	r2, r3
 800ab48:	4601      	mov	r1, r0
 800ab4a:	4658      	mov	r0, fp
 800ab4c:	f001 f83a 	bl	800bbc4 <__pow5mult>
 800ab50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab52:	2b01      	cmp	r3, #1
 800ab54:	4604      	mov	r4, r0
 800ab56:	f300 8095 	bgt.w	800ac84 <_dtoa_r+0x8dc>
 800ab5a:	9b02      	ldr	r3, [sp, #8]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f040 8087 	bne.w	800ac70 <_dtoa_r+0x8c8>
 800ab62:	9b03      	ldr	r3, [sp, #12]
 800ab64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f040 8089 	bne.w	800ac80 <_dtoa_r+0x8d8>
 800ab6e:	9b03      	ldr	r3, [sp, #12]
 800ab70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab74:	0d1b      	lsrs	r3, r3, #20
 800ab76:	051b      	lsls	r3, r3, #20
 800ab78:	b12b      	cbz	r3, 800ab86 <_dtoa_r+0x7de>
 800ab7a:	9b08      	ldr	r3, [sp, #32]
 800ab7c:	3301      	adds	r3, #1
 800ab7e:	9308      	str	r3, [sp, #32]
 800ab80:	f108 0801 	add.w	r8, r8, #1
 800ab84:	2301      	movs	r3, #1
 800ab86:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f000 81b0 	beq.w	800aef0 <_dtoa_r+0xb48>
 800ab90:	6923      	ldr	r3, [r4, #16]
 800ab92:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab96:	6918      	ldr	r0, [r3, #16]
 800ab98:	f000 ff08 	bl	800b9ac <__hi0bits>
 800ab9c:	f1c0 0020 	rsb	r0, r0, #32
 800aba0:	9b08      	ldr	r3, [sp, #32]
 800aba2:	4418      	add	r0, r3
 800aba4:	f010 001f 	ands.w	r0, r0, #31
 800aba8:	d077      	beq.n	800ac9a <_dtoa_r+0x8f2>
 800abaa:	f1c0 0320 	rsb	r3, r0, #32
 800abae:	2b04      	cmp	r3, #4
 800abb0:	dd6b      	ble.n	800ac8a <_dtoa_r+0x8e2>
 800abb2:	9b08      	ldr	r3, [sp, #32]
 800abb4:	f1c0 001c 	rsb	r0, r0, #28
 800abb8:	4403      	add	r3, r0
 800abba:	4480      	add	r8, r0
 800abbc:	4406      	add	r6, r0
 800abbe:	9308      	str	r3, [sp, #32]
 800abc0:	f1b8 0f00 	cmp.w	r8, #0
 800abc4:	dd05      	ble.n	800abd2 <_dtoa_r+0x82a>
 800abc6:	4649      	mov	r1, r9
 800abc8:	4642      	mov	r2, r8
 800abca:	4658      	mov	r0, fp
 800abcc:	f001 f854 	bl	800bc78 <__lshift>
 800abd0:	4681      	mov	r9, r0
 800abd2:	9b08      	ldr	r3, [sp, #32]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	dd05      	ble.n	800abe4 <_dtoa_r+0x83c>
 800abd8:	4621      	mov	r1, r4
 800abda:	461a      	mov	r2, r3
 800abdc:	4658      	mov	r0, fp
 800abde:	f001 f84b 	bl	800bc78 <__lshift>
 800abe2:	4604      	mov	r4, r0
 800abe4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d059      	beq.n	800ac9e <_dtoa_r+0x8f6>
 800abea:	4621      	mov	r1, r4
 800abec:	4648      	mov	r0, r9
 800abee:	f001 f8af 	bl	800bd50 <__mcmp>
 800abf2:	2800      	cmp	r0, #0
 800abf4:	da53      	bge.n	800ac9e <_dtoa_r+0x8f6>
 800abf6:	1e7b      	subs	r3, r7, #1
 800abf8:	9304      	str	r3, [sp, #16]
 800abfa:	4649      	mov	r1, r9
 800abfc:	2300      	movs	r3, #0
 800abfe:	220a      	movs	r2, #10
 800ac00:	4658      	mov	r0, fp
 800ac02:	f000 fe43 	bl	800b88c <__multadd>
 800ac06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac08:	4681      	mov	r9, r0
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	f000 8172 	beq.w	800aef4 <_dtoa_r+0xb4c>
 800ac10:	2300      	movs	r3, #0
 800ac12:	4629      	mov	r1, r5
 800ac14:	220a      	movs	r2, #10
 800ac16:	4658      	mov	r0, fp
 800ac18:	f000 fe38 	bl	800b88c <__multadd>
 800ac1c:	9b00      	ldr	r3, [sp, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	4605      	mov	r5, r0
 800ac22:	dc67      	bgt.n	800acf4 <_dtoa_r+0x94c>
 800ac24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	dc41      	bgt.n	800acae <_dtoa_r+0x906>
 800ac2a:	e063      	b.n	800acf4 <_dtoa_r+0x94c>
 800ac2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ac2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ac32:	e746      	b.n	800aac2 <_dtoa_r+0x71a>
 800ac34:	9b07      	ldr	r3, [sp, #28]
 800ac36:	1e5c      	subs	r4, r3, #1
 800ac38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac3a:	42a3      	cmp	r3, r4
 800ac3c:	bfbf      	itttt	lt
 800ac3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ac40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ac42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ac44:	1ae3      	sublt	r3, r4, r3
 800ac46:	bfb4      	ite	lt
 800ac48:	18d2      	addlt	r2, r2, r3
 800ac4a:	1b1c      	subge	r4, r3, r4
 800ac4c:	9b07      	ldr	r3, [sp, #28]
 800ac4e:	bfbc      	itt	lt
 800ac50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ac52:	2400      	movlt	r4, #0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	bfb5      	itete	lt
 800ac58:	eba8 0603 	sublt.w	r6, r8, r3
 800ac5c:	9b07      	ldrge	r3, [sp, #28]
 800ac5e:	2300      	movlt	r3, #0
 800ac60:	4646      	movge	r6, r8
 800ac62:	e730      	b.n	800aac6 <_dtoa_r+0x71e>
 800ac64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ac66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ac68:	4646      	mov	r6, r8
 800ac6a:	e735      	b.n	800aad8 <_dtoa_r+0x730>
 800ac6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac6e:	e75c      	b.n	800ab2a <_dtoa_r+0x782>
 800ac70:	2300      	movs	r3, #0
 800ac72:	e788      	b.n	800ab86 <_dtoa_r+0x7de>
 800ac74:	3fe00000 	.word	0x3fe00000
 800ac78:	40240000 	.word	0x40240000
 800ac7c:	40140000 	.word	0x40140000
 800ac80:	9b02      	ldr	r3, [sp, #8]
 800ac82:	e780      	b.n	800ab86 <_dtoa_r+0x7de>
 800ac84:	2300      	movs	r3, #0
 800ac86:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac88:	e782      	b.n	800ab90 <_dtoa_r+0x7e8>
 800ac8a:	d099      	beq.n	800abc0 <_dtoa_r+0x818>
 800ac8c:	9a08      	ldr	r2, [sp, #32]
 800ac8e:	331c      	adds	r3, #28
 800ac90:	441a      	add	r2, r3
 800ac92:	4498      	add	r8, r3
 800ac94:	441e      	add	r6, r3
 800ac96:	9208      	str	r2, [sp, #32]
 800ac98:	e792      	b.n	800abc0 <_dtoa_r+0x818>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	e7f6      	b.n	800ac8c <_dtoa_r+0x8e4>
 800ac9e:	9b07      	ldr	r3, [sp, #28]
 800aca0:	9704      	str	r7, [sp, #16]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	dc20      	bgt.n	800ace8 <_dtoa_r+0x940>
 800aca6:	9300      	str	r3, [sp, #0]
 800aca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acaa:	2b02      	cmp	r3, #2
 800acac:	dd1e      	ble.n	800acec <_dtoa_r+0x944>
 800acae:	9b00      	ldr	r3, [sp, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f47f aec0 	bne.w	800aa36 <_dtoa_r+0x68e>
 800acb6:	4621      	mov	r1, r4
 800acb8:	2205      	movs	r2, #5
 800acba:	4658      	mov	r0, fp
 800acbc:	f000 fde6 	bl	800b88c <__multadd>
 800acc0:	4601      	mov	r1, r0
 800acc2:	4604      	mov	r4, r0
 800acc4:	4648      	mov	r0, r9
 800acc6:	f001 f843 	bl	800bd50 <__mcmp>
 800acca:	2800      	cmp	r0, #0
 800accc:	f77f aeb3 	ble.w	800aa36 <_dtoa_r+0x68e>
 800acd0:	4656      	mov	r6, sl
 800acd2:	2331      	movs	r3, #49	@ 0x31
 800acd4:	f806 3b01 	strb.w	r3, [r6], #1
 800acd8:	9b04      	ldr	r3, [sp, #16]
 800acda:	3301      	adds	r3, #1
 800acdc:	9304      	str	r3, [sp, #16]
 800acde:	e6ae      	b.n	800aa3e <_dtoa_r+0x696>
 800ace0:	9c07      	ldr	r4, [sp, #28]
 800ace2:	9704      	str	r7, [sp, #16]
 800ace4:	4625      	mov	r5, r4
 800ace6:	e7f3      	b.n	800acd0 <_dtoa_r+0x928>
 800ace8:	9b07      	ldr	r3, [sp, #28]
 800acea:	9300      	str	r3, [sp, #0]
 800acec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f000 8104 	beq.w	800aefc <_dtoa_r+0xb54>
 800acf4:	2e00      	cmp	r6, #0
 800acf6:	dd05      	ble.n	800ad04 <_dtoa_r+0x95c>
 800acf8:	4629      	mov	r1, r5
 800acfa:	4632      	mov	r2, r6
 800acfc:	4658      	mov	r0, fp
 800acfe:	f000 ffbb 	bl	800bc78 <__lshift>
 800ad02:	4605      	mov	r5, r0
 800ad04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d05a      	beq.n	800adc0 <_dtoa_r+0xa18>
 800ad0a:	6869      	ldr	r1, [r5, #4]
 800ad0c:	4658      	mov	r0, fp
 800ad0e:	f000 fd5b 	bl	800b7c8 <_Balloc>
 800ad12:	4606      	mov	r6, r0
 800ad14:	b928      	cbnz	r0, 800ad22 <_dtoa_r+0x97a>
 800ad16:	4b84      	ldr	r3, [pc, #528]	@ (800af28 <_dtoa_r+0xb80>)
 800ad18:	4602      	mov	r2, r0
 800ad1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ad1e:	f7ff bb5a 	b.w	800a3d6 <_dtoa_r+0x2e>
 800ad22:	692a      	ldr	r2, [r5, #16]
 800ad24:	3202      	adds	r2, #2
 800ad26:	0092      	lsls	r2, r2, #2
 800ad28:	f105 010c 	add.w	r1, r5, #12
 800ad2c:	300c      	adds	r0, #12
 800ad2e:	f7ff fa92 	bl	800a256 <memcpy>
 800ad32:	2201      	movs	r2, #1
 800ad34:	4631      	mov	r1, r6
 800ad36:	4658      	mov	r0, fp
 800ad38:	f000 ff9e 	bl	800bc78 <__lshift>
 800ad3c:	f10a 0301 	add.w	r3, sl, #1
 800ad40:	9307      	str	r3, [sp, #28]
 800ad42:	9b00      	ldr	r3, [sp, #0]
 800ad44:	4453      	add	r3, sl
 800ad46:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad48:	9b02      	ldr	r3, [sp, #8]
 800ad4a:	f003 0301 	and.w	r3, r3, #1
 800ad4e:	462f      	mov	r7, r5
 800ad50:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad52:	4605      	mov	r5, r0
 800ad54:	9b07      	ldr	r3, [sp, #28]
 800ad56:	4621      	mov	r1, r4
 800ad58:	3b01      	subs	r3, #1
 800ad5a:	4648      	mov	r0, r9
 800ad5c:	9300      	str	r3, [sp, #0]
 800ad5e:	f7ff fa99 	bl	800a294 <quorem>
 800ad62:	4639      	mov	r1, r7
 800ad64:	9002      	str	r0, [sp, #8]
 800ad66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ad6a:	4648      	mov	r0, r9
 800ad6c:	f000 fff0 	bl	800bd50 <__mcmp>
 800ad70:	462a      	mov	r2, r5
 800ad72:	9008      	str	r0, [sp, #32]
 800ad74:	4621      	mov	r1, r4
 800ad76:	4658      	mov	r0, fp
 800ad78:	f001 f806 	bl	800bd88 <__mdiff>
 800ad7c:	68c2      	ldr	r2, [r0, #12]
 800ad7e:	4606      	mov	r6, r0
 800ad80:	bb02      	cbnz	r2, 800adc4 <_dtoa_r+0xa1c>
 800ad82:	4601      	mov	r1, r0
 800ad84:	4648      	mov	r0, r9
 800ad86:	f000 ffe3 	bl	800bd50 <__mcmp>
 800ad8a:	4602      	mov	r2, r0
 800ad8c:	4631      	mov	r1, r6
 800ad8e:	4658      	mov	r0, fp
 800ad90:	920e      	str	r2, [sp, #56]	@ 0x38
 800ad92:	f000 fd59 	bl	800b848 <_Bfree>
 800ad96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad9a:	9e07      	ldr	r6, [sp, #28]
 800ad9c:	ea43 0102 	orr.w	r1, r3, r2
 800ada0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ada2:	4319      	orrs	r1, r3
 800ada4:	d110      	bne.n	800adc8 <_dtoa_r+0xa20>
 800ada6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800adaa:	d029      	beq.n	800ae00 <_dtoa_r+0xa58>
 800adac:	9b08      	ldr	r3, [sp, #32]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	dd02      	ble.n	800adb8 <_dtoa_r+0xa10>
 800adb2:	9b02      	ldr	r3, [sp, #8]
 800adb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800adb8:	9b00      	ldr	r3, [sp, #0]
 800adba:	f883 8000 	strb.w	r8, [r3]
 800adbe:	e63f      	b.n	800aa40 <_dtoa_r+0x698>
 800adc0:	4628      	mov	r0, r5
 800adc2:	e7bb      	b.n	800ad3c <_dtoa_r+0x994>
 800adc4:	2201      	movs	r2, #1
 800adc6:	e7e1      	b.n	800ad8c <_dtoa_r+0x9e4>
 800adc8:	9b08      	ldr	r3, [sp, #32]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	db04      	blt.n	800add8 <_dtoa_r+0xa30>
 800adce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800add0:	430b      	orrs	r3, r1
 800add2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800add4:	430b      	orrs	r3, r1
 800add6:	d120      	bne.n	800ae1a <_dtoa_r+0xa72>
 800add8:	2a00      	cmp	r2, #0
 800adda:	dded      	ble.n	800adb8 <_dtoa_r+0xa10>
 800addc:	4649      	mov	r1, r9
 800adde:	2201      	movs	r2, #1
 800ade0:	4658      	mov	r0, fp
 800ade2:	f000 ff49 	bl	800bc78 <__lshift>
 800ade6:	4621      	mov	r1, r4
 800ade8:	4681      	mov	r9, r0
 800adea:	f000 ffb1 	bl	800bd50 <__mcmp>
 800adee:	2800      	cmp	r0, #0
 800adf0:	dc03      	bgt.n	800adfa <_dtoa_r+0xa52>
 800adf2:	d1e1      	bne.n	800adb8 <_dtoa_r+0xa10>
 800adf4:	f018 0f01 	tst.w	r8, #1
 800adf8:	d0de      	beq.n	800adb8 <_dtoa_r+0xa10>
 800adfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800adfe:	d1d8      	bne.n	800adb2 <_dtoa_r+0xa0a>
 800ae00:	9a00      	ldr	r2, [sp, #0]
 800ae02:	2339      	movs	r3, #57	@ 0x39
 800ae04:	7013      	strb	r3, [r2, #0]
 800ae06:	4633      	mov	r3, r6
 800ae08:	461e      	mov	r6, r3
 800ae0a:	3b01      	subs	r3, #1
 800ae0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ae10:	2a39      	cmp	r2, #57	@ 0x39
 800ae12:	d052      	beq.n	800aeba <_dtoa_r+0xb12>
 800ae14:	3201      	adds	r2, #1
 800ae16:	701a      	strb	r2, [r3, #0]
 800ae18:	e612      	b.n	800aa40 <_dtoa_r+0x698>
 800ae1a:	2a00      	cmp	r2, #0
 800ae1c:	dd07      	ble.n	800ae2e <_dtoa_r+0xa86>
 800ae1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ae22:	d0ed      	beq.n	800ae00 <_dtoa_r+0xa58>
 800ae24:	9a00      	ldr	r2, [sp, #0]
 800ae26:	f108 0301 	add.w	r3, r8, #1
 800ae2a:	7013      	strb	r3, [r2, #0]
 800ae2c:	e608      	b.n	800aa40 <_dtoa_r+0x698>
 800ae2e:	9b07      	ldr	r3, [sp, #28]
 800ae30:	9a07      	ldr	r2, [sp, #28]
 800ae32:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ae36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d028      	beq.n	800ae8e <_dtoa_r+0xae6>
 800ae3c:	4649      	mov	r1, r9
 800ae3e:	2300      	movs	r3, #0
 800ae40:	220a      	movs	r2, #10
 800ae42:	4658      	mov	r0, fp
 800ae44:	f000 fd22 	bl	800b88c <__multadd>
 800ae48:	42af      	cmp	r7, r5
 800ae4a:	4681      	mov	r9, r0
 800ae4c:	f04f 0300 	mov.w	r3, #0
 800ae50:	f04f 020a 	mov.w	r2, #10
 800ae54:	4639      	mov	r1, r7
 800ae56:	4658      	mov	r0, fp
 800ae58:	d107      	bne.n	800ae6a <_dtoa_r+0xac2>
 800ae5a:	f000 fd17 	bl	800b88c <__multadd>
 800ae5e:	4607      	mov	r7, r0
 800ae60:	4605      	mov	r5, r0
 800ae62:	9b07      	ldr	r3, [sp, #28]
 800ae64:	3301      	adds	r3, #1
 800ae66:	9307      	str	r3, [sp, #28]
 800ae68:	e774      	b.n	800ad54 <_dtoa_r+0x9ac>
 800ae6a:	f000 fd0f 	bl	800b88c <__multadd>
 800ae6e:	4629      	mov	r1, r5
 800ae70:	4607      	mov	r7, r0
 800ae72:	2300      	movs	r3, #0
 800ae74:	220a      	movs	r2, #10
 800ae76:	4658      	mov	r0, fp
 800ae78:	f000 fd08 	bl	800b88c <__multadd>
 800ae7c:	4605      	mov	r5, r0
 800ae7e:	e7f0      	b.n	800ae62 <_dtoa_r+0xaba>
 800ae80:	9b00      	ldr	r3, [sp, #0]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	bfcc      	ite	gt
 800ae86:	461e      	movgt	r6, r3
 800ae88:	2601      	movle	r6, #1
 800ae8a:	4456      	add	r6, sl
 800ae8c:	2700      	movs	r7, #0
 800ae8e:	4649      	mov	r1, r9
 800ae90:	2201      	movs	r2, #1
 800ae92:	4658      	mov	r0, fp
 800ae94:	f000 fef0 	bl	800bc78 <__lshift>
 800ae98:	4621      	mov	r1, r4
 800ae9a:	4681      	mov	r9, r0
 800ae9c:	f000 ff58 	bl	800bd50 <__mcmp>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	dcb0      	bgt.n	800ae06 <_dtoa_r+0xa5e>
 800aea4:	d102      	bne.n	800aeac <_dtoa_r+0xb04>
 800aea6:	f018 0f01 	tst.w	r8, #1
 800aeaa:	d1ac      	bne.n	800ae06 <_dtoa_r+0xa5e>
 800aeac:	4633      	mov	r3, r6
 800aeae:	461e      	mov	r6, r3
 800aeb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aeb4:	2a30      	cmp	r2, #48	@ 0x30
 800aeb6:	d0fa      	beq.n	800aeae <_dtoa_r+0xb06>
 800aeb8:	e5c2      	b.n	800aa40 <_dtoa_r+0x698>
 800aeba:	459a      	cmp	sl, r3
 800aebc:	d1a4      	bne.n	800ae08 <_dtoa_r+0xa60>
 800aebe:	9b04      	ldr	r3, [sp, #16]
 800aec0:	3301      	adds	r3, #1
 800aec2:	9304      	str	r3, [sp, #16]
 800aec4:	2331      	movs	r3, #49	@ 0x31
 800aec6:	f88a 3000 	strb.w	r3, [sl]
 800aeca:	e5b9      	b.n	800aa40 <_dtoa_r+0x698>
 800aecc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aece:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800af2c <_dtoa_r+0xb84>
 800aed2:	b11b      	cbz	r3, 800aedc <_dtoa_r+0xb34>
 800aed4:	f10a 0308 	add.w	r3, sl, #8
 800aed8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aeda:	6013      	str	r3, [r2, #0]
 800aedc:	4650      	mov	r0, sl
 800aede:	b019      	add	sp, #100	@ 0x64
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aee6:	2b01      	cmp	r3, #1
 800aee8:	f77f ae37 	ble.w	800ab5a <_dtoa_r+0x7b2>
 800aeec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aeee:	930a      	str	r3, [sp, #40]	@ 0x28
 800aef0:	2001      	movs	r0, #1
 800aef2:	e655      	b.n	800aba0 <_dtoa_r+0x7f8>
 800aef4:	9b00      	ldr	r3, [sp, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f77f aed6 	ble.w	800aca8 <_dtoa_r+0x900>
 800aefc:	4656      	mov	r6, sl
 800aefe:	4621      	mov	r1, r4
 800af00:	4648      	mov	r0, r9
 800af02:	f7ff f9c7 	bl	800a294 <quorem>
 800af06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800af0a:	f806 8b01 	strb.w	r8, [r6], #1
 800af0e:	9b00      	ldr	r3, [sp, #0]
 800af10:	eba6 020a 	sub.w	r2, r6, sl
 800af14:	4293      	cmp	r3, r2
 800af16:	ddb3      	ble.n	800ae80 <_dtoa_r+0xad8>
 800af18:	4649      	mov	r1, r9
 800af1a:	2300      	movs	r3, #0
 800af1c:	220a      	movs	r2, #10
 800af1e:	4658      	mov	r0, fp
 800af20:	f000 fcb4 	bl	800b88c <__multadd>
 800af24:	4681      	mov	r9, r0
 800af26:	e7ea      	b.n	800aefe <_dtoa_r+0xb56>
 800af28:	0800cfc5 	.word	0x0800cfc5
 800af2c:	0800cf49 	.word	0x0800cf49

0800af30 <_free_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	4605      	mov	r5, r0
 800af34:	2900      	cmp	r1, #0
 800af36:	d041      	beq.n	800afbc <_free_r+0x8c>
 800af38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af3c:	1f0c      	subs	r4, r1, #4
 800af3e:	2b00      	cmp	r3, #0
 800af40:	bfb8      	it	lt
 800af42:	18e4      	addlt	r4, r4, r3
 800af44:	f000 fc34 	bl	800b7b0 <__malloc_lock>
 800af48:	4a1d      	ldr	r2, [pc, #116]	@ (800afc0 <_free_r+0x90>)
 800af4a:	6813      	ldr	r3, [r2, #0]
 800af4c:	b933      	cbnz	r3, 800af5c <_free_r+0x2c>
 800af4e:	6063      	str	r3, [r4, #4]
 800af50:	6014      	str	r4, [r2, #0]
 800af52:	4628      	mov	r0, r5
 800af54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af58:	f000 bc30 	b.w	800b7bc <__malloc_unlock>
 800af5c:	42a3      	cmp	r3, r4
 800af5e:	d908      	bls.n	800af72 <_free_r+0x42>
 800af60:	6820      	ldr	r0, [r4, #0]
 800af62:	1821      	adds	r1, r4, r0
 800af64:	428b      	cmp	r3, r1
 800af66:	bf01      	itttt	eq
 800af68:	6819      	ldreq	r1, [r3, #0]
 800af6a:	685b      	ldreq	r3, [r3, #4]
 800af6c:	1809      	addeq	r1, r1, r0
 800af6e:	6021      	streq	r1, [r4, #0]
 800af70:	e7ed      	b.n	800af4e <_free_r+0x1e>
 800af72:	461a      	mov	r2, r3
 800af74:	685b      	ldr	r3, [r3, #4]
 800af76:	b10b      	cbz	r3, 800af7c <_free_r+0x4c>
 800af78:	42a3      	cmp	r3, r4
 800af7a:	d9fa      	bls.n	800af72 <_free_r+0x42>
 800af7c:	6811      	ldr	r1, [r2, #0]
 800af7e:	1850      	adds	r0, r2, r1
 800af80:	42a0      	cmp	r0, r4
 800af82:	d10b      	bne.n	800af9c <_free_r+0x6c>
 800af84:	6820      	ldr	r0, [r4, #0]
 800af86:	4401      	add	r1, r0
 800af88:	1850      	adds	r0, r2, r1
 800af8a:	4283      	cmp	r3, r0
 800af8c:	6011      	str	r1, [r2, #0]
 800af8e:	d1e0      	bne.n	800af52 <_free_r+0x22>
 800af90:	6818      	ldr	r0, [r3, #0]
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	6053      	str	r3, [r2, #4]
 800af96:	4408      	add	r0, r1
 800af98:	6010      	str	r0, [r2, #0]
 800af9a:	e7da      	b.n	800af52 <_free_r+0x22>
 800af9c:	d902      	bls.n	800afa4 <_free_r+0x74>
 800af9e:	230c      	movs	r3, #12
 800afa0:	602b      	str	r3, [r5, #0]
 800afa2:	e7d6      	b.n	800af52 <_free_r+0x22>
 800afa4:	6820      	ldr	r0, [r4, #0]
 800afa6:	1821      	adds	r1, r4, r0
 800afa8:	428b      	cmp	r3, r1
 800afaa:	bf04      	itt	eq
 800afac:	6819      	ldreq	r1, [r3, #0]
 800afae:	685b      	ldreq	r3, [r3, #4]
 800afb0:	6063      	str	r3, [r4, #4]
 800afb2:	bf04      	itt	eq
 800afb4:	1809      	addeq	r1, r1, r0
 800afb6:	6021      	streq	r1, [r4, #0]
 800afb8:	6054      	str	r4, [r2, #4]
 800afba:	e7ca      	b.n	800af52 <_free_r+0x22>
 800afbc:	bd38      	pop	{r3, r4, r5, pc}
 800afbe:	bf00      	nop
 800afc0:	20000640 	.word	0x20000640

0800afc4 <rshift>:
 800afc4:	6903      	ldr	r3, [r0, #16]
 800afc6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800afca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800afce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800afd2:	f100 0414 	add.w	r4, r0, #20
 800afd6:	dd45      	ble.n	800b064 <rshift+0xa0>
 800afd8:	f011 011f 	ands.w	r1, r1, #31
 800afdc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800afe0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800afe4:	d10c      	bne.n	800b000 <rshift+0x3c>
 800afe6:	f100 0710 	add.w	r7, r0, #16
 800afea:	4629      	mov	r1, r5
 800afec:	42b1      	cmp	r1, r6
 800afee:	d334      	bcc.n	800b05a <rshift+0x96>
 800aff0:	1a9b      	subs	r3, r3, r2
 800aff2:	009b      	lsls	r3, r3, #2
 800aff4:	1eea      	subs	r2, r5, #3
 800aff6:	4296      	cmp	r6, r2
 800aff8:	bf38      	it	cc
 800affa:	2300      	movcc	r3, #0
 800affc:	4423      	add	r3, r4
 800affe:	e015      	b.n	800b02c <rshift+0x68>
 800b000:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b004:	f1c1 0820 	rsb	r8, r1, #32
 800b008:	40cf      	lsrs	r7, r1
 800b00a:	f105 0e04 	add.w	lr, r5, #4
 800b00e:	46a1      	mov	r9, r4
 800b010:	4576      	cmp	r6, lr
 800b012:	46f4      	mov	ip, lr
 800b014:	d815      	bhi.n	800b042 <rshift+0x7e>
 800b016:	1a9a      	subs	r2, r3, r2
 800b018:	0092      	lsls	r2, r2, #2
 800b01a:	3a04      	subs	r2, #4
 800b01c:	3501      	adds	r5, #1
 800b01e:	42ae      	cmp	r6, r5
 800b020:	bf38      	it	cc
 800b022:	2200      	movcc	r2, #0
 800b024:	18a3      	adds	r3, r4, r2
 800b026:	50a7      	str	r7, [r4, r2]
 800b028:	b107      	cbz	r7, 800b02c <rshift+0x68>
 800b02a:	3304      	adds	r3, #4
 800b02c:	1b1a      	subs	r2, r3, r4
 800b02e:	42a3      	cmp	r3, r4
 800b030:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b034:	bf08      	it	eq
 800b036:	2300      	moveq	r3, #0
 800b038:	6102      	str	r2, [r0, #16]
 800b03a:	bf08      	it	eq
 800b03c:	6143      	streq	r3, [r0, #20]
 800b03e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b042:	f8dc c000 	ldr.w	ip, [ip]
 800b046:	fa0c fc08 	lsl.w	ip, ip, r8
 800b04a:	ea4c 0707 	orr.w	r7, ip, r7
 800b04e:	f849 7b04 	str.w	r7, [r9], #4
 800b052:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b056:	40cf      	lsrs	r7, r1
 800b058:	e7da      	b.n	800b010 <rshift+0x4c>
 800b05a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b05e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b062:	e7c3      	b.n	800afec <rshift+0x28>
 800b064:	4623      	mov	r3, r4
 800b066:	e7e1      	b.n	800b02c <rshift+0x68>

0800b068 <__hexdig_fun>:
 800b068:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b06c:	2b09      	cmp	r3, #9
 800b06e:	d802      	bhi.n	800b076 <__hexdig_fun+0xe>
 800b070:	3820      	subs	r0, #32
 800b072:	b2c0      	uxtb	r0, r0
 800b074:	4770      	bx	lr
 800b076:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b07a:	2b05      	cmp	r3, #5
 800b07c:	d801      	bhi.n	800b082 <__hexdig_fun+0x1a>
 800b07e:	3847      	subs	r0, #71	@ 0x47
 800b080:	e7f7      	b.n	800b072 <__hexdig_fun+0xa>
 800b082:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b086:	2b05      	cmp	r3, #5
 800b088:	d801      	bhi.n	800b08e <__hexdig_fun+0x26>
 800b08a:	3827      	subs	r0, #39	@ 0x27
 800b08c:	e7f1      	b.n	800b072 <__hexdig_fun+0xa>
 800b08e:	2000      	movs	r0, #0
 800b090:	4770      	bx	lr
	...

0800b094 <__gethex>:
 800b094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b098:	b085      	sub	sp, #20
 800b09a:	468a      	mov	sl, r1
 800b09c:	9302      	str	r3, [sp, #8]
 800b09e:	680b      	ldr	r3, [r1, #0]
 800b0a0:	9001      	str	r0, [sp, #4]
 800b0a2:	4690      	mov	r8, r2
 800b0a4:	1c9c      	adds	r4, r3, #2
 800b0a6:	46a1      	mov	r9, r4
 800b0a8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b0ac:	2830      	cmp	r0, #48	@ 0x30
 800b0ae:	d0fa      	beq.n	800b0a6 <__gethex+0x12>
 800b0b0:	eba9 0303 	sub.w	r3, r9, r3
 800b0b4:	f1a3 0b02 	sub.w	fp, r3, #2
 800b0b8:	f7ff ffd6 	bl	800b068 <__hexdig_fun>
 800b0bc:	4605      	mov	r5, r0
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	d168      	bne.n	800b194 <__gethex+0x100>
 800b0c2:	49a0      	ldr	r1, [pc, #640]	@ (800b344 <__gethex+0x2b0>)
 800b0c4:	2201      	movs	r2, #1
 800b0c6:	4648      	mov	r0, r9
 800b0c8:	f7ff f83b 	bl	800a142 <strncmp>
 800b0cc:	4607      	mov	r7, r0
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	d167      	bne.n	800b1a2 <__gethex+0x10e>
 800b0d2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b0d6:	4626      	mov	r6, r4
 800b0d8:	f7ff ffc6 	bl	800b068 <__hexdig_fun>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d062      	beq.n	800b1a6 <__gethex+0x112>
 800b0e0:	4623      	mov	r3, r4
 800b0e2:	7818      	ldrb	r0, [r3, #0]
 800b0e4:	2830      	cmp	r0, #48	@ 0x30
 800b0e6:	4699      	mov	r9, r3
 800b0e8:	f103 0301 	add.w	r3, r3, #1
 800b0ec:	d0f9      	beq.n	800b0e2 <__gethex+0x4e>
 800b0ee:	f7ff ffbb 	bl	800b068 <__hexdig_fun>
 800b0f2:	fab0 f580 	clz	r5, r0
 800b0f6:	096d      	lsrs	r5, r5, #5
 800b0f8:	f04f 0b01 	mov.w	fp, #1
 800b0fc:	464a      	mov	r2, r9
 800b0fe:	4616      	mov	r6, r2
 800b100:	3201      	adds	r2, #1
 800b102:	7830      	ldrb	r0, [r6, #0]
 800b104:	f7ff ffb0 	bl	800b068 <__hexdig_fun>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d1f8      	bne.n	800b0fe <__gethex+0x6a>
 800b10c:	498d      	ldr	r1, [pc, #564]	@ (800b344 <__gethex+0x2b0>)
 800b10e:	2201      	movs	r2, #1
 800b110:	4630      	mov	r0, r6
 800b112:	f7ff f816 	bl	800a142 <strncmp>
 800b116:	2800      	cmp	r0, #0
 800b118:	d13f      	bne.n	800b19a <__gethex+0x106>
 800b11a:	b944      	cbnz	r4, 800b12e <__gethex+0x9a>
 800b11c:	1c74      	adds	r4, r6, #1
 800b11e:	4622      	mov	r2, r4
 800b120:	4616      	mov	r6, r2
 800b122:	3201      	adds	r2, #1
 800b124:	7830      	ldrb	r0, [r6, #0]
 800b126:	f7ff ff9f 	bl	800b068 <__hexdig_fun>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d1f8      	bne.n	800b120 <__gethex+0x8c>
 800b12e:	1ba4      	subs	r4, r4, r6
 800b130:	00a7      	lsls	r7, r4, #2
 800b132:	7833      	ldrb	r3, [r6, #0]
 800b134:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b138:	2b50      	cmp	r3, #80	@ 0x50
 800b13a:	d13e      	bne.n	800b1ba <__gethex+0x126>
 800b13c:	7873      	ldrb	r3, [r6, #1]
 800b13e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b140:	d033      	beq.n	800b1aa <__gethex+0x116>
 800b142:	2b2d      	cmp	r3, #45	@ 0x2d
 800b144:	d034      	beq.n	800b1b0 <__gethex+0x11c>
 800b146:	1c71      	adds	r1, r6, #1
 800b148:	2400      	movs	r4, #0
 800b14a:	7808      	ldrb	r0, [r1, #0]
 800b14c:	f7ff ff8c 	bl	800b068 <__hexdig_fun>
 800b150:	1e43      	subs	r3, r0, #1
 800b152:	b2db      	uxtb	r3, r3
 800b154:	2b18      	cmp	r3, #24
 800b156:	d830      	bhi.n	800b1ba <__gethex+0x126>
 800b158:	f1a0 0210 	sub.w	r2, r0, #16
 800b15c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b160:	f7ff ff82 	bl	800b068 <__hexdig_fun>
 800b164:	f100 3cff 	add.w	ip, r0, #4294967295
 800b168:	fa5f fc8c 	uxtb.w	ip, ip
 800b16c:	f1bc 0f18 	cmp.w	ip, #24
 800b170:	f04f 030a 	mov.w	r3, #10
 800b174:	d91e      	bls.n	800b1b4 <__gethex+0x120>
 800b176:	b104      	cbz	r4, 800b17a <__gethex+0xe6>
 800b178:	4252      	negs	r2, r2
 800b17a:	4417      	add	r7, r2
 800b17c:	f8ca 1000 	str.w	r1, [sl]
 800b180:	b1ed      	cbz	r5, 800b1be <__gethex+0x12a>
 800b182:	f1bb 0f00 	cmp.w	fp, #0
 800b186:	bf0c      	ite	eq
 800b188:	2506      	moveq	r5, #6
 800b18a:	2500      	movne	r5, #0
 800b18c:	4628      	mov	r0, r5
 800b18e:	b005      	add	sp, #20
 800b190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b194:	2500      	movs	r5, #0
 800b196:	462c      	mov	r4, r5
 800b198:	e7b0      	b.n	800b0fc <__gethex+0x68>
 800b19a:	2c00      	cmp	r4, #0
 800b19c:	d1c7      	bne.n	800b12e <__gethex+0x9a>
 800b19e:	4627      	mov	r7, r4
 800b1a0:	e7c7      	b.n	800b132 <__gethex+0x9e>
 800b1a2:	464e      	mov	r6, r9
 800b1a4:	462f      	mov	r7, r5
 800b1a6:	2501      	movs	r5, #1
 800b1a8:	e7c3      	b.n	800b132 <__gethex+0x9e>
 800b1aa:	2400      	movs	r4, #0
 800b1ac:	1cb1      	adds	r1, r6, #2
 800b1ae:	e7cc      	b.n	800b14a <__gethex+0xb6>
 800b1b0:	2401      	movs	r4, #1
 800b1b2:	e7fb      	b.n	800b1ac <__gethex+0x118>
 800b1b4:	fb03 0002 	mla	r0, r3, r2, r0
 800b1b8:	e7ce      	b.n	800b158 <__gethex+0xc4>
 800b1ba:	4631      	mov	r1, r6
 800b1bc:	e7de      	b.n	800b17c <__gethex+0xe8>
 800b1be:	eba6 0309 	sub.w	r3, r6, r9
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	2b07      	cmp	r3, #7
 800b1c8:	dc0a      	bgt.n	800b1e0 <__gethex+0x14c>
 800b1ca:	9801      	ldr	r0, [sp, #4]
 800b1cc:	f000 fafc 	bl	800b7c8 <_Balloc>
 800b1d0:	4604      	mov	r4, r0
 800b1d2:	b940      	cbnz	r0, 800b1e6 <__gethex+0x152>
 800b1d4:	4b5c      	ldr	r3, [pc, #368]	@ (800b348 <__gethex+0x2b4>)
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	21e4      	movs	r1, #228	@ 0xe4
 800b1da:	485c      	ldr	r0, [pc, #368]	@ (800b34c <__gethex+0x2b8>)
 800b1dc:	f001 fc32 	bl	800ca44 <__assert_func>
 800b1e0:	3101      	adds	r1, #1
 800b1e2:	105b      	asrs	r3, r3, #1
 800b1e4:	e7ef      	b.n	800b1c6 <__gethex+0x132>
 800b1e6:	f100 0a14 	add.w	sl, r0, #20
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	4655      	mov	r5, sl
 800b1ee:	469b      	mov	fp, r3
 800b1f0:	45b1      	cmp	r9, r6
 800b1f2:	d337      	bcc.n	800b264 <__gethex+0x1d0>
 800b1f4:	f845 bb04 	str.w	fp, [r5], #4
 800b1f8:	eba5 050a 	sub.w	r5, r5, sl
 800b1fc:	10ad      	asrs	r5, r5, #2
 800b1fe:	6125      	str	r5, [r4, #16]
 800b200:	4658      	mov	r0, fp
 800b202:	f000 fbd3 	bl	800b9ac <__hi0bits>
 800b206:	016d      	lsls	r5, r5, #5
 800b208:	f8d8 6000 	ldr.w	r6, [r8]
 800b20c:	1a2d      	subs	r5, r5, r0
 800b20e:	42b5      	cmp	r5, r6
 800b210:	dd54      	ble.n	800b2bc <__gethex+0x228>
 800b212:	1bad      	subs	r5, r5, r6
 800b214:	4629      	mov	r1, r5
 800b216:	4620      	mov	r0, r4
 800b218:	f000 ff67 	bl	800c0ea <__any_on>
 800b21c:	4681      	mov	r9, r0
 800b21e:	b178      	cbz	r0, 800b240 <__gethex+0x1ac>
 800b220:	1e6b      	subs	r3, r5, #1
 800b222:	1159      	asrs	r1, r3, #5
 800b224:	f003 021f 	and.w	r2, r3, #31
 800b228:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b22c:	f04f 0901 	mov.w	r9, #1
 800b230:	fa09 f202 	lsl.w	r2, r9, r2
 800b234:	420a      	tst	r2, r1
 800b236:	d003      	beq.n	800b240 <__gethex+0x1ac>
 800b238:	454b      	cmp	r3, r9
 800b23a:	dc36      	bgt.n	800b2aa <__gethex+0x216>
 800b23c:	f04f 0902 	mov.w	r9, #2
 800b240:	4629      	mov	r1, r5
 800b242:	4620      	mov	r0, r4
 800b244:	f7ff febe 	bl	800afc4 <rshift>
 800b248:	442f      	add	r7, r5
 800b24a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b24e:	42bb      	cmp	r3, r7
 800b250:	da42      	bge.n	800b2d8 <__gethex+0x244>
 800b252:	9801      	ldr	r0, [sp, #4]
 800b254:	4621      	mov	r1, r4
 800b256:	f000 faf7 	bl	800b848 <_Bfree>
 800b25a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b25c:	2300      	movs	r3, #0
 800b25e:	6013      	str	r3, [r2, #0]
 800b260:	25a3      	movs	r5, #163	@ 0xa3
 800b262:	e793      	b.n	800b18c <__gethex+0xf8>
 800b264:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b268:	2a2e      	cmp	r2, #46	@ 0x2e
 800b26a:	d012      	beq.n	800b292 <__gethex+0x1fe>
 800b26c:	2b20      	cmp	r3, #32
 800b26e:	d104      	bne.n	800b27a <__gethex+0x1e6>
 800b270:	f845 bb04 	str.w	fp, [r5], #4
 800b274:	f04f 0b00 	mov.w	fp, #0
 800b278:	465b      	mov	r3, fp
 800b27a:	7830      	ldrb	r0, [r6, #0]
 800b27c:	9303      	str	r3, [sp, #12]
 800b27e:	f7ff fef3 	bl	800b068 <__hexdig_fun>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	f000 000f 	and.w	r0, r0, #15
 800b288:	4098      	lsls	r0, r3
 800b28a:	ea4b 0b00 	orr.w	fp, fp, r0
 800b28e:	3304      	adds	r3, #4
 800b290:	e7ae      	b.n	800b1f0 <__gethex+0x15c>
 800b292:	45b1      	cmp	r9, r6
 800b294:	d8ea      	bhi.n	800b26c <__gethex+0x1d8>
 800b296:	492b      	ldr	r1, [pc, #172]	@ (800b344 <__gethex+0x2b0>)
 800b298:	9303      	str	r3, [sp, #12]
 800b29a:	2201      	movs	r2, #1
 800b29c:	4630      	mov	r0, r6
 800b29e:	f7fe ff50 	bl	800a142 <strncmp>
 800b2a2:	9b03      	ldr	r3, [sp, #12]
 800b2a4:	2800      	cmp	r0, #0
 800b2a6:	d1e1      	bne.n	800b26c <__gethex+0x1d8>
 800b2a8:	e7a2      	b.n	800b1f0 <__gethex+0x15c>
 800b2aa:	1ea9      	subs	r1, r5, #2
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	f000 ff1c 	bl	800c0ea <__any_on>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	d0c2      	beq.n	800b23c <__gethex+0x1a8>
 800b2b6:	f04f 0903 	mov.w	r9, #3
 800b2ba:	e7c1      	b.n	800b240 <__gethex+0x1ac>
 800b2bc:	da09      	bge.n	800b2d2 <__gethex+0x23e>
 800b2be:	1b75      	subs	r5, r6, r5
 800b2c0:	4621      	mov	r1, r4
 800b2c2:	9801      	ldr	r0, [sp, #4]
 800b2c4:	462a      	mov	r2, r5
 800b2c6:	f000 fcd7 	bl	800bc78 <__lshift>
 800b2ca:	1b7f      	subs	r7, r7, r5
 800b2cc:	4604      	mov	r4, r0
 800b2ce:	f100 0a14 	add.w	sl, r0, #20
 800b2d2:	f04f 0900 	mov.w	r9, #0
 800b2d6:	e7b8      	b.n	800b24a <__gethex+0x1b6>
 800b2d8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b2dc:	42bd      	cmp	r5, r7
 800b2de:	dd6f      	ble.n	800b3c0 <__gethex+0x32c>
 800b2e0:	1bed      	subs	r5, r5, r7
 800b2e2:	42ae      	cmp	r6, r5
 800b2e4:	dc34      	bgt.n	800b350 <__gethex+0x2bc>
 800b2e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b2ea:	2b02      	cmp	r3, #2
 800b2ec:	d022      	beq.n	800b334 <__gethex+0x2a0>
 800b2ee:	2b03      	cmp	r3, #3
 800b2f0:	d024      	beq.n	800b33c <__gethex+0x2a8>
 800b2f2:	2b01      	cmp	r3, #1
 800b2f4:	d115      	bne.n	800b322 <__gethex+0x28e>
 800b2f6:	42ae      	cmp	r6, r5
 800b2f8:	d113      	bne.n	800b322 <__gethex+0x28e>
 800b2fa:	2e01      	cmp	r6, #1
 800b2fc:	d10b      	bne.n	800b316 <__gethex+0x282>
 800b2fe:	9a02      	ldr	r2, [sp, #8]
 800b300:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b304:	6013      	str	r3, [r2, #0]
 800b306:	2301      	movs	r3, #1
 800b308:	6123      	str	r3, [r4, #16]
 800b30a:	f8ca 3000 	str.w	r3, [sl]
 800b30e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b310:	2562      	movs	r5, #98	@ 0x62
 800b312:	601c      	str	r4, [r3, #0]
 800b314:	e73a      	b.n	800b18c <__gethex+0xf8>
 800b316:	1e71      	subs	r1, r6, #1
 800b318:	4620      	mov	r0, r4
 800b31a:	f000 fee6 	bl	800c0ea <__any_on>
 800b31e:	2800      	cmp	r0, #0
 800b320:	d1ed      	bne.n	800b2fe <__gethex+0x26a>
 800b322:	9801      	ldr	r0, [sp, #4]
 800b324:	4621      	mov	r1, r4
 800b326:	f000 fa8f 	bl	800b848 <_Bfree>
 800b32a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b32c:	2300      	movs	r3, #0
 800b32e:	6013      	str	r3, [r2, #0]
 800b330:	2550      	movs	r5, #80	@ 0x50
 800b332:	e72b      	b.n	800b18c <__gethex+0xf8>
 800b334:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b336:	2b00      	cmp	r3, #0
 800b338:	d1f3      	bne.n	800b322 <__gethex+0x28e>
 800b33a:	e7e0      	b.n	800b2fe <__gethex+0x26a>
 800b33c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d1dd      	bne.n	800b2fe <__gethex+0x26a>
 800b342:	e7ee      	b.n	800b322 <__gethex+0x28e>
 800b344:	0800ceb4 	.word	0x0800ceb4
 800b348:	0800cfc5 	.word	0x0800cfc5
 800b34c:	0800cfd6 	.word	0x0800cfd6
 800b350:	1e6f      	subs	r7, r5, #1
 800b352:	f1b9 0f00 	cmp.w	r9, #0
 800b356:	d130      	bne.n	800b3ba <__gethex+0x326>
 800b358:	b127      	cbz	r7, 800b364 <__gethex+0x2d0>
 800b35a:	4639      	mov	r1, r7
 800b35c:	4620      	mov	r0, r4
 800b35e:	f000 fec4 	bl	800c0ea <__any_on>
 800b362:	4681      	mov	r9, r0
 800b364:	117a      	asrs	r2, r7, #5
 800b366:	2301      	movs	r3, #1
 800b368:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b36c:	f007 071f 	and.w	r7, r7, #31
 800b370:	40bb      	lsls	r3, r7
 800b372:	4213      	tst	r3, r2
 800b374:	4629      	mov	r1, r5
 800b376:	4620      	mov	r0, r4
 800b378:	bf18      	it	ne
 800b37a:	f049 0902 	orrne.w	r9, r9, #2
 800b37e:	f7ff fe21 	bl	800afc4 <rshift>
 800b382:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b386:	1b76      	subs	r6, r6, r5
 800b388:	2502      	movs	r5, #2
 800b38a:	f1b9 0f00 	cmp.w	r9, #0
 800b38e:	d047      	beq.n	800b420 <__gethex+0x38c>
 800b390:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b394:	2b02      	cmp	r3, #2
 800b396:	d015      	beq.n	800b3c4 <__gethex+0x330>
 800b398:	2b03      	cmp	r3, #3
 800b39a:	d017      	beq.n	800b3cc <__gethex+0x338>
 800b39c:	2b01      	cmp	r3, #1
 800b39e:	d109      	bne.n	800b3b4 <__gethex+0x320>
 800b3a0:	f019 0f02 	tst.w	r9, #2
 800b3a4:	d006      	beq.n	800b3b4 <__gethex+0x320>
 800b3a6:	f8da 3000 	ldr.w	r3, [sl]
 800b3aa:	ea49 0903 	orr.w	r9, r9, r3
 800b3ae:	f019 0f01 	tst.w	r9, #1
 800b3b2:	d10e      	bne.n	800b3d2 <__gethex+0x33e>
 800b3b4:	f045 0510 	orr.w	r5, r5, #16
 800b3b8:	e032      	b.n	800b420 <__gethex+0x38c>
 800b3ba:	f04f 0901 	mov.w	r9, #1
 800b3be:	e7d1      	b.n	800b364 <__gethex+0x2d0>
 800b3c0:	2501      	movs	r5, #1
 800b3c2:	e7e2      	b.n	800b38a <__gethex+0x2f6>
 800b3c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3c6:	f1c3 0301 	rsb	r3, r3, #1
 800b3ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d0f0      	beq.n	800b3b4 <__gethex+0x320>
 800b3d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b3d6:	f104 0314 	add.w	r3, r4, #20
 800b3da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b3de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b3e2:	f04f 0c00 	mov.w	ip, #0
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b3f0:	d01b      	beq.n	800b42a <__gethex+0x396>
 800b3f2:	3201      	adds	r2, #1
 800b3f4:	6002      	str	r2, [r0, #0]
 800b3f6:	2d02      	cmp	r5, #2
 800b3f8:	f104 0314 	add.w	r3, r4, #20
 800b3fc:	d13c      	bne.n	800b478 <__gethex+0x3e4>
 800b3fe:	f8d8 2000 	ldr.w	r2, [r8]
 800b402:	3a01      	subs	r2, #1
 800b404:	42b2      	cmp	r2, r6
 800b406:	d109      	bne.n	800b41c <__gethex+0x388>
 800b408:	1171      	asrs	r1, r6, #5
 800b40a:	2201      	movs	r2, #1
 800b40c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b410:	f006 061f 	and.w	r6, r6, #31
 800b414:	fa02 f606 	lsl.w	r6, r2, r6
 800b418:	421e      	tst	r6, r3
 800b41a:	d13a      	bne.n	800b492 <__gethex+0x3fe>
 800b41c:	f045 0520 	orr.w	r5, r5, #32
 800b420:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b422:	601c      	str	r4, [r3, #0]
 800b424:	9b02      	ldr	r3, [sp, #8]
 800b426:	601f      	str	r7, [r3, #0]
 800b428:	e6b0      	b.n	800b18c <__gethex+0xf8>
 800b42a:	4299      	cmp	r1, r3
 800b42c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b430:	d8d9      	bhi.n	800b3e6 <__gethex+0x352>
 800b432:	68a3      	ldr	r3, [r4, #8]
 800b434:	459b      	cmp	fp, r3
 800b436:	db17      	blt.n	800b468 <__gethex+0x3d4>
 800b438:	6861      	ldr	r1, [r4, #4]
 800b43a:	9801      	ldr	r0, [sp, #4]
 800b43c:	3101      	adds	r1, #1
 800b43e:	f000 f9c3 	bl	800b7c8 <_Balloc>
 800b442:	4681      	mov	r9, r0
 800b444:	b918      	cbnz	r0, 800b44e <__gethex+0x3ba>
 800b446:	4b1a      	ldr	r3, [pc, #104]	@ (800b4b0 <__gethex+0x41c>)
 800b448:	4602      	mov	r2, r0
 800b44a:	2184      	movs	r1, #132	@ 0x84
 800b44c:	e6c5      	b.n	800b1da <__gethex+0x146>
 800b44e:	6922      	ldr	r2, [r4, #16]
 800b450:	3202      	adds	r2, #2
 800b452:	f104 010c 	add.w	r1, r4, #12
 800b456:	0092      	lsls	r2, r2, #2
 800b458:	300c      	adds	r0, #12
 800b45a:	f7fe fefc 	bl	800a256 <memcpy>
 800b45e:	4621      	mov	r1, r4
 800b460:	9801      	ldr	r0, [sp, #4]
 800b462:	f000 f9f1 	bl	800b848 <_Bfree>
 800b466:	464c      	mov	r4, r9
 800b468:	6923      	ldr	r3, [r4, #16]
 800b46a:	1c5a      	adds	r2, r3, #1
 800b46c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b470:	6122      	str	r2, [r4, #16]
 800b472:	2201      	movs	r2, #1
 800b474:	615a      	str	r2, [r3, #20]
 800b476:	e7be      	b.n	800b3f6 <__gethex+0x362>
 800b478:	6922      	ldr	r2, [r4, #16]
 800b47a:	455a      	cmp	r2, fp
 800b47c:	dd0b      	ble.n	800b496 <__gethex+0x402>
 800b47e:	2101      	movs	r1, #1
 800b480:	4620      	mov	r0, r4
 800b482:	f7ff fd9f 	bl	800afc4 <rshift>
 800b486:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b48a:	3701      	adds	r7, #1
 800b48c:	42bb      	cmp	r3, r7
 800b48e:	f6ff aee0 	blt.w	800b252 <__gethex+0x1be>
 800b492:	2501      	movs	r5, #1
 800b494:	e7c2      	b.n	800b41c <__gethex+0x388>
 800b496:	f016 061f 	ands.w	r6, r6, #31
 800b49a:	d0fa      	beq.n	800b492 <__gethex+0x3fe>
 800b49c:	4453      	add	r3, sl
 800b49e:	f1c6 0620 	rsb	r6, r6, #32
 800b4a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b4a6:	f000 fa81 	bl	800b9ac <__hi0bits>
 800b4aa:	42b0      	cmp	r0, r6
 800b4ac:	dbe7      	blt.n	800b47e <__gethex+0x3ea>
 800b4ae:	e7f0      	b.n	800b492 <__gethex+0x3fe>
 800b4b0:	0800cfc5 	.word	0x0800cfc5

0800b4b4 <L_shift>:
 800b4b4:	f1c2 0208 	rsb	r2, r2, #8
 800b4b8:	0092      	lsls	r2, r2, #2
 800b4ba:	b570      	push	{r4, r5, r6, lr}
 800b4bc:	f1c2 0620 	rsb	r6, r2, #32
 800b4c0:	6843      	ldr	r3, [r0, #4]
 800b4c2:	6804      	ldr	r4, [r0, #0]
 800b4c4:	fa03 f506 	lsl.w	r5, r3, r6
 800b4c8:	432c      	orrs	r4, r5
 800b4ca:	40d3      	lsrs	r3, r2
 800b4cc:	6004      	str	r4, [r0, #0]
 800b4ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800b4d2:	4288      	cmp	r0, r1
 800b4d4:	d3f4      	bcc.n	800b4c0 <L_shift+0xc>
 800b4d6:	bd70      	pop	{r4, r5, r6, pc}

0800b4d8 <__match>:
 800b4d8:	b530      	push	{r4, r5, lr}
 800b4da:	6803      	ldr	r3, [r0, #0]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4e2:	b914      	cbnz	r4, 800b4ea <__match+0x12>
 800b4e4:	6003      	str	r3, [r0, #0]
 800b4e6:	2001      	movs	r0, #1
 800b4e8:	bd30      	pop	{r4, r5, pc}
 800b4ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b4f2:	2d19      	cmp	r5, #25
 800b4f4:	bf98      	it	ls
 800b4f6:	3220      	addls	r2, #32
 800b4f8:	42a2      	cmp	r2, r4
 800b4fa:	d0f0      	beq.n	800b4de <__match+0x6>
 800b4fc:	2000      	movs	r0, #0
 800b4fe:	e7f3      	b.n	800b4e8 <__match+0x10>

0800b500 <__hexnan>:
 800b500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b504:	680b      	ldr	r3, [r1, #0]
 800b506:	6801      	ldr	r1, [r0, #0]
 800b508:	115e      	asrs	r6, r3, #5
 800b50a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b50e:	f013 031f 	ands.w	r3, r3, #31
 800b512:	b087      	sub	sp, #28
 800b514:	bf18      	it	ne
 800b516:	3604      	addne	r6, #4
 800b518:	2500      	movs	r5, #0
 800b51a:	1f37      	subs	r7, r6, #4
 800b51c:	4682      	mov	sl, r0
 800b51e:	4690      	mov	r8, r2
 800b520:	9301      	str	r3, [sp, #4]
 800b522:	f846 5c04 	str.w	r5, [r6, #-4]
 800b526:	46b9      	mov	r9, r7
 800b528:	463c      	mov	r4, r7
 800b52a:	9502      	str	r5, [sp, #8]
 800b52c:	46ab      	mov	fp, r5
 800b52e:	784a      	ldrb	r2, [r1, #1]
 800b530:	1c4b      	adds	r3, r1, #1
 800b532:	9303      	str	r3, [sp, #12]
 800b534:	b342      	cbz	r2, 800b588 <__hexnan+0x88>
 800b536:	4610      	mov	r0, r2
 800b538:	9105      	str	r1, [sp, #20]
 800b53a:	9204      	str	r2, [sp, #16]
 800b53c:	f7ff fd94 	bl	800b068 <__hexdig_fun>
 800b540:	2800      	cmp	r0, #0
 800b542:	d151      	bne.n	800b5e8 <__hexnan+0xe8>
 800b544:	9a04      	ldr	r2, [sp, #16]
 800b546:	9905      	ldr	r1, [sp, #20]
 800b548:	2a20      	cmp	r2, #32
 800b54a:	d818      	bhi.n	800b57e <__hexnan+0x7e>
 800b54c:	9b02      	ldr	r3, [sp, #8]
 800b54e:	459b      	cmp	fp, r3
 800b550:	dd13      	ble.n	800b57a <__hexnan+0x7a>
 800b552:	454c      	cmp	r4, r9
 800b554:	d206      	bcs.n	800b564 <__hexnan+0x64>
 800b556:	2d07      	cmp	r5, #7
 800b558:	dc04      	bgt.n	800b564 <__hexnan+0x64>
 800b55a:	462a      	mov	r2, r5
 800b55c:	4649      	mov	r1, r9
 800b55e:	4620      	mov	r0, r4
 800b560:	f7ff ffa8 	bl	800b4b4 <L_shift>
 800b564:	4544      	cmp	r4, r8
 800b566:	d952      	bls.n	800b60e <__hexnan+0x10e>
 800b568:	2300      	movs	r3, #0
 800b56a:	f1a4 0904 	sub.w	r9, r4, #4
 800b56e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b572:	f8cd b008 	str.w	fp, [sp, #8]
 800b576:	464c      	mov	r4, r9
 800b578:	461d      	mov	r5, r3
 800b57a:	9903      	ldr	r1, [sp, #12]
 800b57c:	e7d7      	b.n	800b52e <__hexnan+0x2e>
 800b57e:	2a29      	cmp	r2, #41	@ 0x29
 800b580:	d157      	bne.n	800b632 <__hexnan+0x132>
 800b582:	3102      	adds	r1, #2
 800b584:	f8ca 1000 	str.w	r1, [sl]
 800b588:	f1bb 0f00 	cmp.w	fp, #0
 800b58c:	d051      	beq.n	800b632 <__hexnan+0x132>
 800b58e:	454c      	cmp	r4, r9
 800b590:	d206      	bcs.n	800b5a0 <__hexnan+0xa0>
 800b592:	2d07      	cmp	r5, #7
 800b594:	dc04      	bgt.n	800b5a0 <__hexnan+0xa0>
 800b596:	462a      	mov	r2, r5
 800b598:	4649      	mov	r1, r9
 800b59a:	4620      	mov	r0, r4
 800b59c:	f7ff ff8a 	bl	800b4b4 <L_shift>
 800b5a0:	4544      	cmp	r4, r8
 800b5a2:	d936      	bls.n	800b612 <__hexnan+0x112>
 800b5a4:	f1a8 0204 	sub.w	r2, r8, #4
 800b5a8:	4623      	mov	r3, r4
 800b5aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800b5ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800b5b2:	429f      	cmp	r7, r3
 800b5b4:	d2f9      	bcs.n	800b5aa <__hexnan+0xaa>
 800b5b6:	1b3b      	subs	r3, r7, r4
 800b5b8:	f023 0303 	bic.w	r3, r3, #3
 800b5bc:	3304      	adds	r3, #4
 800b5be:	3401      	adds	r4, #1
 800b5c0:	3e03      	subs	r6, #3
 800b5c2:	42b4      	cmp	r4, r6
 800b5c4:	bf88      	it	hi
 800b5c6:	2304      	movhi	r3, #4
 800b5c8:	4443      	add	r3, r8
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f843 2b04 	str.w	r2, [r3], #4
 800b5d0:	429f      	cmp	r7, r3
 800b5d2:	d2fb      	bcs.n	800b5cc <__hexnan+0xcc>
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	b91b      	cbnz	r3, 800b5e0 <__hexnan+0xe0>
 800b5d8:	4547      	cmp	r7, r8
 800b5da:	d128      	bne.n	800b62e <__hexnan+0x12e>
 800b5dc:	2301      	movs	r3, #1
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	2005      	movs	r0, #5
 800b5e2:	b007      	add	sp, #28
 800b5e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5e8:	3501      	adds	r5, #1
 800b5ea:	2d08      	cmp	r5, #8
 800b5ec:	f10b 0b01 	add.w	fp, fp, #1
 800b5f0:	dd06      	ble.n	800b600 <__hexnan+0x100>
 800b5f2:	4544      	cmp	r4, r8
 800b5f4:	d9c1      	bls.n	800b57a <__hexnan+0x7a>
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b5fc:	2501      	movs	r5, #1
 800b5fe:	3c04      	subs	r4, #4
 800b600:	6822      	ldr	r2, [r4, #0]
 800b602:	f000 000f 	and.w	r0, r0, #15
 800b606:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b60a:	6020      	str	r0, [r4, #0]
 800b60c:	e7b5      	b.n	800b57a <__hexnan+0x7a>
 800b60e:	2508      	movs	r5, #8
 800b610:	e7b3      	b.n	800b57a <__hexnan+0x7a>
 800b612:	9b01      	ldr	r3, [sp, #4]
 800b614:	2b00      	cmp	r3, #0
 800b616:	d0dd      	beq.n	800b5d4 <__hexnan+0xd4>
 800b618:	f1c3 0320 	rsb	r3, r3, #32
 800b61c:	f04f 32ff 	mov.w	r2, #4294967295
 800b620:	40da      	lsrs	r2, r3
 800b622:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b626:	4013      	ands	r3, r2
 800b628:	f846 3c04 	str.w	r3, [r6, #-4]
 800b62c:	e7d2      	b.n	800b5d4 <__hexnan+0xd4>
 800b62e:	3f04      	subs	r7, #4
 800b630:	e7d0      	b.n	800b5d4 <__hexnan+0xd4>
 800b632:	2004      	movs	r0, #4
 800b634:	e7d5      	b.n	800b5e2 <__hexnan+0xe2>
	...

0800b638 <malloc>:
 800b638:	4b02      	ldr	r3, [pc, #8]	@ (800b644 <malloc+0xc>)
 800b63a:	4601      	mov	r1, r0
 800b63c:	6818      	ldr	r0, [r3, #0]
 800b63e:	f000 b825 	b.w	800b68c <_malloc_r>
 800b642:	bf00      	nop
 800b644:	20000210 	.word	0x20000210

0800b648 <sbrk_aligned>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	4e0f      	ldr	r6, [pc, #60]	@ (800b688 <sbrk_aligned+0x40>)
 800b64c:	460c      	mov	r4, r1
 800b64e:	6831      	ldr	r1, [r6, #0]
 800b650:	4605      	mov	r5, r0
 800b652:	b911      	cbnz	r1, 800b65a <sbrk_aligned+0x12>
 800b654:	f001 f9e6 	bl	800ca24 <_sbrk_r>
 800b658:	6030      	str	r0, [r6, #0]
 800b65a:	4621      	mov	r1, r4
 800b65c:	4628      	mov	r0, r5
 800b65e:	f001 f9e1 	bl	800ca24 <_sbrk_r>
 800b662:	1c43      	adds	r3, r0, #1
 800b664:	d103      	bne.n	800b66e <sbrk_aligned+0x26>
 800b666:	f04f 34ff 	mov.w	r4, #4294967295
 800b66a:	4620      	mov	r0, r4
 800b66c:	bd70      	pop	{r4, r5, r6, pc}
 800b66e:	1cc4      	adds	r4, r0, #3
 800b670:	f024 0403 	bic.w	r4, r4, #3
 800b674:	42a0      	cmp	r0, r4
 800b676:	d0f8      	beq.n	800b66a <sbrk_aligned+0x22>
 800b678:	1a21      	subs	r1, r4, r0
 800b67a:	4628      	mov	r0, r5
 800b67c:	f001 f9d2 	bl	800ca24 <_sbrk_r>
 800b680:	3001      	adds	r0, #1
 800b682:	d1f2      	bne.n	800b66a <sbrk_aligned+0x22>
 800b684:	e7ef      	b.n	800b666 <sbrk_aligned+0x1e>
 800b686:	bf00      	nop
 800b688:	2000063c 	.word	0x2000063c

0800b68c <_malloc_r>:
 800b68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b690:	1ccd      	adds	r5, r1, #3
 800b692:	f025 0503 	bic.w	r5, r5, #3
 800b696:	3508      	adds	r5, #8
 800b698:	2d0c      	cmp	r5, #12
 800b69a:	bf38      	it	cc
 800b69c:	250c      	movcc	r5, #12
 800b69e:	2d00      	cmp	r5, #0
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	db01      	blt.n	800b6a8 <_malloc_r+0x1c>
 800b6a4:	42a9      	cmp	r1, r5
 800b6a6:	d904      	bls.n	800b6b2 <_malloc_r+0x26>
 800b6a8:	230c      	movs	r3, #12
 800b6aa:	6033      	str	r3, [r6, #0]
 800b6ac:	2000      	movs	r0, #0
 800b6ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b788 <_malloc_r+0xfc>
 800b6b6:	f000 f87b 	bl	800b7b0 <__malloc_lock>
 800b6ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b6be:	461c      	mov	r4, r3
 800b6c0:	bb44      	cbnz	r4, 800b714 <_malloc_r+0x88>
 800b6c2:	4629      	mov	r1, r5
 800b6c4:	4630      	mov	r0, r6
 800b6c6:	f7ff ffbf 	bl	800b648 <sbrk_aligned>
 800b6ca:	1c43      	adds	r3, r0, #1
 800b6cc:	4604      	mov	r4, r0
 800b6ce:	d158      	bne.n	800b782 <_malloc_r+0xf6>
 800b6d0:	f8d8 4000 	ldr.w	r4, [r8]
 800b6d4:	4627      	mov	r7, r4
 800b6d6:	2f00      	cmp	r7, #0
 800b6d8:	d143      	bne.n	800b762 <_malloc_r+0xd6>
 800b6da:	2c00      	cmp	r4, #0
 800b6dc:	d04b      	beq.n	800b776 <_malloc_r+0xea>
 800b6de:	6823      	ldr	r3, [r4, #0]
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	eb04 0903 	add.w	r9, r4, r3
 800b6e8:	f001 f99c 	bl	800ca24 <_sbrk_r>
 800b6ec:	4581      	cmp	r9, r0
 800b6ee:	d142      	bne.n	800b776 <_malloc_r+0xea>
 800b6f0:	6821      	ldr	r1, [r4, #0]
 800b6f2:	1a6d      	subs	r5, r5, r1
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	4630      	mov	r0, r6
 800b6f8:	f7ff ffa6 	bl	800b648 <sbrk_aligned>
 800b6fc:	3001      	adds	r0, #1
 800b6fe:	d03a      	beq.n	800b776 <_malloc_r+0xea>
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	442b      	add	r3, r5
 800b704:	6023      	str	r3, [r4, #0]
 800b706:	f8d8 3000 	ldr.w	r3, [r8]
 800b70a:	685a      	ldr	r2, [r3, #4]
 800b70c:	bb62      	cbnz	r2, 800b768 <_malloc_r+0xdc>
 800b70e:	f8c8 7000 	str.w	r7, [r8]
 800b712:	e00f      	b.n	800b734 <_malloc_r+0xa8>
 800b714:	6822      	ldr	r2, [r4, #0]
 800b716:	1b52      	subs	r2, r2, r5
 800b718:	d420      	bmi.n	800b75c <_malloc_r+0xd0>
 800b71a:	2a0b      	cmp	r2, #11
 800b71c:	d917      	bls.n	800b74e <_malloc_r+0xc2>
 800b71e:	1961      	adds	r1, r4, r5
 800b720:	42a3      	cmp	r3, r4
 800b722:	6025      	str	r5, [r4, #0]
 800b724:	bf18      	it	ne
 800b726:	6059      	strne	r1, [r3, #4]
 800b728:	6863      	ldr	r3, [r4, #4]
 800b72a:	bf08      	it	eq
 800b72c:	f8c8 1000 	streq.w	r1, [r8]
 800b730:	5162      	str	r2, [r4, r5]
 800b732:	604b      	str	r3, [r1, #4]
 800b734:	4630      	mov	r0, r6
 800b736:	f000 f841 	bl	800b7bc <__malloc_unlock>
 800b73a:	f104 000b 	add.w	r0, r4, #11
 800b73e:	1d23      	adds	r3, r4, #4
 800b740:	f020 0007 	bic.w	r0, r0, #7
 800b744:	1ac2      	subs	r2, r0, r3
 800b746:	bf1c      	itt	ne
 800b748:	1a1b      	subne	r3, r3, r0
 800b74a:	50a3      	strne	r3, [r4, r2]
 800b74c:	e7af      	b.n	800b6ae <_malloc_r+0x22>
 800b74e:	6862      	ldr	r2, [r4, #4]
 800b750:	42a3      	cmp	r3, r4
 800b752:	bf0c      	ite	eq
 800b754:	f8c8 2000 	streq.w	r2, [r8]
 800b758:	605a      	strne	r2, [r3, #4]
 800b75a:	e7eb      	b.n	800b734 <_malloc_r+0xa8>
 800b75c:	4623      	mov	r3, r4
 800b75e:	6864      	ldr	r4, [r4, #4]
 800b760:	e7ae      	b.n	800b6c0 <_malloc_r+0x34>
 800b762:	463c      	mov	r4, r7
 800b764:	687f      	ldr	r7, [r7, #4]
 800b766:	e7b6      	b.n	800b6d6 <_malloc_r+0x4a>
 800b768:	461a      	mov	r2, r3
 800b76a:	685b      	ldr	r3, [r3, #4]
 800b76c:	42a3      	cmp	r3, r4
 800b76e:	d1fb      	bne.n	800b768 <_malloc_r+0xdc>
 800b770:	2300      	movs	r3, #0
 800b772:	6053      	str	r3, [r2, #4]
 800b774:	e7de      	b.n	800b734 <_malloc_r+0xa8>
 800b776:	230c      	movs	r3, #12
 800b778:	6033      	str	r3, [r6, #0]
 800b77a:	4630      	mov	r0, r6
 800b77c:	f000 f81e 	bl	800b7bc <__malloc_unlock>
 800b780:	e794      	b.n	800b6ac <_malloc_r+0x20>
 800b782:	6005      	str	r5, [r0, #0]
 800b784:	e7d6      	b.n	800b734 <_malloc_r+0xa8>
 800b786:	bf00      	nop
 800b788:	20000640 	.word	0x20000640

0800b78c <__ascii_mbtowc>:
 800b78c:	b082      	sub	sp, #8
 800b78e:	b901      	cbnz	r1, 800b792 <__ascii_mbtowc+0x6>
 800b790:	a901      	add	r1, sp, #4
 800b792:	b142      	cbz	r2, 800b7a6 <__ascii_mbtowc+0x1a>
 800b794:	b14b      	cbz	r3, 800b7aa <__ascii_mbtowc+0x1e>
 800b796:	7813      	ldrb	r3, [r2, #0]
 800b798:	600b      	str	r3, [r1, #0]
 800b79a:	7812      	ldrb	r2, [r2, #0]
 800b79c:	1e10      	subs	r0, r2, #0
 800b79e:	bf18      	it	ne
 800b7a0:	2001      	movne	r0, #1
 800b7a2:	b002      	add	sp, #8
 800b7a4:	4770      	bx	lr
 800b7a6:	4610      	mov	r0, r2
 800b7a8:	e7fb      	b.n	800b7a2 <__ascii_mbtowc+0x16>
 800b7aa:	f06f 0001 	mvn.w	r0, #1
 800b7ae:	e7f8      	b.n	800b7a2 <__ascii_mbtowc+0x16>

0800b7b0 <__malloc_lock>:
 800b7b0:	4801      	ldr	r0, [pc, #4]	@ (800b7b8 <__malloc_lock+0x8>)
 800b7b2:	f7fe bd4e 	b.w	800a252 <__retarget_lock_acquire_recursive>
 800b7b6:	bf00      	nop
 800b7b8:	20000638 	.word	0x20000638

0800b7bc <__malloc_unlock>:
 800b7bc:	4801      	ldr	r0, [pc, #4]	@ (800b7c4 <__malloc_unlock+0x8>)
 800b7be:	f7fe bd49 	b.w	800a254 <__retarget_lock_release_recursive>
 800b7c2:	bf00      	nop
 800b7c4:	20000638 	.word	0x20000638

0800b7c8 <_Balloc>:
 800b7c8:	b570      	push	{r4, r5, r6, lr}
 800b7ca:	69c6      	ldr	r6, [r0, #28]
 800b7cc:	4604      	mov	r4, r0
 800b7ce:	460d      	mov	r5, r1
 800b7d0:	b976      	cbnz	r6, 800b7f0 <_Balloc+0x28>
 800b7d2:	2010      	movs	r0, #16
 800b7d4:	f7ff ff30 	bl	800b638 <malloc>
 800b7d8:	4602      	mov	r2, r0
 800b7da:	61e0      	str	r0, [r4, #28]
 800b7dc:	b920      	cbnz	r0, 800b7e8 <_Balloc+0x20>
 800b7de:	4b18      	ldr	r3, [pc, #96]	@ (800b840 <_Balloc+0x78>)
 800b7e0:	4818      	ldr	r0, [pc, #96]	@ (800b844 <_Balloc+0x7c>)
 800b7e2:	216b      	movs	r1, #107	@ 0x6b
 800b7e4:	f001 f92e 	bl	800ca44 <__assert_func>
 800b7e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7ec:	6006      	str	r6, [r0, #0]
 800b7ee:	60c6      	str	r6, [r0, #12]
 800b7f0:	69e6      	ldr	r6, [r4, #28]
 800b7f2:	68f3      	ldr	r3, [r6, #12]
 800b7f4:	b183      	cbz	r3, 800b818 <_Balloc+0x50>
 800b7f6:	69e3      	ldr	r3, [r4, #28]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b7fe:	b9b8      	cbnz	r0, 800b830 <_Balloc+0x68>
 800b800:	2101      	movs	r1, #1
 800b802:	fa01 f605 	lsl.w	r6, r1, r5
 800b806:	1d72      	adds	r2, r6, #5
 800b808:	0092      	lsls	r2, r2, #2
 800b80a:	4620      	mov	r0, r4
 800b80c:	f001 f938 	bl	800ca80 <_calloc_r>
 800b810:	b160      	cbz	r0, 800b82c <_Balloc+0x64>
 800b812:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b816:	e00e      	b.n	800b836 <_Balloc+0x6e>
 800b818:	2221      	movs	r2, #33	@ 0x21
 800b81a:	2104      	movs	r1, #4
 800b81c:	4620      	mov	r0, r4
 800b81e:	f001 f92f 	bl	800ca80 <_calloc_r>
 800b822:	69e3      	ldr	r3, [r4, #28]
 800b824:	60f0      	str	r0, [r6, #12]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d1e4      	bne.n	800b7f6 <_Balloc+0x2e>
 800b82c:	2000      	movs	r0, #0
 800b82e:	bd70      	pop	{r4, r5, r6, pc}
 800b830:	6802      	ldr	r2, [r0, #0]
 800b832:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b836:	2300      	movs	r3, #0
 800b838:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b83c:	e7f7      	b.n	800b82e <_Balloc+0x66>
 800b83e:	bf00      	nop
 800b840:	0800cf56 	.word	0x0800cf56
 800b844:	0800d036 	.word	0x0800d036

0800b848 <_Bfree>:
 800b848:	b570      	push	{r4, r5, r6, lr}
 800b84a:	69c6      	ldr	r6, [r0, #28]
 800b84c:	4605      	mov	r5, r0
 800b84e:	460c      	mov	r4, r1
 800b850:	b976      	cbnz	r6, 800b870 <_Bfree+0x28>
 800b852:	2010      	movs	r0, #16
 800b854:	f7ff fef0 	bl	800b638 <malloc>
 800b858:	4602      	mov	r2, r0
 800b85a:	61e8      	str	r0, [r5, #28]
 800b85c:	b920      	cbnz	r0, 800b868 <_Bfree+0x20>
 800b85e:	4b09      	ldr	r3, [pc, #36]	@ (800b884 <_Bfree+0x3c>)
 800b860:	4809      	ldr	r0, [pc, #36]	@ (800b888 <_Bfree+0x40>)
 800b862:	218f      	movs	r1, #143	@ 0x8f
 800b864:	f001 f8ee 	bl	800ca44 <__assert_func>
 800b868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b86c:	6006      	str	r6, [r0, #0]
 800b86e:	60c6      	str	r6, [r0, #12]
 800b870:	b13c      	cbz	r4, 800b882 <_Bfree+0x3a>
 800b872:	69eb      	ldr	r3, [r5, #28]
 800b874:	6862      	ldr	r2, [r4, #4]
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b87c:	6021      	str	r1, [r4, #0]
 800b87e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b882:	bd70      	pop	{r4, r5, r6, pc}
 800b884:	0800cf56 	.word	0x0800cf56
 800b888:	0800d036 	.word	0x0800d036

0800b88c <__multadd>:
 800b88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b890:	690d      	ldr	r5, [r1, #16]
 800b892:	4607      	mov	r7, r0
 800b894:	460c      	mov	r4, r1
 800b896:	461e      	mov	r6, r3
 800b898:	f101 0c14 	add.w	ip, r1, #20
 800b89c:	2000      	movs	r0, #0
 800b89e:	f8dc 3000 	ldr.w	r3, [ip]
 800b8a2:	b299      	uxth	r1, r3
 800b8a4:	fb02 6101 	mla	r1, r2, r1, r6
 800b8a8:	0c1e      	lsrs	r6, r3, #16
 800b8aa:	0c0b      	lsrs	r3, r1, #16
 800b8ac:	fb02 3306 	mla	r3, r2, r6, r3
 800b8b0:	b289      	uxth	r1, r1
 800b8b2:	3001      	adds	r0, #1
 800b8b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b8b8:	4285      	cmp	r5, r0
 800b8ba:	f84c 1b04 	str.w	r1, [ip], #4
 800b8be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b8c2:	dcec      	bgt.n	800b89e <__multadd+0x12>
 800b8c4:	b30e      	cbz	r6, 800b90a <__multadd+0x7e>
 800b8c6:	68a3      	ldr	r3, [r4, #8]
 800b8c8:	42ab      	cmp	r3, r5
 800b8ca:	dc19      	bgt.n	800b900 <__multadd+0x74>
 800b8cc:	6861      	ldr	r1, [r4, #4]
 800b8ce:	4638      	mov	r0, r7
 800b8d0:	3101      	adds	r1, #1
 800b8d2:	f7ff ff79 	bl	800b7c8 <_Balloc>
 800b8d6:	4680      	mov	r8, r0
 800b8d8:	b928      	cbnz	r0, 800b8e6 <__multadd+0x5a>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b910 <__multadd+0x84>)
 800b8de:	480d      	ldr	r0, [pc, #52]	@ (800b914 <__multadd+0x88>)
 800b8e0:	21ba      	movs	r1, #186	@ 0xba
 800b8e2:	f001 f8af 	bl	800ca44 <__assert_func>
 800b8e6:	6922      	ldr	r2, [r4, #16]
 800b8e8:	3202      	adds	r2, #2
 800b8ea:	f104 010c 	add.w	r1, r4, #12
 800b8ee:	0092      	lsls	r2, r2, #2
 800b8f0:	300c      	adds	r0, #12
 800b8f2:	f7fe fcb0 	bl	800a256 <memcpy>
 800b8f6:	4621      	mov	r1, r4
 800b8f8:	4638      	mov	r0, r7
 800b8fa:	f7ff ffa5 	bl	800b848 <_Bfree>
 800b8fe:	4644      	mov	r4, r8
 800b900:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b904:	3501      	adds	r5, #1
 800b906:	615e      	str	r6, [r3, #20]
 800b908:	6125      	str	r5, [r4, #16]
 800b90a:	4620      	mov	r0, r4
 800b90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b910:	0800cfc5 	.word	0x0800cfc5
 800b914:	0800d036 	.word	0x0800d036

0800b918 <__s2b>:
 800b918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b91c:	460c      	mov	r4, r1
 800b91e:	4615      	mov	r5, r2
 800b920:	461f      	mov	r7, r3
 800b922:	2209      	movs	r2, #9
 800b924:	3308      	adds	r3, #8
 800b926:	4606      	mov	r6, r0
 800b928:	fb93 f3f2 	sdiv	r3, r3, r2
 800b92c:	2100      	movs	r1, #0
 800b92e:	2201      	movs	r2, #1
 800b930:	429a      	cmp	r2, r3
 800b932:	db09      	blt.n	800b948 <__s2b+0x30>
 800b934:	4630      	mov	r0, r6
 800b936:	f7ff ff47 	bl	800b7c8 <_Balloc>
 800b93a:	b940      	cbnz	r0, 800b94e <__s2b+0x36>
 800b93c:	4602      	mov	r2, r0
 800b93e:	4b19      	ldr	r3, [pc, #100]	@ (800b9a4 <__s2b+0x8c>)
 800b940:	4819      	ldr	r0, [pc, #100]	@ (800b9a8 <__s2b+0x90>)
 800b942:	21d3      	movs	r1, #211	@ 0xd3
 800b944:	f001 f87e 	bl	800ca44 <__assert_func>
 800b948:	0052      	lsls	r2, r2, #1
 800b94a:	3101      	adds	r1, #1
 800b94c:	e7f0      	b.n	800b930 <__s2b+0x18>
 800b94e:	9b08      	ldr	r3, [sp, #32]
 800b950:	6143      	str	r3, [r0, #20]
 800b952:	2d09      	cmp	r5, #9
 800b954:	f04f 0301 	mov.w	r3, #1
 800b958:	6103      	str	r3, [r0, #16]
 800b95a:	dd16      	ble.n	800b98a <__s2b+0x72>
 800b95c:	f104 0909 	add.w	r9, r4, #9
 800b960:	46c8      	mov	r8, r9
 800b962:	442c      	add	r4, r5
 800b964:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b968:	4601      	mov	r1, r0
 800b96a:	3b30      	subs	r3, #48	@ 0x30
 800b96c:	220a      	movs	r2, #10
 800b96e:	4630      	mov	r0, r6
 800b970:	f7ff ff8c 	bl	800b88c <__multadd>
 800b974:	45a0      	cmp	r8, r4
 800b976:	d1f5      	bne.n	800b964 <__s2b+0x4c>
 800b978:	f1a5 0408 	sub.w	r4, r5, #8
 800b97c:	444c      	add	r4, r9
 800b97e:	1b2d      	subs	r5, r5, r4
 800b980:	1963      	adds	r3, r4, r5
 800b982:	42bb      	cmp	r3, r7
 800b984:	db04      	blt.n	800b990 <__s2b+0x78>
 800b986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b98a:	340a      	adds	r4, #10
 800b98c:	2509      	movs	r5, #9
 800b98e:	e7f6      	b.n	800b97e <__s2b+0x66>
 800b990:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b994:	4601      	mov	r1, r0
 800b996:	3b30      	subs	r3, #48	@ 0x30
 800b998:	220a      	movs	r2, #10
 800b99a:	4630      	mov	r0, r6
 800b99c:	f7ff ff76 	bl	800b88c <__multadd>
 800b9a0:	e7ee      	b.n	800b980 <__s2b+0x68>
 800b9a2:	bf00      	nop
 800b9a4:	0800cfc5 	.word	0x0800cfc5
 800b9a8:	0800d036 	.word	0x0800d036

0800b9ac <__hi0bits>:
 800b9ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	bf36      	itet	cc
 800b9b4:	0403      	lslcc	r3, r0, #16
 800b9b6:	2000      	movcs	r0, #0
 800b9b8:	2010      	movcc	r0, #16
 800b9ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b9be:	bf3c      	itt	cc
 800b9c0:	021b      	lslcc	r3, r3, #8
 800b9c2:	3008      	addcc	r0, #8
 800b9c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9c8:	bf3c      	itt	cc
 800b9ca:	011b      	lslcc	r3, r3, #4
 800b9cc:	3004      	addcc	r0, #4
 800b9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b9d2:	bf3c      	itt	cc
 800b9d4:	009b      	lslcc	r3, r3, #2
 800b9d6:	3002      	addcc	r0, #2
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	db05      	blt.n	800b9e8 <__hi0bits+0x3c>
 800b9dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b9e0:	f100 0001 	add.w	r0, r0, #1
 800b9e4:	bf08      	it	eq
 800b9e6:	2020      	moveq	r0, #32
 800b9e8:	4770      	bx	lr

0800b9ea <__lo0bits>:
 800b9ea:	6803      	ldr	r3, [r0, #0]
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	f013 0007 	ands.w	r0, r3, #7
 800b9f2:	d00b      	beq.n	800ba0c <__lo0bits+0x22>
 800b9f4:	07d9      	lsls	r1, r3, #31
 800b9f6:	d421      	bmi.n	800ba3c <__lo0bits+0x52>
 800b9f8:	0798      	lsls	r0, r3, #30
 800b9fa:	bf49      	itett	mi
 800b9fc:	085b      	lsrmi	r3, r3, #1
 800b9fe:	089b      	lsrpl	r3, r3, #2
 800ba00:	2001      	movmi	r0, #1
 800ba02:	6013      	strmi	r3, [r2, #0]
 800ba04:	bf5c      	itt	pl
 800ba06:	6013      	strpl	r3, [r2, #0]
 800ba08:	2002      	movpl	r0, #2
 800ba0a:	4770      	bx	lr
 800ba0c:	b299      	uxth	r1, r3
 800ba0e:	b909      	cbnz	r1, 800ba14 <__lo0bits+0x2a>
 800ba10:	0c1b      	lsrs	r3, r3, #16
 800ba12:	2010      	movs	r0, #16
 800ba14:	b2d9      	uxtb	r1, r3
 800ba16:	b909      	cbnz	r1, 800ba1c <__lo0bits+0x32>
 800ba18:	3008      	adds	r0, #8
 800ba1a:	0a1b      	lsrs	r3, r3, #8
 800ba1c:	0719      	lsls	r1, r3, #28
 800ba1e:	bf04      	itt	eq
 800ba20:	091b      	lsreq	r3, r3, #4
 800ba22:	3004      	addeq	r0, #4
 800ba24:	0799      	lsls	r1, r3, #30
 800ba26:	bf04      	itt	eq
 800ba28:	089b      	lsreq	r3, r3, #2
 800ba2a:	3002      	addeq	r0, #2
 800ba2c:	07d9      	lsls	r1, r3, #31
 800ba2e:	d403      	bmi.n	800ba38 <__lo0bits+0x4e>
 800ba30:	085b      	lsrs	r3, r3, #1
 800ba32:	f100 0001 	add.w	r0, r0, #1
 800ba36:	d003      	beq.n	800ba40 <__lo0bits+0x56>
 800ba38:	6013      	str	r3, [r2, #0]
 800ba3a:	4770      	bx	lr
 800ba3c:	2000      	movs	r0, #0
 800ba3e:	4770      	bx	lr
 800ba40:	2020      	movs	r0, #32
 800ba42:	4770      	bx	lr

0800ba44 <__i2b>:
 800ba44:	b510      	push	{r4, lr}
 800ba46:	460c      	mov	r4, r1
 800ba48:	2101      	movs	r1, #1
 800ba4a:	f7ff febd 	bl	800b7c8 <_Balloc>
 800ba4e:	4602      	mov	r2, r0
 800ba50:	b928      	cbnz	r0, 800ba5e <__i2b+0x1a>
 800ba52:	4b05      	ldr	r3, [pc, #20]	@ (800ba68 <__i2b+0x24>)
 800ba54:	4805      	ldr	r0, [pc, #20]	@ (800ba6c <__i2b+0x28>)
 800ba56:	f240 1145 	movw	r1, #325	@ 0x145
 800ba5a:	f000 fff3 	bl	800ca44 <__assert_func>
 800ba5e:	2301      	movs	r3, #1
 800ba60:	6144      	str	r4, [r0, #20]
 800ba62:	6103      	str	r3, [r0, #16]
 800ba64:	bd10      	pop	{r4, pc}
 800ba66:	bf00      	nop
 800ba68:	0800cfc5 	.word	0x0800cfc5
 800ba6c:	0800d036 	.word	0x0800d036

0800ba70 <__multiply>:
 800ba70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba74:	4614      	mov	r4, r2
 800ba76:	690a      	ldr	r2, [r1, #16]
 800ba78:	6923      	ldr	r3, [r4, #16]
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	bfa8      	it	ge
 800ba7e:	4623      	movge	r3, r4
 800ba80:	460f      	mov	r7, r1
 800ba82:	bfa4      	itt	ge
 800ba84:	460c      	movge	r4, r1
 800ba86:	461f      	movge	r7, r3
 800ba88:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ba8c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ba90:	68a3      	ldr	r3, [r4, #8]
 800ba92:	6861      	ldr	r1, [r4, #4]
 800ba94:	eb0a 0609 	add.w	r6, sl, r9
 800ba98:	42b3      	cmp	r3, r6
 800ba9a:	b085      	sub	sp, #20
 800ba9c:	bfb8      	it	lt
 800ba9e:	3101      	addlt	r1, #1
 800baa0:	f7ff fe92 	bl	800b7c8 <_Balloc>
 800baa4:	b930      	cbnz	r0, 800bab4 <__multiply+0x44>
 800baa6:	4602      	mov	r2, r0
 800baa8:	4b44      	ldr	r3, [pc, #272]	@ (800bbbc <__multiply+0x14c>)
 800baaa:	4845      	ldr	r0, [pc, #276]	@ (800bbc0 <__multiply+0x150>)
 800baac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bab0:	f000 ffc8 	bl	800ca44 <__assert_func>
 800bab4:	f100 0514 	add.w	r5, r0, #20
 800bab8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800babc:	462b      	mov	r3, r5
 800babe:	2200      	movs	r2, #0
 800bac0:	4543      	cmp	r3, r8
 800bac2:	d321      	bcc.n	800bb08 <__multiply+0x98>
 800bac4:	f107 0114 	add.w	r1, r7, #20
 800bac8:	f104 0214 	add.w	r2, r4, #20
 800bacc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bad0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bad4:	9302      	str	r3, [sp, #8]
 800bad6:	1b13      	subs	r3, r2, r4
 800bad8:	3b15      	subs	r3, #21
 800bada:	f023 0303 	bic.w	r3, r3, #3
 800bade:	3304      	adds	r3, #4
 800bae0:	f104 0715 	add.w	r7, r4, #21
 800bae4:	42ba      	cmp	r2, r7
 800bae6:	bf38      	it	cc
 800bae8:	2304      	movcc	r3, #4
 800baea:	9301      	str	r3, [sp, #4]
 800baec:	9b02      	ldr	r3, [sp, #8]
 800baee:	9103      	str	r1, [sp, #12]
 800baf0:	428b      	cmp	r3, r1
 800baf2:	d80c      	bhi.n	800bb0e <__multiply+0x9e>
 800baf4:	2e00      	cmp	r6, #0
 800baf6:	dd03      	ble.n	800bb00 <__multiply+0x90>
 800baf8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d05b      	beq.n	800bbb8 <__multiply+0x148>
 800bb00:	6106      	str	r6, [r0, #16]
 800bb02:	b005      	add	sp, #20
 800bb04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb08:	f843 2b04 	str.w	r2, [r3], #4
 800bb0c:	e7d8      	b.n	800bac0 <__multiply+0x50>
 800bb0e:	f8b1 a000 	ldrh.w	sl, [r1]
 800bb12:	f1ba 0f00 	cmp.w	sl, #0
 800bb16:	d024      	beq.n	800bb62 <__multiply+0xf2>
 800bb18:	f104 0e14 	add.w	lr, r4, #20
 800bb1c:	46a9      	mov	r9, r5
 800bb1e:	f04f 0c00 	mov.w	ip, #0
 800bb22:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bb26:	f8d9 3000 	ldr.w	r3, [r9]
 800bb2a:	fa1f fb87 	uxth.w	fp, r7
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	fb0a 330b 	mla	r3, sl, fp, r3
 800bb34:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bb38:	f8d9 7000 	ldr.w	r7, [r9]
 800bb3c:	4463      	add	r3, ip
 800bb3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bb42:	fb0a c70b 	mla	r7, sl, fp, ip
 800bb46:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bb4a:	b29b      	uxth	r3, r3
 800bb4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bb50:	4572      	cmp	r2, lr
 800bb52:	f849 3b04 	str.w	r3, [r9], #4
 800bb56:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bb5a:	d8e2      	bhi.n	800bb22 <__multiply+0xb2>
 800bb5c:	9b01      	ldr	r3, [sp, #4]
 800bb5e:	f845 c003 	str.w	ip, [r5, r3]
 800bb62:	9b03      	ldr	r3, [sp, #12]
 800bb64:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bb68:	3104      	adds	r1, #4
 800bb6a:	f1b9 0f00 	cmp.w	r9, #0
 800bb6e:	d021      	beq.n	800bbb4 <__multiply+0x144>
 800bb70:	682b      	ldr	r3, [r5, #0]
 800bb72:	f104 0c14 	add.w	ip, r4, #20
 800bb76:	46ae      	mov	lr, r5
 800bb78:	f04f 0a00 	mov.w	sl, #0
 800bb7c:	f8bc b000 	ldrh.w	fp, [ip]
 800bb80:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800bb84:	fb09 770b 	mla	r7, r9, fp, r7
 800bb88:	4457      	add	r7, sl
 800bb8a:	b29b      	uxth	r3, r3
 800bb8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bb90:	f84e 3b04 	str.w	r3, [lr], #4
 800bb94:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bb98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bb9c:	f8be 3000 	ldrh.w	r3, [lr]
 800bba0:	fb09 330a 	mla	r3, r9, sl, r3
 800bba4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800bba8:	4562      	cmp	r2, ip
 800bbaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbae:	d8e5      	bhi.n	800bb7c <__multiply+0x10c>
 800bbb0:	9f01      	ldr	r7, [sp, #4]
 800bbb2:	51eb      	str	r3, [r5, r7]
 800bbb4:	3504      	adds	r5, #4
 800bbb6:	e799      	b.n	800baec <__multiply+0x7c>
 800bbb8:	3e01      	subs	r6, #1
 800bbba:	e79b      	b.n	800baf4 <__multiply+0x84>
 800bbbc:	0800cfc5 	.word	0x0800cfc5
 800bbc0:	0800d036 	.word	0x0800d036

0800bbc4 <__pow5mult>:
 800bbc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbc8:	4615      	mov	r5, r2
 800bbca:	f012 0203 	ands.w	r2, r2, #3
 800bbce:	4607      	mov	r7, r0
 800bbd0:	460e      	mov	r6, r1
 800bbd2:	d007      	beq.n	800bbe4 <__pow5mult+0x20>
 800bbd4:	4c25      	ldr	r4, [pc, #148]	@ (800bc6c <__pow5mult+0xa8>)
 800bbd6:	3a01      	subs	r2, #1
 800bbd8:	2300      	movs	r3, #0
 800bbda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bbde:	f7ff fe55 	bl	800b88c <__multadd>
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	10ad      	asrs	r5, r5, #2
 800bbe6:	d03d      	beq.n	800bc64 <__pow5mult+0xa0>
 800bbe8:	69fc      	ldr	r4, [r7, #28]
 800bbea:	b97c      	cbnz	r4, 800bc0c <__pow5mult+0x48>
 800bbec:	2010      	movs	r0, #16
 800bbee:	f7ff fd23 	bl	800b638 <malloc>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	61f8      	str	r0, [r7, #28]
 800bbf6:	b928      	cbnz	r0, 800bc04 <__pow5mult+0x40>
 800bbf8:	4b1d      	ldr	r3, [pc, #116]	@ (800bc70 <__pow5mult+0xac>)
 800bbfa:	481e      	ldr	r0, [pc, #120]	@ (800bc74 <__pow5mult+0xb0>)
 800bbfc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bc00:	f000 ff20 	bl	800ca44 <__assert_func>
 800bc04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc08:	6004      	str	r4, [r0, #0]
 800bc0a:	60c4      	str	r4, [r0, #12]
 800bc0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bc10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc14:	b94c      	cbnz	r4, 800bc2a <__pow5mult+0x66>
 800bc16:	f240 2171 	movw	r1, #625	@ 0x271
 800bc1a:	4638      	mov	r0, r7
 800bc1c:	f7ff ff12 	bl	800ba44 <__i2b>
 800bc20:	2300      	movs	r3, #0
 800bc22:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc26:	4604      	mov	r4, r0
 800bc28:	6003      	str	r3, [r0, #0]
 800bc2a:	f04f 0900 	mov.w	r9, #0
 800bc2e:	07eb      	lsls	r3, r5, #31
 800bc30:	d50a      	bpl.n	800bc48 <__pow5mult+0x84>
 800bc32:	4631      	mov	r1, r6
 800bc34:	4622      	mov	r2, r4
 800bc36:	4638      	mov	r0, r7
 800bc38:	f7ff ff1a 	bl	800ba70 <__multiply>
 800bc3c:	4631      	mov	r1, r6
 800bc3e:	4680      	mov	r8, r0
 800bc40:	4638      	mov	r0, r7
 800bc42:	f7ff fe01 	bl	800b848 <_Bfree>
 800bc46:	4646      	mov	r6, r8
 800bc48:	106d      	asrs	r5, r5, #1
 800bc4a:	d00b      	beq.n	800bc64 <__pow5mult+0xa0>
 800bc4c:	6820      	ldr	r0, [r4, #0]
 800bc4e:	b938      	cbnz	r0, 800bc60 <__pow5mult+0x9c>
 800bc50:	4622      	mov	r2, r4
 800bc52:	4621      	mov	r1, r4
 800bc54:	4638      	mov	r0, r7
 800bc56:	f7ff ff0b 	bl	800ba70 <__multiply>
 800bc5a:	6020      	str	r0, [r4, #0]
 800bc5c:	f8c0 9000 	str.w	r9, [r0]
 800bc60:	4604      	mov	r4, r0
 800bc62:	e7e4      	b.n	800bc2e <__pow5mult+0x6a>
 800bc64:	4630      	mov	r0, r6
 800bc66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6a:	bf00      	nop
 800bc6c:	0800d090 	.word	0x0800d090
 800bc70:	0800cf56 	.word	0x0800cf56
 800bc74:	0800d036 	.word	0x0800d036

0800bc78 <__lshift>:
 800bc78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc7c:	460c      	mov	r4, r1
 800bc7e:	6849      	ldr	r1, [r1, #4]
 800bc80:	6923      	ldr	r3, [r4, #16]
 800bc82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bc86:	68a3      	ldr	r3, [r4, #8]
 800bc88:	4607      	mov	r7, r0
 800bc8a:	4691      	mov	r9, r2
 800bc8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bc90:	f108 0601 	add.w	r6, r8, #1
 800bc94:	42b3      	cmp	r3, r6
 800bc96:	db0b      	blt.n	800bcb0 <__lshift+0x38>
 800bc98:	4638      	mov	r0, r7
 800bc9a:	f7ff fd95 	bl	800b7c8 <_Balloc>
 800bc9e:	4605      	mov	r5, r0
 800bca0:	b948      	cbnz	r0, 800bcb6 <__lshift+0x3e>
 800bca2:	4602      	mov	r2, r0
 800bca4:	4b28      	ldr	r3, [pc, #160]	@ (800bd48 <__lshift+0xd0>)
 800bca6:	4829      	ldr	r0, [pc, #164]	@ (800bd4c <__lshift+0xd4>)
 800bca8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bcac:	f000 feca 	bl	800ca44 <__assert_func>
 800bcb0:	3101      	adds	r1, #1
 800bcb2:	005b      	lsls	r3, r3, #1
 800bcb4:	e7ee      	b.n	800bc94 <__lshift+0x1c>
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	f100 0114 	add.w	r1, r0, #20
 800bcbc:	f100 0210 	add.w	r2, r0, #16
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	4553      	cmp	r3, sl
 800bcc4:	db33      	blt.n	800bd2e <__lshift+0xb6>
 800bcc6:	6920      	ldr	r0, [r4, #16]
 800bcc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bccc:	f104 0314 	add.w	r3, r4, #20
 800bcd0:	f019 091f 	ands.w	r9, r9, #31
 800bcd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bcd8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bcdc:	d02b      	beq.n	800bd36 <__lshift+0xbe>
 800bcde:	f1c9 0e20 	rsb	lr, r9, #32
 800bce2:	468a      	mov	sl, r1
 800bce4:	2200      	movs	r2, #0
 800bce6:	6818      	ldr	r0, [r3, #0]
 800bce8:	fa00 f009 	lsl.w	r0, r0, r9
 800bcec:	4310      	orrs	r0, r2
 800bcee:	f84a 0b04 	str.w	r0, [sl], #4
 800bcf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcf6:	459c      	cmp	ip, r3
 800bcf8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bcfc:	d8f3      	bhi.n	800bce6 <__lshift+0x6e>
 800bcfe:	ebac 0304 	sub.w	r3, ip, r4
 800bd02:	3b15      	subs	r3, #21
 800bd04:	f023 0303 	bic.w	r3, r3, #3
 800bd08:	3304      	adds	r3, #4
 800bd0a:	f104 0015 	add.w	r0, r4, #21
 800bd0e:	4584      	cmp	ip, r0
 800bd10:	bf38      	it	cc
 800bd12:	2304      	movcc	r3, #4
 800bd14:	50ca      	str	r2, [r1, r3]
 800bd16:	b10a      	cbz	r2, 800bd1c <__lshift+0xa4>
 800bd18:	f108 0602 	add.w	r6, r8, #2
 800bd1c:	3e01      	subs	r6, #1
 800bd1e:	4638      	mov	r0, r7
 800bd20:	612e      	str	r6, [r5, #16]
 800bd22:	4621      	mov	r1, r4
 800bd24:	f7ff fd90 	bl	800b848 <_Bfree>
 800bd28:	4628      	mov	r0, r5
 800bd2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd32:	3301      	adds	r3, #1
 800bd34:	e7c5      	b.n	800bcc2 <__lshift+0x4a>
 800bd36:	3904      	subs	r1, #4
 800bd38:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bd40:	459c      	cmp	ip, r3
 800bd42:	d8f9      	bhi.n	800bd38 <__lshift+0xc0>
 800bd44:	e7ea      	b.n	800bd1c <__lshift+0xa4>
 800bd46:	bf00      	nop
 800bd48:	0800cfc5 	.word	0x0800cfc5
 800bd4c:	0800d036 	.word	0x0800d036

0800bd50 <__mcmp>:
 800bd50:	690a      	ldr	r2, [r1, #16]
 800bd52:	4603      	mov	r3, r0
 800bd54:	6900      	ldr	r0, [r0, #16]
 800bd56:	1a80      	subs	r0, r0, r2
 800bd58:	b530      	push	{r4, r5, lr}
 800bd5a:	d10e      	bne.n	800bd7a <__mcmp+0x2a>
 800bd5c:	3314      	adds	r3, #20
 800bd5e:	3114      	adds	r1, #20
 800bd60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bd64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bd68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bd6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bd70:	4295      	cmp	r5, r2
 800bd72:	d003      	beq.n	800bd7c <__mcmp+0x2c>
 800bd74:	d205      	bcs.n	800bd82 <__mcmp+0x32>
 800bd76:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7a:	bd30      	pop	{r4, r5, pc}
 800bd7c:	42a3      	cmp	r3, r4
 800bd7e:	d3f3      	bcc.n	800bd68 <__mcmp+0x18>
 800bd80:	e7fb      	b.n	800bd7a <__mcmp+0x2a>
 800bd82:	2001      	movs	r0, #1
 800bd84:	e7f9      	b.n	800bd7a <__mcmp+0x2a>
	...

0800bd88 <__mdiff>:
 800bd88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd8c:	4689      	mov	r9, r1
 800bd8e:	4606      	mov	r6, r0
 800bd90:	4611      	mov	r1, r2
 800bd92:	4648      	mov	r0, r9
 800bd94:	4614      	mov	r4, r2
 800bd96:	f7ff ffdb 	bl	800bd50 <__mcmp>
 800bd9a:	1e05      	subs	r5, r0, #0
 800bd9c:	d112      	bne.n	800bdc4 <__mdiff+0x3c>
 800bd9e:	4629      	mov	r1, r5
 800bda0:	4630      	mov	r0, r6
 800bda2:	f7ff fd11 	bl	800b7c8 <_Balloc>
 800bda6:	4602      	mov	r2, r0
 800bda8:	b928      	cbnz	r0, 800bdb6 <__mdiff+0x2e>
 800bdaa:	4b3f      	ldr	r3, [pc, #252]	@ (800bea8 <__mdiff+0x120>)
 800bdac:	f240 2137 	movw	r1, #567	@ 0x237
 800bdb0:	483e      	ldr	r0, [pc, #248]	@ (800beac <__mdiff+0x124>)
 800bdb2:	f000 fe47 	bl	800ca44 <__assert_func>
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bdbc:	4610      	mov	r0, r2
 800bdbe:	b003      	add	sp, #12
 800bdc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdc4:	bfbc      	itt	lt
 800bdc6:	464b      	movlt	r3, r9
 800bdc8:	46a1      	movlt	r9, r4
 800bdca:	4630      	mov	r0, r6
 800bdcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bdd0:	bfba      	itte	lt
 800bdd2:	461c      	movlt	r4, r3
 800bdd4:	2501      	movlt	r5, #1
 800bdd6:	2500      	movge	r5, #0
 800bdd8:	f7ff fcf6 	bl	800b7c8 <_Balloc>
 800bddc:	4602      	mov	r2, r0
 800bdde:	b918      	cbnz	r0, 800bde8 <__mdiff+0x60>
 800bde0:	4b31      	ldr	r3, [pc, #196]	@ (800bea8 <__mdiff+0x120>)
 800bde2:	f240 2145 	movw	r1, #581	@ 0x245
 800bde6:	e7e3      	b.n	800bdb0 <__mdiff+0x28>
 800bde8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bdec:	6926      	ldr	r6, [r4, #16]
 800bdee:	60c5      	str	r5, [r0, #12]
 800bdf0:	f109 0310 	add.w	r3, r9, #16
 800bdf4:	f109 0514 	add.w	r5, r9, #20
 800bdf8:	f104 0e14 	add.w	lr, r4, #20
 800bdfc:	f100 0b14 	add.w	fp, r0, #20
 800be00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800be04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800be08:	9301      	str	r3, [sp, #4]
 800be0a:	46d9      	mov	r9, fp
 800be0c:	f04f 0c00 	mov.w	ip, #0
 800be10:	9b01      	ldr	r3, [sp, #4]
 800be12:	f85e 0b04 	ldr.w	r0, [lr], #4
 800be16:	f853 af04 	ldr.w	sl, [r3, #4]!
 800be1a:	9301      	str	r3, [sp, #4]
 800be1c:	fa1f f38a 	uxth.w	r3, sl
 800be20:	4619      	mov	r1, r3
 800be22:	b283      	uxth	r3, r0
 800be24:	1acb      	subs	r3, r1, r3
 800be26:	0c00      	lsrs	r0, r0, #16
 800be28:	4463      	add	r3, ip
 800be2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be32:	b29b      	uxth	r3, r3
 800be34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800be38:	4576      	cmp	r6, lr
 800be3a:	f849 3b04 	str.w	r3, [r9], #4
 800be3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800be42:	d8e5      	bhi.n	800be10 <__mdiff+0x88>
 800be44:	1b33      	subs	r3, r6, r4
 800be46:	3b15      	subs	r3, #21
 800be48:	f023 0303 	bic.w	r3, r3, #3
 800be4c:	3415      	adds	r4, #21
 800be4e:	3304      	adds	r3, #4
 800be50:	42a6      	cmp	r6, r4
 800be52:	bf38      	it	cc
 800be54:	2304      	movcc	r3, #4
 800be56:	441d      	add	r5, r3
 800be58:	445b      	add	r3, fp
 800be5a:	461e      	mov	r6, r3
 800be5c:	462c      	mov	r4, r5
 800be5e:	4544      	cmp	r4, r8
 800be60:	d30e      	bcc.n	800be80 <__mdiff+0xf8>
 800be62:	f108 0103 	add.w	r1, r8, #3
 800be66:	1b49      	subs	r1, r1, r5
 800be68:	f021 0103 	bic.w	r1, r1, #3
 800be6c:	3d03      	subs	r5, #3
 800be6e:	45a8      	cmp	r8, r5
 800be70:	bf38      	it	cc
 800be72:	2100      	movcc	r1, #0
 800be74:	440b      	add	r3, r1
 800be76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800be7a:	b191      	cbz	r1, 800bea2 <__mdiff+0x11a>
 800be7c:	6117      	str	r7, [r2, #16]
 800be7e:	e79d      	b.n	800bdbc <__mdiff+0x34>
 800be80:	f854 1b04 	ldr.w	r1, [r4], #4
 800be84:	46e6      	mov	lr, ip
 800be86:	0c08      	lsrs	r0, r1, #16
 800be88:	fa1c fc81 	uxtah	ip, ip, r1
 800be8c:	4471      	add	r1, lr
 800be8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800be92:	b289      	uxth	r1, r1
 800be94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800be98:	f846 1b04 	str.w	r1, [r6], #4
 800be9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bea0:	e7dd      	b.n	800be5e <__mdiff+0xd6>
 800bea2:	3f01      	subs	r7, #1
 800bea4:	e7e7      	b.n	800be76 <__mdiff+0xee>
 800bea6:	bf00      	nop
 800bea8:	0800cfc5 	.word	0x0800cfc5
 800beac:	0800d036 	.word	0x0800d036

0800beb0 <__ulp>:
 800beb0:	b082      	sub	sp, #8
 800beb2:	ed8d 0b00 	vstr	d0, [sp]
 800beb6:	9a01      	ldr	r2, [sp, #4]
 800beb8:	4b0f      	ldr	r3, [pc, #60]	@ (800bef8 <__ulp+0x48>)
 800beba:	4013      	ands	r3, r2
 800bebc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	dc08      	bgt.n	800bed6 <__ulp+0x26>
 800bec4:	425b      	negs	r3, r3
 800bec6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800beca:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bece:	da04      	bge.n	800beda <__ulp+0x2a>
 800bed0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bed4:	4113      	asrs	r3, r2
 800bed6:	2200      	movs	r2, #0
 800bed8:	e008      	b.n	800beec <__ulp+0x3c>
 800beda:	f1a2 0314 	sub.w	r3, r2, #20
 800bede:	2b1e      	cmp	r3, #30
 800bee0:	bfda      	itte	le
 800bee2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bee6:	40da      	lsrle	r2, r3
 800bee8:	2201      	movgt	r2, #1
 800beea:	2300      	movs	r3, #0
 800beec:	4619      	mov	r1, r3
 800beee:	4610      	mov	r0, r2
 800bef0:	ec41 0b10 	vmov	d0, r0, r1
 800bef4:	b002      	add	sp, #8
 800bef6:	4770      	bx	lr
 800bef8:	7ff00000 	.word	0x7ff00000

0800befc <__b2d>:
 800befc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf00:	6906      	ldr	r6, [r0, #16]
 800bf02:	f100 0814 	add.w	r8, r0, #20
 800bf06:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bf0a:	1f37      	subs	r7, r6, #4
 800bf0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bf10:	4610      	mov	r0, r2
 800bf12:	f7ff fd4b 	bl	800b9ac <__hi0bits>
 800bf16:	f1c0 0320 	rsb	r3, r0, #32
 800bf1a:	280a      	cmp	r0, #10
 800bf1c:	600b      	str	r3, [r1, #0]
 800bf1e:	491b      	ldr	r1, [pc, #108]	@ (800bf8c <__b2d+0x90>)
 800bf20:	dc15      	bgt.n	800bf4e <__b2d+0x52>
 800bf22:	f1c0 0c0b 	rsb	ip, r0, #11
 800bf26:	fa22 f30c 	lsr.w	r3, r2, ip
 800bf2a:	45b8      	cmp	r8, r7
 800bf2c:	ea43 0501 	orr.w	r5, r3, r1
 800bf30:	bf34      	ite	cc
 800bf32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bf36:	2300      	movcs	r3, #0
 800bf38:	3015      	adds	r0, #21
 800bf3a:	fa02 f000 	lsl.w	r0, r2, r0
 800bf3e:	fa23 f30c 	lsr.w	r3, r3, ip
 800bf42:	4303      	orrs	r3, r0
 800bf44:	461c      	mov	r4, r3
 800bf46:	ec45 4b10 	vmov	d0, r4, r5
 800bf4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf4e:	45b8      	cmp	r8, r7
 800bf50:	bf3a      	itte	cc
 800bf52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800bf56:	f1a6 0708 	subcc.w	r7, r6, #8
 800bf5a:	2300      	movcs	r3, #0
 800bf5c:	380b      	subs	r0, #11
 800bf5e:	d012      	beq.n	800bf86 <__b2d+0x8a>
 800bf60:	f1c0 0120 	rsb	r1, r0, #32
 800bf64:	fa23 f401 	lsr.w	r4, r3, r1
 800bf68:	4082      	lsls	r2, r0
 800bf6a:	4322      	orrs	r2, r4
 800bf6c:	4547      	cmp	r7, r8
 800bf6e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800bf72:	bf8c      	ite	hi
 800bf74:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800bf78:	2200      	movls	r2, #0
 800bf7a:	4083      	lsls	r3, r0
 800bf7c:	40ca      	lsrs	r2, r1
 800bf7e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800bf82:	4313      	orrs	r3, r2
 800bf84:	e7de      	b.n	800bf44 <__b2d+0x48>
 800bf86:	ea42 0501 	orr.w	r5, r2, r1
 800bf8a:	e7db      	b.n	800bf44 <__b2d+0x48>
 800bf8c:	3ff00000 	.word	0x3ff00000

0800bf90 <__d2b>:
 800bf90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf94:	460f      	mov	r7, r1
 800bf96:	2101      	movs	r1, #1
 800bf98:	ec59 8b10 	vmov	r8, r9, d0
 800bf9c:	4616      	mov	r6, r2
 800bf9e:	f7ff fc13 	bl	800b7c8 <_Balloc>
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	b930      	cbnz	r0, 800bfb4 <__d2b+0x24>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4b23      	ldr	r3, [pc, #140]	@ (800c038 <__d2b+0xa8>)
 800bfaa:	4824      	ldr	r0, [pc, #144]	@ (800c03c <__d2b+0xac>)
 800bfac:	f240 310f 	movw	r1, #783	@ 0x30f
 800bfb0:	f000 fd48 	bl	800ca44 <__assert_func>
 800bfb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bfb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bfbc:	b10d      	cbz	r5, 800bfc2 <__d2b+0x32>
 800bfbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bfc2:	9301      	str	r3, [sp, #4]
 800bfc4:	f1b8 0300 	subs.w	r3, r8, #0
 800bfc8:	d023      	beq.n	800c012 <__d2b+0x82>
 800bfca:	4668      	mov	r0, sp
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	f7ff fd0c 	bl	800b9ea <__lo0bits>
 800bfd2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bfd6:	b1d0      	cbz	r0, 800c00e <__d2b+0x7e>
 800bfd8:	f1c0 0320 	rsb	r3, r0, #32
 800bfdc:	fa02 f303 	lsl.w	r3, r2, r3
 800bfe0:	430b      	orrs	r3, r1
 800bfe2:	40c2      	lsrs	r2, r0
 800bfe4:	6163      	str	r3, [r4, #20]
 800bfe6:	9201      	str	r2, [sp, #4]
 800bfe8:	9b01      	ldr	r3, [sp, #4]
 800bfea:	61a3      	str	r3, [r4, #24]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	bf0c      	ite	eq
 800bff0:	2201      	moveq	r2, #1
 800bff2:	2202      	movne	r2, #2
 800bff4:	6122      	str	r2, [r4, #16]
 800bff6:	b1a5      	cbz	r5, 800c022 <__d2b+0x92>
 800bff8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bffc:	4405      	add	r5, r0
 800bffe:	603d      	str	r5, [r7, #0]
 800c000:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c004:	6030      	str	r0, [r6, #0]
 800c006:	4620      	mov	r0, r4
 800c008:	b003      	add	sp, #12
 800c00a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c00e:	6161      	str	r1, [r4, #20]
 800c010:	e7ea      	b.n	800bfe8 <__d2b+0x58>
 800c012:	a801      	add	r0, sp, #4
 800c014:	f7ff fce9 	bl	800b9ea <__lo0bits>
 800c018:	9b01      	ldr	r3, [sp, #4]
 800c01a:	6163      	str	r3, [r4, #20]
 800c01c:	3020      	adds	r0, #32
 800c01e:	2201      	movs	r2, #1
 800c020:	e7e8      	b.n	800bff4 <__d2b+0x64>
 800c022:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c026:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c02a:	6038      	str	r0, [r7, #0]
 800c02c:	6918      	ldr	r0, [r3, #16]
 800c02e:	f7ff fcbd 	bl	800b9ac <__hi0bits>
 800c032:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c036:	e7e5      	b.n	800c004 <__d2b+0x74>
 800c038:	0800cfc5 	.word	0x0800cfc5
 800c03c:	0800d036 	.word	0x0800d036

0800c040 <__ratio>:
 800c040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c044:	b085      	sub	sp, #20
 800c046:	e9cd 1000 	strd	r1, r0, [sp]
 800c04a:	a902      	add	r1, sp, #8
 800c04c:	f7ff ff56 	bl	800befc <__b2d>
 800c050:	9800      	ldr	r0, [sp, #0]
 800c052:	a903      	add	r1, sp, #12
 800c054:	ec55 4b10 	vmov	r4, r5, d0
 800c058:	f7ff ff50 	bl	800befc <__b2d>
 800c05c:	9b01      	ldr	r3, [sp, #4]
 800c05e:	6919      	ldr	r1, [r3, #16]
 800c060:	9b00      	ldr	r3, [sp, #0]
 800c062:	691b      	ldr	r3, [r3, #16]
 800c064:	1ac9      	subs	r1, r1, r3
 800c066:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c06a:	1a9b      	subs	r3, r3, r2
 800c06c:	ec5b ab10 	vmov	sl, fp, d0
 800c070:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c074:	2b00      	cmp	r3, #0
 800c076:	bfce      	itee	gt
 800c078:	462a      	movgt	r2, r5
 800c07a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c07e:	465a      	movle	r2, fp
 800c080:	462f      	mov	r7, r5
 800c082:	46d9      	mov	r9, fp
 800c084:	bfcc      	ite	gt
 800c086:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c08a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c08e:	464b      	mov	r3, r9
 800c090:	4652      	mov	r2, sl
 800c092:	4620      	mov	r0, r4
 800c094:	4639      	mov	r1, r7
 800c096:	f7f4 fbf9 	bl	800088c <__aeabi_ddiv>
 800c09a:	ec41 0b10 	vmov	d0, r0, r1
 800c09e:	b005      	add	sp, #20
 800c0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c0a4 <__copybits>:
 800c0a4:	3901      	subs	r1, #1
 800c0a6:	b570      	push	{r4, r5, r6, lr}
 800c0a8:	1149      	asrs	r1, r1, #5
 800c0aa:	6914      	ldr	r4, [r2, #16]
 800c0ac:	3101      	adds	r1, #1
 800c0ae:	f102 0314 	add.w	r3, r2, #20
 800c0b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c0b6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c0ba:	1f05      	subs	r5, r0, #4
 800c0bc:	42a3      	cmp	r3, r4
 800c0be:	d30c      	bcc.n	800c0da <__copybits+0x36>
 800c0c0:	1aa3      	subs	r3, r4, r2
 800c0c2:	3b11      	subs	r3, #17
 800c0c4:	f023 0303 	bic.w	r3, r3, #3
 800c0c8:	3211      	adds	r2, #17
 800c0ca:	42a2      	cmp	r2, r4
 800c0cc:	bf88      	it	hi
 800c0ce:	2300      	movhi	r3, #0
 800c0d0:	4418      	add	r0, r3
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	4288      	cmp	r0, r1
 800c0d6:	d305      	bcc.n	800c0e4 <__copybits+0x40>
 800c0d8:	bd70      	pop	{r4, r5, r6, pc}
 800c0da:	f853 6b04 	ldr.w	r6, [r3], #4
 800c0de:	f845 6f04 	str.w	r6, [r5, #4]!
 800c0e2:	e7eb      	b.n	800c0bc <__copybits+0x18>
 800c0e4:	f840 3b04 	str.w	r3, [r0], #4
 800c0e8:	e7f4      	b.n	800c0d4 <__copybits+0x30>

0800c0ea <__any_on>:
 800c0ea:	f100 0214 	add.w	r2, r0, #20
 800c0ee:	6900      	ldr	r0, [r0, #16]
 800c0f0:	114b      	asrs	r3, r1, #5
 800c0f2:	4298      	cmp	r0, r3
 800c0f4:	b510      	push	{r4, lr}
 800c0f6:	db11      	blt.n	800c11c <__any_on+0x32>
 800c0f8:	dd0a      	ble.n	800c110 <__any_on+0x26>
 800c0fa:	f011 011f 	ands.w	r1, r1, #31
 800c0fe:	d007      	beq.n	800c110 <__any_on+0x26>
 800c100:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c104:	fa24 f001 	lsr.w	r0, r4, r1
 800c108:	fa00 f101 	lsl.w	r1, r0, r1
 800c10c:	428c      	cmp	r4, r1
 800c10e:	d10b      	bne.n	800c128 <__any_on+0x3e>
 800c110:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c114:	4293      	cmp	r3, r2
 800c116:	d803      	bhi.n	800c120 <__any_on+0x36>
 800c118:	2000      	movs	r0, #0
 800c11a:	bd10      	pop	{r4, pc}
 800c11c:	4603      	mov	r3, r0
 800c11e:	e7f7      	b.n	800c110 <__any_on+0x26>
 800c120:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c124:	2900      	cmp	r1, #0
 800c126:	d0f5      	beq.n	800c114 <__any_on+0x2a>
 800c128:	2001      	movs	r0, #1
 800c12a:	e7f6      	b.n	800c11a <__any_on+0x30>

0800c12c <_strtol_l.constprop.0>:
 800c12c:	2b24      	cmp	r3, #36	@ 0x24
 800c12e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c132:	4686      	mov	lr, r0
 800c134:	4690      	mov	r8, r2
 800c136:	d801      	bhi.n	800c13c <_strtol_l.constprop.0+0x10>
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d106      	bne.n	800c14a <_strtol_l.constprop.0+0x1e>
 800c13c:	f7fe f85e 	bl	800a1fc <__errno>
 800c140:	2316      	movs	r3, #22
 800c142:	6003      	str	r3, [r0, #0]
 800c144:	2000      	movs	r0, #0
 800c146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c14a:	4834      	ldr	r0, [pc, #208]	@ (800c21c <_strtol_l.constprop.0+0xf0>)
 800c14c:	460d      	mov	r5, r1
 800c14e:	462a      	mov	r2, r5
 800c150:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c154:	5d06      	ldrb	r6, [r0, r4]
 800c156:	f016 0608 	ands.w	r6, r6, #8
 800c15a:	d1f8      	bne.n	800c14e <_strtol_l.constprop.0+0x22>
 800c15c:	2c2d      	cmp	r4, #45	@ 0x2d
 800c15e:	d12d      	bne.n	800c1bc <_strtol_l.constprop.0+0x90>
 800c160:	782c      	ldrb	r4, [r5, #0]
 800c162:	2601      	movs	r6, #1
 800c164:	1c95      	adds	r5, r2, #2
 800c166:	f033 0210 	bics.w	r2, r3, #16
 800c16a:	d109      	bne.n	800c180 <_strtol_l.constprop.0+0x54>
 800c16c:	2c30      	cmp	r4, #48	@ 0x30
 800c16e:	d12a      	bne.n	800c1c6 <_strtol_l.constprop.0+0x9a>
 800c170:	782a      	ldrb	r2, [r5, #0]
 800c172:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c176:	2a58      	cmp	r2, #88	@ 0x58
 800c178:	d125      	bne.n	800c1c6 <_strtol_l.constprop.0+0x9a>
 800c17a:	786c      	ldrb	r4, [r5, #1]
 800c17c:	2310      	movs	r3, #16
 800c17e:	3502      	adds	r5, #2
 800c180:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c184:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c188:	2200      	movs	r2, #0
 800c18a:	fbbc f9f3 	udiv	r9, ip, r3
 800c18e:	4610      	mov	r0, r2
 800c190:	fb03 ca19 	mls	sl, r3, r9, ip
 800c194:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c198:	2f09      	cmp	r7, #9
 800c19a:	d81b      	bhi.n	800c1d4 <_strtol_l.constprop.0+0xa8>
 800c19c:	463c      	mov	r4, r7
 800c19e:	42a3      	cmp	r3, r4
 800c1a0:	dd27      	ble.n	800c1f2 <_strtol_l.constprop.0+0xc6>
 800c1a2:	1c57      	adds	r7, r2, #1
 800c1a4:	d007      	beq.n	800c1b6 <_strtol_l.constprop.0+0x8a>
 800c1a6:	4581      	cmp	r9, r0
 800c1a8:	d320      	bcc.n	800c1ec <_strtol_l.constprop.0+0xc0>
 800c1aa:	d101      	bne.n	800c1b0 <_strtol_l.constprop.0+0x84>
 800c1ac:	45a2      	cmp	sl, r4
 800c1ae:	db1d      	blt.n	800c1ec <_strtol_l.constprop.0+0xc0>
 800c1b0:	fb00 4003 	mla	r0, r0, r3, r4
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1ba:	e7eb      	b.n	800c194 <_strtol_l.constprop.0+0x68>
 800c1bc:	2c2b      	cmp	r4, #43	@ 0x2b
 800c1be:	bf04      	itt	eq
 800c1c0:	782c      	ldrbeq	r4, [r5, #0]
 800c1c2:	1c95      	addeq	r5, r2, #2
 800c1c4:	e7cf      	b.n	800c166 <_strtol_l.constprop.0+0x3a>
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d1da      	bne.n	800c180 <_strtol_l.constprop.0+0x54>
 800c1ca:	2c30      	cmp	r4, #48	@ 0x30
 800c1cc:	bf0c      	ite	eq
 800c1ce:	2308      	moveq	r3, #8
 800c1d0:	230a      	movne	r3, #10
 800c1d2:	e7d5      	b.n	800c180 <_strtol_l.constprop.0+0x54>
 800c1d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c1d8:	2f19      	cmp	r7, #25
 800c1da:	d801      	bhi.n	800c1e0 <_strtol_l.constprop.0+0xb4>
 800c1dc:	3c37      	subs	r4, #55	@ 0x37
 800c1de:	e7de      	b.n	800c19e <_strtol_l.constprop.0+0x72>
 800c1e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c1e4:	2f19      	cmp	r7, #25
 800c1e6:	d804      	bhi.n	800c1f2 <_strtol_l.constprop.0+0xc6>
 800c1e8:	3c57      	subs	r4, #87	@ 0x57
 800c1ea:	e7d8      	b.n	800c19e <_strtol_l.constprop.0+0x72>
 800c1ec:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f0:	e7e1      	b.n	800c1b6 <_strtol_l.constprop.0+0x8a>
 800c1f2:	1c53      	adds	r3, r2, #1
 800c1f4:	d108      	bne.n	800c208 <_strtol_l.constprop.0+0xdc>
 800c1f6:	2322      	movs	r3, #34	@ 0x22
 800c1f8:	f8ce 3000 	str.w	r3, [lr]
 800c1fc:	4660      	mov	r0, ip
 800c1fe:	f1b8 0f00 	cmp.w	r8, #0
 800c202:	d0a0      	beq.n	800c146 <_strtol_l.constprop.0+0x1a>
 800c204:	1e69      	subs	r1, r5, #1
 800c206:	e006      	b.n	800c216 <_strtol_l.constprop.0+0xea>
 800c208:	b106      	cbz	r6, 800c20c <_strtol_l.constprop.0+0xe0>
 800c20a:	4240      	negs	r0, r0
 800c20c:	f1b8 0f00 	cmp.w	r8, #0
 800c210:	d099      	beq.n	800c146 <_strtol_l.constprop.0+0x1a>
 800c212:	2a00      	cmp	r2, #0
 800c214:	d1f6      	bne.n	800c204 <_strtol_l.constprop.0+0xd8>
 800c216:	f8c8 1000 	str.w	r1, [r8]
 800c21a:	e794      	b.n	800c146 <_strtol_l.constprop.0+0x1a>
 800c21c:	0800d191 	.word	0x0800d191

0800c220 <_strtol_r>:
 800c220:	f7ff bf84 	b.w	800c12c <_strtol_l.constprop.0>

0800c224 <__ascii_wctomb>:
 800c224:	4603      	mov	r3, r0
 800c226:	4608      	mov	r0, r1
 800c228:	b141      	cbz	r1, 800c23c <__ascii_wctomb+0x18>
 800c22a:	2aff      	cmp	r2, #255	@ 0xff
 800c22c:	d904      	bls.n	800c238 <__ascii_wctomb+0x14>
 800c22e:	228a      	movs	r2, #138	@ 0x8a
 800c230:	601a      	str	r2, [r3, #0]
 800c232:	f04f 30ff 	mov.w	r0, #4294967295
 800c236:	4770      	bx	lr
 800c238:	700a      	strb	r2, [r1, #0]
 800c23a:	2001      	movs	r0, #1
 800c23c:	4770      	bx	lr

0800c23e <__ssputs_r>:
 800c23e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c242:	688e      	ldr	r6, [r1, #8]
 800c244:	461f      	mov	r7, r3
 800c246:	42be      	cmp	r6, r7
 800c248:	680b      	ldr	r3, [r1, #0]
 800c24a:	4682      	mov	sl, r0
 800c24c:	460c      	mov	r4, r1
 800c24e:	4690      	mov	r8, r2
 800c250:	d82d      	bhi.n	800c2ae <__ssputs_r+0x70>
 800c252:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c256:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c25a:	d026      	beq.n	800c2aa <__ssputs_r+0x6c>
 800c25c:	6965      	ldr	r5, [r4, #20]
 800c25e:	6909      	ldr	r1, [r1, #16]
 800c260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c264:	eba3 0901 	sub.w	r9, r3, r1
 800c268:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c26c:	1c7b      	adds	r3, r7, #1
 800c26e:	444b      	add	r3, r9
 800c270:	106d      	asrs	r5, r5, #1
 800c272:	429d      	cmp	r5, r3
 800c274:	bf38      	it	cc
 800c276:	461d      	movcc	r5, r3
 800c278:	0553      	lsls	r3, r2, #21
 800c27a:	d527      	bpl.n	800c2cc <__ssputs_r+0x8e>
 800c27c:	4629      	mov	r1, r5
 800c27e:	f7ff fa05 	bl	800b68c <_malloc_r>
 800c282:	4606      	mov	r6, r0
 800c284:	b360      	cbz	r0, 800c2e0 <__ssputs_r+0xa2>
 800c286:	6921      	ldr	r1, [r4, #16]
 800c288:	464a      	mov	r2, r9
 800c28a:	f7fd ffe4 	bl	800a256 <memcpy>
 800c28e:	89a3      	ldrh	r3, [r4, #12]
 800c290:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c294:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c298:	81a3      	strh	r3, [r4, #12]
 800c29a:	6126      	str	r6, [r4, #16]
 800c29c:	6165      	str	r5, [r4, #20]
 800c29e:	444e      	add	r6, r9
 800c2a0:	eba5 0509 	sub.w	r5, r5, r9
 800c2a4:	6026      	str	r6, [r4, #0]
 800c2a6:	60a5      	str	r5, [r4, #8]
 800c2a8:	463e      	mov	r6, r7
 800c2aa:	42be      	cmp	r6, r7
 800c2ac:	d900      	bls.n	800c2b0 <__ssputs_r+0x72>
 800c2ae:	463e      	mov	r6, r7
 800c2b0:	6820      	ldr	r0, [r4, #0]
 800c2b2:	4632      	mov	r2, r6
 800c2b4:	4641      	mov	r1, r8
 800c2b6:	f000 fb9b 	bl	800c9f0 <memmove>
 800c2ba:	68a3      	ldr	r3, [r4, #8]
 800c2bc:	1b9b      	subs	r3, r3, r6
 800c2be:	60a3      	str	r3, [r4, #8]
 800c2c0:	6823      	ldr	r3, [r4, #0]
 800c2c2:	4433      	add	r3, r6
 800c2c4:	6023      	str	r3, [r4, #0]
 800c2c6:	2000      	movs	r0, #0
 800c2c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2cc:	462a      	mov	r2, r5
 800c2ce:	f000 fbeb 	bl	800caa8 <_realloc_r>
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d1e0      	bne.n	800c29a <__ssputs_r+0x5c>
 800c2d8:	6921      	ldr	r1, [r4, #16]
 800c2da:	4650      	mov	r0, sl
 800c2dc:	f7fe fe28 	bl	800af30 <_free_r>
 800c2e0:	230c      	movs	r3, #12
 800c2e2:	f8ca 3000 	str.w	r3, [sl]
 800c2e6:	89a3      	ldrh	r3, [r4, #12]
 800c2e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2ec:	81a3      	strh	r3, [r4, #12]
 800c2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c2f2:	e7e9      	b.n	800c2c8 <__ssputs_r+0x8a>

0800c2f4 <_svfiprintf_r>:
 800c2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f8:	4698      	mov	r8, r3
 800c2fa:	898b      	ldrh	r3, [r1, #12]
 800c2fc:	061b      	lsls	r3, r3, #24
 800c2fe:	b09d      	sub	sp, #116	@ 0x74
 800c300:	4607      	mov	r7, r0
 800c302:	460d      	mov	r5, r1
 800c304:	4614      	mov	r4, r2
 800c306:	d510      	bpl.n	800c32a <_svfiprintf_r+0x36>
 800c308:	690b      	ldr	r3, [r1, #16]
 800c30a:	b973      	cbnz	r3, 800c32a <_svfiprintf_r+0x36>
 800c30c:	2140      	movs	r1, #64	@ 0x40
 800c30e:	f7ff f9bd 	bl	800b68c <_malloc_r>
 800c312:	6028      	str	r0, [r5, #0]
 800c314:	6128      	str	r0, [r5, #16]
 800c316:	b930      	cbnz	r0, 800c326 <_svfiprintf_r+0x32>
 800c318:	230c      	movs	r3, #12
 800c31a:	603b      	str	r3, [r7, #0]
 800c31c:	f04f 30ff 	mov.w	r0, #4294967295
 800c320:	b01d      	add	sp, #116	@ 0x74
 800c322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c326:	2340      	movs	r3, #64	@ 0x40
 800c328:	616b      	str	r3, [r5, #20]
 800c32a:	2300      	movs	r3, #0
 800c32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c32e:	2320      	movs	r3, #32
 800c330:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c334:	f8cd 800c 	str.w	r8, [sp, #12]
 800c338:	2330      	movs	r3, #48	@ 0x30
 800c33a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4d8 <_svfiprintf_r+0x1e4>
 800c33e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c342:	f04f 0901 	mov.w	r9, #1
 800c346:	4623      	mov	r3, r4
 800c348:	469a      	mov	sl, r3
 800c34a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c34e:	b10a      	cbz	r2, 800c354 <_svfiprintf_r+0x60>
 800c350:	2a25      	cmp	r2, #37	@ 0x25
 800c352:	d1f9      	bne.n	800c348 <_svfiprintf_r+0x54>
 800c354:	ebba 0b04 	subs.w	fp, sl, r4
 800c358:	d00b      	beq.n	800c372 <_svfiprintf_r+0x7e>
 800c35a:	465b      	mov	r3, fp
 800c35c:	4622      	mov	r2, r4
 800c35e:	4629      	mov	r1, r5
 800c360:	4638      	mov	r0, r7
 800c362:	f7ff ff6c 	bl	800c23e <__ssputs_r>
 800c366:	3001      	adds	r0, #1
 800c368:	f000 80a7 	beq.w	800c4ba <_svfiprintf_r+0x1c6>
 800c36c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c36e:	445a      	add	r2, fp
 800c370:	9209      	str	r2, [sp, #36]	@ 0x24
 800c372:	f89a 3000 	ldrb.w	r3, [sl]
 800c376:	2b00      	cmp	r3, #0
 800c378:	f000 809f 	beq.w	800c4ba <_svfiprintf_r+0x1c6>
 800c37c:	2300      	movs	r3, #0
 800c37e:	f04f 32ff 	mov.w	r2, #4294967295
 800c382:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c386:	f10a 0a01 	add.w	sl, sl, #1
 800c38a:	9304      	str	r3, [sp, #16]
 800c38c:	9307      	str	r3, [sp, #28]
 800c38e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c392:	931a      	str	r3, [sp, #104]	@ 0x68
 800c394:	4654      	mov	r4, sl
 800c396:	2205      	movs	r2, #5
 800c398:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c39c:	484e      	ldr	r0, [pc, #312]	@ (800c4d8 <_svfiprintf_r+0x1e4>)
 800c39e:	f7f3 ff37 	bl	8000210 <memchr>
 800c3a2:	9a04      	ldr	r2, [sp, #16]
 800c3a4:	b9d8      	cbnz	r0, 800c3de <_svfiprintf_r+0xea>
 800c3a6:	06d0      	lsls	r0, r2, #27
 800c3a8:	bf44      	itt	mi
 800c3aa:	2320      	movmi	r3, #32
 800c3ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3b0:	0711      	lsls	r1, r2, #28
 800c3b2:	bf44      	itt	mi
 800c3b4:	232b      	movmi	r3, #43	@ 0x2b
 800c3b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c3ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c3be:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3c0:	d015      	beq.n	800c3ee <_svfiprintf_r+0xfa>
 800c3c2:	9a07      	ldr	r2, [sp, #28]
 800c3c4:	4654      	mov	r4, sl
 800c3c6:	2000      	movs	r0, #0
 800c3c8:	f04f 0c0a 	mov.w	ip, #10
 800c3cc:	4621      	mov	r1, r4
 800c3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3d2:	3b30      	subs	r3, #48	@ 0x30
 800c3d4:	2b09      	cmp	r3, #9
 800c3d6:	d94b      	bls.n	800c470 <_svfiprintf_r+0x17c>
 800c3d8:	b1b0      	cbz	r0, 800c408 <_svfiprintf_r+0x114>
 800c3da:	9207      	str	r2, [sp, #28]
 800c3dc:	e014      	b.n	800c408 <_svfiprintf_r+0x114>
 800c3de:	eba0 0308 	sub.w	r3, r0, r8
 800c3e2:	fa09 f303 	lsl.w	r3, r9, r3
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	9304      	str	r3, [sp, #16]
 800c3ea:	46a2      	mov	sl, r4
 800c3ec:	e7d2      	b.n	800c394 <_svfiprintf_r+0xa0>
 800c3ee:	9b03      	ldr	r3, [sp, #12]
 800c3f0:	1d19      	adds	r1, r3, #4
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	9103      	str	r1, [sp, #12]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	bfbb      	ittet	lt
 800c3fa:	425b      	neglt	r3, r3
 800c3fc:	f042 0202 	orrlt.w	r2, r2, #2
 800c400:	9307      	strge	r3, [sp, #28]
 800c402:	9307      	strlt	r3, [sp, #28]
 800c404:	bfb8      	it	lt
 800c406:	9204      	strlt	r2, [sp, #16]
 800c408:	7823      	ldrb	r3, [r4, #0]
 800c40a:	2b2e      	cmp	r3, #46	@ 0x2e
 800c40c:	d10a      	bne.n	800c424 <_svfiprintf_r+0x130>
 800c40e:	7863      	ldrb	r3, [r4, #1]
 800c410:	2b2a      	cmp	r3, #42	@ 0x2a
 800c412:	d132      	bne.n	800c47a <_svfiprintf_r+0x186>
 800c414:	9b03      	ldr	r3, [sp, #12]
 800c416:	1d1a      	adds	r2, r3, #4
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	9203      	str	r2, [sp, #12]
 800c41c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c420:	3402      	adds	r4, #2
 800c422:	9305      	str	r3, [sp, #20]
 800c424:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c4e8 <_svfiprintf_r+0x1f4>
 800c428:	7821      	ldrb	r1, [r4, #0]
 800c42a:	2203      	movs	r2, #3
 800c42c:	4650      	mov	r0, sl
 800c42e:	f7f3 feef 	bl	8000210 <memchr>
 800c432:	b138      	cbz	r0, 800c444 <_svfiprintf_r+0x150>
 800c434:	9b04      	ldr	r3, [sp, #16]
 800c436:	eba0 000a 	sub.w	r0, r0, sl
 800c43a:	2240      	movs	r2, #64	@ 0x40
 800c43c:	4082      	lsls	r2, r0
 800c43e:	4313      	orrs	r3, r2
 800c440:	3401      	adds	r4, #1
 800c442:	9304      	str	r3, [sp, #16]
 800c444:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c448:	4824      	ldr	r0, [pc, #144]	@ (800c4dc <_svfiprintf_r+0x1e8>)
 800c44a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c44e:	2206      	movs	r2, #6
 800c450:	f7f3 fede 	bl	8000210 <memchr>
 800c454:	2800      	cmp	r0, #0
 800c456:	d036      	beq.n	800c4c6 <_svfiprintf_r+0x1d2>
 800c458:	4b21      	ldr	r3, [pc, #132]	@ (800c4e0 <_svfiprintf_r+0x1ec>)
 800c45a:	bb1b      	cbnz	r3, 800c4a4 <_svfiprintf_r+0x1b0>
 800c45c:	9b03      	ldr	r3, [sp, #12]
 800c45e:	3307      	adds	r3, #7
 800c460:	f023 0307 	bic.w	r3, r3, #7
 800c464:	3308      	adds	r3, #8
 800c466:	9303      	str	r3, [sp, #12]
 800c468:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c46a:	4433      	add	r3, r6
 800c46c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c46e:	e76a      	b.n	800c346 <_svfiprintf_r+0x52>
 800c470:	fb0c 3202 	mla	r2, ip, r2, r3
 800c474:	460c      	mov	r4, r1
 800c476:	2001      	movs	r0, #1
 800c478:	e7a8      	b.n	800c3cc <_svfiprintf_r+0xd8>
 800c47a:	2300      	movs	r3, #0
 800c47c:	3401      	adds	r4, #1
 800c47e:	9305      	str	r3, [sp, #20]
 800c480:	4619      	mov	r1, r3
 800c482:	f04f 0c0a 	mov.w	ip, #10
 800c486:	4620      	mov	r0, r4
 800c488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c48c:	3a30      	subs	r2, #48	@ 0x30
 800c48e:	2a09      	cmp	r2, #9
 800c490:	d903      	bls.n	800c49a <_svfiprintf_r+0x1a6>
 800c492:	2b00      	cmp	r3, #0
 800c494:	d0c6      	beq.n	800c424 <_svfiprintf_r+0x130>
 800c496:	9105      	str	r1, [sp, #20]
 800c498:	e7c4      	b.n	800c424 <_svfiprintf_r+0x130>
 800c49a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c49e:	4604      	mov	r4, r0
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	e7f0      	b.n	800c486 <_svfiprintf_r+0x192>
 800c4a4:	ab03      	add	r3, sp, #12
 800c4a6:	9300      	str	r3, [sp, #0]
 800c4a8:	462a      	mov	r2, r5
 800c4aa:	4b0e      	ldr	r3, [pc, #56]	@ (800c4e4 <_svfiprintf_r+0x1f0>)
 800c4ac:	a904      	add	r1, sp, #16
 800c4ae:	4638      	mov	r0, r7
 800c4b0:	f7fc ff08 	bl	80092c4 <_printf_float>
 800c4b4:	1c42      	adds	r2, r0, #1
 800c4b6:	4606      	mov	r6, r0
 800c4b8:	d1d6      	bne.n	800c468 <_svfiprintf_r+0x174>
 800c4ba:	89ab      	ldrh	r3, [r5, #12]
 800c4bc:	065b      	lsls	r3, r3, #25
 800c4be:	f53f af2d 	bmi.w	800c31c <_svfiprintf_r+0x28>
 800c4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4c4:	e72c      	b.n	800c320 <_svfiprintf_r+0x2c>
 800c4c6:	ab03      	add	r3, sp, #12
 800c4c8:	9300      	str	r3, [sp, #0]
 800c4ca:	462a      	mov	r2, r5
 800c4cc:	4b05      	ldr	r3, [pc, #20]	@ (800c4e4 <_svfiprintf_r+0x1f0>)
 800c4ce:	a904      	add	r1, sp, #16
 800c4d0:	4638      	mov	r0, r7
 800c4d2:	f7fd f98f 	bl	80097f4 <_printf_i>
 800c4d6:	e7ed      	b.n	800c4b4 <_svfiprintf_r+0x1c0>
 800c4d8:	0800d291 	.word	0x0800d291
 800c4dc:	0800d29b 	.word	0x0800d29b
 800c4e0:	080092c5 	.word	0x080092c5
 800c4e4:	0800c23f 	.word	0x0800c23f
 800c4e8:	0800d297 	.word	0x0800d297

0800c4ec <__sfputc_r>:
 800c4ec:	6893      	ldr	r3, [r2, #8]
 800c4ee:	3b01      	subs	r3, #1
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	b410      	push	{r4}
 800c4f4:	6093      	str	r3, [r2, #8]
 800c4f6:	da08      	bge.n	800c50a <__sfputc_r+0x1e>
 800c4f8:	6994      	ldr	r4, [r2, #24]
 800c4fa:	42a3      	cmp	r3, r4
 800c4fc:	db01      	blt.n	800c502 <__sfputc_r+0x16>
 800c4fe:	290a      	cmp	r1, #10
 800c500:	d103      	bne.n	800c50a <__sfputc_r+0x1e>
 800c502:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c506:	f000 b9df 	b.w	800c8c8 <__swbuf_r>
 800c50a:	6813      	ldr	r3, [r2, #0]
 800c50c:	1c58      	adds	r0, r3, #1
 800c50e:	6010      	str	r0, [r2, #0]
 800c510:	7019      	strb	r1, [r3, #0]
 800c512:	4608      	mov	r0, r1
 800c514:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c518:	4770      	bx	lr

0800c51a <__sfputs_r>:
 800c51a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51c:	4606      	mov	r6, r0
 800c51e:	460f      	mov	r7, r1
 800c520:	4614      	mov	r4, r2
 800c522:	18d5      	adds	r5, r2, r3
 800c524:	42ac      	cmp	r4, r5
 800c526:	d101      	bne.n	800c52c <__sfputs_r+0x12>
 800c528:	2000      	movs	r0, #0
 800c52a:	e007      	b.n	800c53c <__sfputs_r+0x22>
 800c52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c530:	463a      	mov	r2, r7
 800c532:	4630      	mov	r0, r6
 800c534:	f7ff ffda 	bl	800c4ec <__sfputc_r>
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	d1f3      	bne.n	800c524 <__sfputs_r+0xa>
 800c53c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c540 <_vfiprintf_r>:
 800c540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c544:	460d      	mov	r5, r1
 800c546:	b09d      	sub	sp, #116	@ 0x74
 800c548:	4614      	mov	r4, r2
 800c54a:	4698      	mov	r8, r3
 800c54c:	4606      	mov	r6, r0
 800c54e:	b118      	cbz	r0, 800c558 <_vfiprintf_r+0x18>
 800c550:	6a03      	ldr	r3, [r0, #32]
 800c552:	b90b      	cbnz	r3, 800c558 <_vfiprintf_r+0x18>
 800c554:	f7fd fd0e 	bl	8009f74 <__sinit>
 800c558:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c55a:	07d9      	lsls	r1, r3, #31
 800c55c:	d405      	bmi.n	800c56a <_vfiprintf_r+0x2a>
 800c55e:	89ab      	ldrh	r3, [r5, #12]
 800c560:	059a      	lsls	r2, r3, #22
 800c562:	d402      	bmi.n	800c56a <_vfiprintf_r+0x2a>
 800c564:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c566:	f7fd fe74 	bl	800a252 <__retarget_lock_acquire_recursive>
 800c56a:	89ab      	ldrh	r3, [r5, #12]
 800c56c:	071b      	lsls	r3, r3, #28
 800c56e:	d501      	bpl.n	800c574 <_vfiprintf_r+0x34>
 800c570:	692b      	ldr	r3, [r5, #16]
 800c572:	b99b      	cbnz	r3, 800c59c <_vfiprintf_r+0x5c>
 800c574:	4629      	mov	r1, r5
 800c576:	4630      	mov	r0, r6
 800c578:	f000 f9e4 	bl	800c944 <__swsetup_r>
 800c57c:	b170      	cbz	r0, 800c59c <_vfiprintf_r+0x5c>
 800c57e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c580:	07dc      	lsls	r4, r3, #31
 800c582:	d504      	bpl.n	800c58e <_vfiprintf_r+0x4e>
 800c584:	f04f 30ff 	mov.w	r0, #4294967295
 800c588:	b01d      	add	sp, #116	@ 0x74
 800c58a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58e:	89ab      	ldrh	r3, [r5, #12]
 800c590:	0598      	lsls	r0, r3, #22
 800c592:	d4f7      	bmi.n	800c584 <_vfiprintf_r+0x44>
 800c594:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c596:	f7fd fe5d 	bl	800a254 <__retarget_lock_release_recursive>
 800c59a:	e7f3      	b.n	800c584 <_vfiprintf_r+0x44>
 800c59c:	2300      	movs	r3, #0
 800c59e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5a0:	2320      	movs	r3, #32
 800c5a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5aa:	2330      	movs	r3, #48	@ 0x30
 800c5ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c75c <_vfiprintf_r+0x21c>
 800c5b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5b4:	f04f 0901 	mov.w	r9, #1
 800c5b8:	4623      	mov	r3, r4
 800c5ba:	469a      	mov	sl, r3
 800c5bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5c0:	b10a      	cbz	r2, 800c5c6 <_vfiprintf_r+0x86>
 800c5c2:	2a25      	cmp	r2, #37	@ 0x25
 800c5c4:	d1f9      	bne.n	800c5ba <_vfiprintf_r+0x7a>
 800c5c6:	ebba 0b04 	subs.w	fp, sl, r4
 800c5ca:	d00b      	beq.n	800c5e4 <_vfiprintf_r+0xa4>
 800c5cc:	465b      	mov	r3, fp
 800c5ce:	4622      	mov	r2, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	f7ff ffa1 	bl	800c51a <__sfputs_r>
 800c5d8:	3001      	adds	r0, #1
 800c5da:	f000 80a7 	beq.w	800c72c <_vfiprintf_r+0x1ec>
 800c5de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5e0:	445a      	add	r2, fp
 800c5e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	f000 809f 	beq.w	800c72c <_vfiprintf_r+0x1ec>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c5f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5f8:	f10a 0a01 	add.w	sl, sl, #1
 800c5fc:	9304      	str	r3, [sp, #16]
 800c5fe:	9307      	str	r3, [sp, #28]
 800c600:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c604:	931a      	str	r3, [sp, #104]	@ 0x68
 800c606:	4654      	mov	r4, sl
 800c608:	2205      	movs	r2, #5
 800c60a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c60e:	4853      	ldr	r0, [pc, #332]	@ (800c75c <_vfiprintf_r+0x21c>)
 800c610:	f7f3 fdfe 	bl	8000210 <memchr>
 800c614:	9a04      	ldr	r2, [sp, #16]
 800c616:	b9d8      	cbnz	r0, 800c650 <_vfiprintf_r+0x110>
 800c618:	06d1      	lsls	r1, r2, #27
 800c61a:	bf44      	itt	mi
 800c61c:	2320      	movmi	r3, #32
 800c61e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c622:	0713      	lsls	r3, r2, #28
 800c624:	bf44      	itt	mi
 800c626:	232b      	movmi	r3, #43	@ 0x2b
 800c628:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c62c:	f89a 3000 	ldrb.w	r3, [sl]
 800c630:	2b2a      	cmp	r3, #42	@ 0x2a
 800c632:	d015      	beq.n	800c660 <_vfiprintf_r+0x120>
 800c634:	9a07      	ldr	r2, [sp, #28]
 800c636:	4654      	mov	r4, sl
 800c638:	2000      	movs	r0, #0
 800c63a:	f04f 0c0a 	mov.w	ip, #10
 800c63e:	4621      	mov	r1, r4
 800c640:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c644:	3b30      	subs	r3, #48	@ 0x30
 800c646:	2b09      	cmp	r3, #9
 800c648:	d94b      	bls.n	800c6e2 <_vfiprintf_r+0x1a2>
 800c64a:	b1b0      	cbz	r0, 800c67a <_vfiprintf_r+0x13a>
 800c64c:	9207      	str	r2, [sp, #28]
 800c64e:	e014      	b.n	800c67a <_vfiprintf_r+0x13a>
 800c650:	eba0 0308 	sub.w	r3, r0, r8
 800c654:	fa09 f303 	lsl.w	r3, r9, r3
 800c658:	4313      	orrs	r3, r2
 800c65a:	9304      	str	r3, [sp, #16]
 800c65c:	46a2      	mov	sl, r4
 800c65e:	e7d2      	b.n	800c606 <_vfiprintf_r+0xc6>
 800c660:	9b03      	ldr	r3, [sp, #12]
 800c662:	1d19      	adds	r1, r3, #4
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	9103      	str	r1, [sp, #12]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	bfbb      	ittet	lt
 800c66c:	425b      	neglt	r3, r3
 800c66e:	f042 0202 	orrlt.w	r2, r2, #2
 800c672:	9307      	strge	r3, [sp, #28]
 800c674:	9307      	strlt	r3, [sp, #28]
 800c676:	bfb8      	it	lt
 800c678:	9204      	strlt	r2, [sp, #16]
 800c67a:	7823      	ldrb	r3, [r4, #0]
 800c67c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c67e:	d10a      	bne.n	800c696 <_vfiprintf_r+0x156>
 800c680:	7863      	ldrb	r3, [r4, #1]
 800c682:	2b2a      	cmp	r3, #42	@ 0x2a
 800c684:	d132      	bne.n	800c6ec <_vfiprintf_r+0x1ac>
 800c686:	9b03      	ldr	r3, [sp, #12]
 800c688:	1d1a      	adds	r2, r3, #4
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	9203      	str	r2, [sp, #12]
 800c68e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c692:	3402      	adds	r4, #2
 800c694:	9305      	str	r3, [sp, #20]
 800c696:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c76c <_vfiprintf_r+0x22c>
 800c69a:	7821      	ldrb	r1, [r4, #0]
 800c69c:	2203      	movs	r2, #3
 800c69e:	4650      	mov	r0, sl
 800c6a0:	f7f3 fdb6 	bl	8000210 <memchr>
 800c6a4:	b138      	cbz	r0, 800c6b6 <_vfiprintf_r+0x176>
 800c6a6:	9b04      	ldr	r3, [sp, #16]
 800c6a8:	eba0 000a 	sub.w	r0, r0, sl
 800c6ac:	2240      	movs	r2, #64	@ 0x40
 800c6ae:	4082      	lsls	r2, r0
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	3401      	adds	r4, #1
 800c6b4:	9304      	str	r3, [sp, #16]
 800c6b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6ba:	4829      	ldr	r0, [pc, #164]	@ (800c760 <_vfiprintf_r+0x220>)
 800c6bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6c0:	2206      	movs	r2, #6
 800c6c2:	f7f3 fda5 	bl	8000210 <memchr>
 800c6c6:	2800      	cmp	r0, #0
 800c6c8:	d03f      	beq.n	800c74a <_vfiprintf_r+0x20a>
 800c6ca:	4b26      	ldr	r3, [pc, #152]	@ (800c764 <_vfiprintf_r+0x224>)
 800c6cc:	bb1b      	cbnz	r3, 800c716 <_vfiprintf_r+0x1d6>
 800c6ce:	9b03      	ldr	r3, [sp, #12]
 800c6d0:	3307      	adds	r3, #7
 800c6d2:	f023 0307 	bic.w	r3, r3, #7
 800c6d6:	3308      	adds	r3, #8
 800c6d8:	9303      	str	r3, [sp, #12]
 800c6da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6dc:	443b      	add	r3, r7
 800c6de:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6e0:	e76a      	b.n	800c5b8 <_vfiprintf_r+0x78>
 800c6e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6e6:	460c      	mov	r4, r1
 800c6e8:	2001      	movs	r0, #1
 800c6ea:	e7a8      	b.n	800c63e <_vfiprintf_r+0xfe>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	3401      	adds	r4, #1
 800c6f0:	9305      	str	r3, [sp, #20]
 800c6f2:	4619      	mov	r1, r3
 800c6f4:	f04f 0c0a 	mov.w	ip, #10
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6fe:	3a30      	subs	r2, #48	@ 0x30
 800c700:	2a09      	cmp	r2, #9
 800c702:	d903      	bls.n	800c70c <_vfiprintf_r+0x1cc>
 800c704:	2b00      	cmp	r3, #0
 800c706:	d0c6      	beq.n	800c696 <_vfiprintf_r+0x156>
 800c708:	9105      	str	r1, [sp, #20]
 800c70a:	e7c4      	b.n	800c696 <_vfiprintf_r+0x156>
 800c70c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c710:	4604      	mov	r4, r0
 800c712:	2301      	movs	r3, #1
 800c714:	e7f0      	b.n	800c6f8 <_vfiprintf_r+0x1b8>
 800c716:	ab03      	add	r3, sp, #12
 800c718:	9300      	str	r3, [sp, #0]
 800c71a:	462a      	mov	r2, r5
 800c71c:	4b12      	ldr	r3, [pc, #72]	@ (800c768 <_vfiprintf_r+0x228>)
 800c71e:	a904      	add	r1, sp, #16
 800c720:	4630      	mov	r0, r6
 800c722:	f7fc fdcf 	bl	80092c4 <_printf_float>
 800c726:	4607      	mov	r7, r0
 800c728:	1c78      	adds	r0, r7, #1
 800c72a:	d1d6      	bne.n	800c6da <_vfiprintf_r+0x19a>
 800c72c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c72e:	07d9      	lsls	r1, r3, #31
 800c730:	d405      	bmi.n	800c73e <_vfiprintf_r+0x1fe>
 800c732:	89ab      	ldrh	r3, [r5, #12]
 800c734:	059a      	lsls	r2, r3, #22
 800c736:	d402      	bmi.n	800c73e <_vfiprintf_r+0x1fe>
 800c738:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c73a:	f7fd fd8b 	bl	800a254 <__retarget_lock_release_recursive>
 800c73e:	89ab      	ldrh	r3, [r5, #12]
 800c740:	065b      	lsls	r3, r3, #25
 800c742:	f53f af1f 	bmi.w	800c584 <_vfiprintf_r+0x44>
 800c746:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c748:	e71e      	b.n	800c588 <_vfiprintf_r+0x48>
 800c74a:	ab03      	add	r3, sp, #12
 800c74c:	9300      	str	r3, [sp, #0]
 800c74e:	462a      	mov	r2, r5
 800c750:	4b05      	ldr	r3, [pc, #20]	@ (800c768 <_vfiprintf_r+0x228>)
 800c752:	a904      	add	r1, sp, #16
 800c754:	4630      	mov	r0, r6
 800c756:	f7fd f84d 	bl	80097f4 <_printf_i>
 800c75a:	e7e4      	b.n	800c726 <_vfiprintf_r+0x1e6>
 800c75c:	0800d291 	.word	0x0800d291
 800c760:	0800d29b 	.word	0x0800d29b
 800c764:	080092c5 	.word	0x080092c5
 800c768:	0800c51b 	.word	0x0800c51b
 800c76c:	0800d297 	.word	0x0800d297

0800c770 <__sflush_r>:
 800c770:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c778:	0716      	lsls	r6, r2, #28
 800c77a:	4605      	mov	r5, r0
 800c77c:	460c      	mov	r4, r1
 800c77e:	d454      	bmi.n	800c82a <__sflush_r+0xba>
 800c780:	684b      	ldr	r3, [r1, #4]
 800c782:	2b00      	cmp	r3, #0
 800c784:	dc02      	bgt.n	800c78c <__sflush_r+0x1c>
 800c786:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c788:	2b00      	cmp	r3, #0
 800c78a:	dd48      	ble.n	800c81e <__sflush_r+0xae>
 800c78c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c78e:	2e00      	cmp	r6, #0
 800c790:	d045      	beq.n	800c81e <__sflush_r+0xae>
 800c792:	2300      	movs	r3, #0
 800c794:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c798:	682f      	ldr	r7, [r5, #0]
 800c79a:	6a21      	ldr	r1, [r4, #32]
 800c79c:	602b      	str	r3, [r5, #0]
 800c79e:	d030      	beq.n	800c802 <__sflush_r+0x92>
 800c7a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c7a2:	89a3      	ldrh	r3, [r4, #12]
 800c7a4:	0759      	lsls	r1, r3, #29
 800c7a6:	d505      	bpl.n	800c7b4 <__sflush_r+0x44>
 800c7a8:	6863      	ldr	r3, [r4, #4]
 800c7aa:	1ad2      	subs	r2, r2, r3
 800c7ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c7ae:	b10b      	cbz	r3, 800c7b4 <__sflush_r+0x44>
 800c7b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c7b2:	1ad2      	subs	r2, r2, r3
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7b8:	6a21      	ldr	r1, [r4, #32]
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	47b0      	blx	r6
 800c7be:	1c43      	adds	r3, r0, #1
 800c7c0:	89a3      	ldrh	r3, [r4, #12]
 800c7c2:	d106      	bne.n	800c7d2 <__sflush_r+0x62>
 800c7c4:	6829      	ldr	r1, [r5, #0]
 800c7c6:	291d      	cmp	r1, #29
 800c7c8:	d82b      	bhi.n	800c822 <__sflush_r+0xb2>
 800c7ca:	4a2a      	ldr	r2, [pc, #168]	@ (800c874 <__sflush_r+0x104>)
 800c7cc:	410a      	asrs	r2, r1
 800c7ce:	07d6      	lsls	r6, r2, #31
 800c7d0:	d427      	bmi.n	800c822 <__sflush_r+0xb2>
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	6062      	str	r2, [r4, #4]
 800c7d6:	04d9      	lsls	r1, r3, #19
 800c7d8:	6922      	ldr	r2, [r4, #16]
 800c7da:	6022      	str	r2, [r4, #0]
 800c7dc:	d504      	bpl.n	800c7e8 <__sflush_r+0x78>
 800c7de:	1c42      	adds	r2, r0, #1
 800c7e0:	d101      	bne.n	800c7e6 <__sflush_r+0x76>
 800c7e2:	682b      	ldr	r3, [r5, #0]
 800c7e4:	b903      	cbnz	r3, 800c7e8 <__sflush_r+0x78>
 800c7e6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c7e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c7ea:	602f      	str	r7, [r5, #0]
 800c7ec:	b1b9      	cbz	r1, 800c81e <__sflush_r+0xae>
 800c7ee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7f2:	4299      	cmp	r1, r3
 800c7f4:	d002      	beq.n	800c7fc <__sflush_r+0x8c>
 800c7f6:	4628      	mov	r0, r5
 800c7f8:	f7fe fb9a 	bl	800af30 <_free_r>
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	6363      	str	r3, [r4, #52]	@ 0x34
 800c800:	e00d      	b.n	800c81e <__sflush_r+0xae>
 800c802:	2301      	movs	r3, #1
 800c804:	4628      	mov	r0, r5
 800c806:	47b0      	blx	r6
 800c808:	4602      	mov	r2, r0
 800c80a:	1c50      	adds	r0, r2, #1
 800c80c:	d1c9      	bne.n	800c7a2 <__sflush_r+0x32>
 800c80e:	682b      	ldr	r3, [r5, #0]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d0c6      	beq.n	800c7a2 <__sflush_r+0x32>
 800c814:	2b1d      	cmp	r3, #29
 800c816:	d001      	beq.n	800c81c <__sflush_r+0xac>
 800c818:	2b16      	cmp	r3, #22
 800c81a:	d11e      	bne.n	800c85a <__sflush_r+0xea>
 800c81c:	602f      	str	r7, [r5, #0]
 800c81e:	2000      	movs	r0, #0
 800c820:	e022      	b.n	800c868 <__sflush_r+0xf8>
 800c822:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c826:	b21b      	sxth	r3, r3
 800c828:	e01b      	b.n	800c862 <__sflush_r+0xf2>
 800c82a:	690f      	ldr	r7, [r1, #16]
 800c82c:	2f00      	cmp	r7, #0
 800c82e:	d0f6      	beq.n	800c81e <__sflush_r+0xae>
 800c830:	0793      	lsls	r3, r2, #30
 800c832:	680e      	ldr	r6, [r1, #0]
 800c834:	bf08      	it	eq
 800c836:	694b      	ldreq	r3, [r1, #20]
 800c838:	600f      	str	r7, [r1, #0]
 800c83a:	bf18      	it	ne
 800c83c:	2300      	movne	r3, #0
 800c83e:	eba6 0807 	sub.w	r8, r6, r7
 800c842:	608b      	str	r3, [r1, #8]
 800c844:	f1b8 0f00 	cmp.w	r8, #0
 800c848:	dde9      	ble.n	800c81e <__sflush_r+0xae>
 800c84a:	6a21      	ldr	r1, [r4, #32]
 800c84c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c84e:	4643      	mov	r3, r8
 800c850:	463a      	mov	r2, r7
 800c852:	4628      	mov	r0, r5
 800c854:	47b0      	blx	r6
 800c856:	2800      	cmp	r0, #0
 800c858:	dc08      	bgt.n	800c86c <__sflush_r+0xfc>
 800c85a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c85e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c862:	81a3      	strh	r3, [r4, #12]
 800c864:	f04f 30ff 	mov.w	r0, #4294967295
 800c868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c86c:	4407      	add	r7, r0
 800c86e:	eba8 0800 	sub.w	r8, r8, r0
 800c872:	e7e7      	b.n	800c844 <__sflush_r+0xd4>
 800c874:	dfbffffe 	.word	0xdfbffffe

0800c878 <_fflush_r>:
 800c878:	b538      	push	{r3, r4, r5, lr}
 800c87a:	690b      	ldr	r3, [r1, #16]
 800c87c:	4605      	mov	r5, r0
 800c87e:	460c      	mov	r4, r1
 800c880:	b913      	cbnz	r3, 800c888 <_fflush_r+0x10>
 800c882:	2500      	movs	r5, #0
 800c884:	4628      	mov	r0, r5
 800c886:	bd38      	pop	{r3, r4, r5, pc}
 800c888:	b118      	cbz	r0, 800c892 <_fflush_r+0x1a>
 800c88a:	6a03      	ldr	r3, [r0, #32]
 800c88c:	b90b      	cbnz	r3, 800c892 <_fflush_r+0x1a>
 800c88e:	f7fd fb71 	bl	8009f74 <__sinit>
 800c892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d0f3      	beq.n	800c882 <_fflush_r+0xa>
 800c89a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c89c:	07d0      	lsls	r0, r2, #31
 800c89e:	d404      	bmi.n	800c8aa <_fflush_r+0x32>
 800c8a0:	0599      	lsls	r1, r3, #22
 800c8a2:	d402      	bmi.n	800c8aa <_fflush_r+0x32>
 800c8a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8a6:	f7fd fcd4 	bl	800a252 <__retarget_lock_acquire_recursive>
 800c8aa:	4628      	mov	r0, r5
 800c8ac:	4621      	mov	r1, r4
 800c8ae:	f7ff ff5f 	bl	800c770 <__sflush_r>
 800c8b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8b4:	07da      	lsls	r2, r3, #31
 800c8b6:	4605      	mov	r5, r0
 800c8b8:	d4e4      	bmi.n	800c884 <_fflush_r+0xc>
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	059b      	lsls	r3, r3, #22
 800c8be:	d4e1      	bmi.n	800c884 <_fflush_r+0xc>
 800c8c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8c2:	f7fd fcc7 	bl	800a254 <__retarget_lock_release_recursive>
 800c8c6:	e7dd      	b.n	800c884 <_fflush_r+0xc>

0800c8c8 <__swbuf_r>:
 800c8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ca:	460e      	mov	r6, r1
 800c8cc:	4614      	mov	r4, r2
 800c8ce:	4605      	mov	r5, r0
 800c8d0:	b118      	cbz	r0, 800c8da <__swbuf_r+0x12>
 800c8d2:	6a03      	ldr	r3, [r0, #32]
 800c8d4:	b90b      	cbnz	r3, 800c8da <__swbuf_r+0x12>
 800c8d6:	f7fd fb4d 	bl	8009f74 <__sinit>
 800c8da:	69a3      	ldr	r3, [r4, #24]
 800c8dc:	60a3      	str	r3, [r4, #8]
 800c8de:	89a3      	ldrh	r3, [r4, #12]
 800c8e0:	071a      	lsls	r2, r3, #28
 800c8e2:	d501      	bpl.n	800c8e8 <__swbuf_r+0x20>
 800c8e4:	6923      	ldr	r3, [r4, #16]
 800c8e6:	b943      	cbnz	r3, 800c8fa <__swbuf_r+0x32>
 800c8e8:	4621      	mov	r1, r4
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	f000 f82a 	bl	800c944 <__swsetup_r>
 800c8f0:	b118      	cbz	r0, 800c8fa <__swbuf_r+0x32>
 800c8f2:	f04f 37ff 	mov.w	r7, #4294967295
 800c8f6:	4638      	mov	r0, r7
 800c8f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8fa:	6823      	ldr	r3, [r4, #0]
 800c8fc:	6922      	ldr	r2, [r4, #16]
 800c8fe:	1a98      	subs	r0, r3, r2
 800c900:	6963      	ldr	r3, [r4, #20]
 800c902:	b2f6      	uxtb	r6, r6
 800c904:	4283      	cmp	r3, r0
 800c906:	4637      	mov	r7, r6
 800c908:	dc05      	bgt.n	800c916 <__swbuf_r+0x4e>
 800c90a:	4621      	mov	r1, r4
 800c90c:	4628      	mov	r0, r5
 800c90e:	f7ff ffb3 	bl	800c878 <_fflush_r>
 800c912:	2800      	cmp	r0, #0
 800c914:	d1ed      	bne.n	800c8f2 <__swbuf_r+0x2a>
 800c916:	68a3      	ldr	r3, [r4, #8]
 800c918:	3b01      	subs	r3, #1
 800c91a:	60a3      	str	r3, [r4, #8]
 800c91c:	6823      	ldr	r3, [r4, #0]
 800c91e:	1c5a      	adds	r2, r3, #1
 800c920:	6022      	str	r2, [r4, #0]
 800c922:	701e      	strb	r6, [r3, #0]
 800c924:	6962      	ldr	r2, [r4, #20]
 800c926:	1c43      	adds	r3, r0, #1
 800c928:	429a      	cmp	r2, r3
 800c92a:	d004      	beq.n	800c936 <__swbuf_r+0x6e>
 800c92c:	89a3      	ldrh	r3, [r4, #12]
 800c92e:	07db      	lsls	r3, r3, #31
 800c930:	d5e1      	bpl.n	800c8f6 <__swbuf_r+0x2e>
 800c932:	2e0a      	cmp	r6, #10
 800c934:	d1df      	bne.n	800c8f6 <__swbuf_r+0x2e>
 800c936:	4621      	mov	r1, r4
 800c938:	4628      	mov	r0, r5
 800c93a:	f7ff ff9d 	bl	800c878 <_fflush_r>
 800c93e:	2800      	cmp	r0, #0
 800c940:	d0d9      	beq.n	800c8f6 <__swbuf_r+0x2e>
 800c942:	e7d6      	b.n	800c8f2 <__swbuf_r+0x2a>

0800c944 <__swsetup_r>:
 800c944:	b538      	push	{r3, r4, r5, lr}
 800c946:	4b29      	ldr	r3, [pc, #164]	@ (800c9ec <__swsetup_r+0xa8>)
 800c948:	4605      	mov	r5, r0
 800c94a:	6818      	ldr	r0, [r3, #0]
 800c94c:	460c      	mov	r4, r1
 800c94e:	b118      	cbz	r0, 800c958 <__swsetup_r+0x14>
 800c950:	6a03      	ldr	r3, [r0, #32]
 800c952:	b90b      	cbnz	r3, 800c958 <__swsetup_r+0x14>
 800c954:	f7fd fb0e 	bl	8009f74 <__sinit>
 800c958:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c95c:	0719      	lsls	r1, r3, #28
 800c95e:	d422      	bmi.n	800c9a6 <__swsetup_r+0x62>
 800c960:	06da      	lsls	r2, r3, #27
 800c962:	d407      	bmi.n	800c974 <__swsetup_r+0x30>
 800c964:	2209      	movs	r2, #9
 800c966:	602a      	str	r2, [r5, #0]
 800c968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c96c:	81a3      	strh	r3, [r4, #12]
 800c96e:	f04f 30ff 	mov.w	r0, #4294967295
 800c972:	e033      	b.n	800c9dc <__swsetup_r+0x98>
 800c974:	0758      	lsls	r0, r3, #29
 800c976:	d512      	bpl.n	800c99e <__swsetup_r+0x5a>
 800c978:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c97a:	b141      	cbz	r1, 800c98e <__swsetup_r+0x4a>
 800c97c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c980:	4299      	cmp	r1, r3
 800c982:	d002      	beq.n	800c98a <__swsetup_r+0x46>
 800c984:	4628      	mov	r0, r5
 800c986:	f7fe fad3 	bl	800af30 <_free_r>
 800c98a:	2300      	movs	r3, #0
 800c98c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c98e:	89a3      	ldrh	r3, [r4, #12]
 800c990:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c994:	81a3      	strh	r3, [r4, #12]
 800c996:	2300      	movs	r3, #0
 800c998:	6063      	str	r3, [r4, #4]
 800c99a:	6923      	ldr	r3, [r4, #16]
 800c99c:	6023      	str	r3, [r4, #0]
 800c99e:	89a3      	ldrh	r3, [r4, #12]
 800c9a0:	f043 0308 	orr.w	r3, r3, #8
 800c9a4:	81a3      	strh	r3, [r4, #12]
 800c9a6:	6923      	ldr	r3, [r4, #16]
 800c9a8:	b94b      	cbnz	r3, 800c9be <__swsetup_r+0x7a>
 800c9aa:	89a3      	ldrh	r3, [r4, #12]
 800c9ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c9b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c9b4:	d003      	beq.n	800c9be <__swsetup_r+0x7a>
 800c9b6:	4621      	mov	r1, r4
 800c9b8:	4628      	mov	r0, r5
 800c9ba:	f000 f8db 	bl	800cb74 <__smakebuf_r>
 800c9be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9c2:	f013 0201 	ands.w	r2, r3, #1
 800c9c6:	d00a      	beq.n	800c9de <__swsetup_r+0x9a>
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	60a2      	str	r2, [r4, #8]
 800c9cc:	6962      	ldr	r2, [r4, #20]
 800c9ce:	4252      	negs	r2, r2
 800c9d0:	61a2      	str	r2, [r4, #24]
 800c9d2:	6922      	ldr	r2, [r4, #16]
 800c9d4:	b942      	cbnz	r2, 800c9e8 <__swsetup_r+0xa4>
 800c9d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c9da:	d1c5      	bne.n	800c968 <__swsetup_r+0x24>
 800c9dc:	bd38      	pop	{r3, r4, r5, pc}
 800c9de:	0799      	lsls	r1, r3, #30
 800c9e0:	bf58      	it	pl
 800c9e2:	6962      	ldrpl	r2, [r4, #20]
 800c9e4:	60a2      	str	r2, [r4, #8]
 800c9e6:	e7f4      	b.n	800c9d2 <__swsetup_r+0x8e>
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	e7f7      	b.n	800c9dc <__swsetup_r+0x98>
 800c9ec:	20000210 	.word	0x20000210

0800c9f0 <memmove>:
 800c9f0:	4288      	cmp	r0, r1
 800c9f2:	b510      	push	{r4, lr}
 800c9f4:	eb01 0402 	add.w	r4, r1, r2
 800c9f8:	d902      	bls.n	800ca00 <memmove+0x10>
 800c9fa:	4284      	cmp	r4, r0
 800c9fc:	4623      	mov	r3, r4
 800c9fe:	d807      	bhi.n	800ca10 <memmove+0x20>
 800ca00:	1e43      	subs	r3, r0, #1
 800ca02:	42a1      	cmp	r1, r4
 800ca04:	d008      	beq.n	800ca18 <memmove+0x28>
 800ca06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca0e:	e7f8      	b.n	800ca02 <memmove+0x12>
 800ca10:	4402      	add	r2, r0
 800ca12:	4601      	mov	r1, r0
 800ca14:	428a      	cmp	r2, r1
 800ca16:	d100      	bne.n	800ca1a <memmove+0x2a>
 800ca18:	bd10      	pop	{r4, pc}
 800ca1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca22:	e7f7      	b.n	800ca14 <memmove+0x24>

0800ca24 <_sbrk_r>:
 800ca24:	b538      	push	{r3, r4, r5, lr}
 800ca26:	4d06      	ldr	r5, [pc, #24]	@ (800ca40 <_sbrk_r+0x1c>)
 800ca28:	2300      	movs	r3, #0
 800ca2a:	4604      	mov	r4, r0
 800ca2c:	4608      	mov	r0, r1
 800ca2e:	602b      	str	r3, [r5, #0]
 800ca30:	f7f6 fb14 	bl	800305c <_sbrk>
 800ca34:	1c43      	adds	r3, r0, #1
 800ca36:	d102      	bne.n	800ca3e <_sbrk_r+0x1a>
 800ca38:	682b      	ldr	r3, [r5, #0]
 800ca3a:	b103      	cbz	r3, 800ca3e <_sbrk_r+0x1a>
 800ca3c:	6023      	str	r3, [r4, #0]
 800ca3e:	bd38      	pop	{r3, r4, r5, pc}
 800ca40:	20000634 	.word	0x20000634

0800ca44 <__assert_func>:
 800ca44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca46:	4614      	mov	r4, r2
 800ca48:	461a      	mov	r2, r3
 800ca4a:	4b09      	ldr	r3, [pc, #36]	@ (800ca70 <__assert_func+0x2c>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4605      	mov	r5, r0
 800ca50:	68d8      	ldr	r0, [r3, #12]
 800ca52:	b954      	cbnz	r4, 800ca6a <__assert_func+0x26>
 800ca54:	4b07      	ldr	r3, [pc, #28]	@ (800ca74 <__assert_func+0x30>)
 800ca56:	461c      	mov	r4, r3
 800ca58:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca5c:	9100      	str	r1, [sp, #0]
 800ca5e:	462b      	mov	r3, r5
 800ca60:	4905      	ldr	r1, [pc, #20]	@ (800ca78 <__assert_func+0x34>)
 800ca62:	f000 f84f 	bl	800cb04 <fiprintf>
 800ca66:	f000 f8e3 	bl	800cc30 <abort>
 800ca6a:	4b04      	ldr	r3, [pc, #16]	@ (800ca7c <__assert_func+0x38>)
 800ca6c:	e7f4      	b.n	800ca58 <__assert_func+0x14>
 800ca6e:	bf00      	nop
 800ca70:	20000210 	.word	0x20000210
 800ca74:	0800d2dd 	.word	0x0800d2dd
 800ca78:	0800d2af 	.word	0x0800d2af
 800ca7c:	0800d2a2 	.word	0x0800d2a2

0800ca80 <_calloc_r>:
 800ca80:	b570      	push	{r4, r5, r6, lr}
 800ca82:	fba1 5402 	umull	r5, r4, r1, r2
 800ca86:	b93c      	cbnz	r4, 800ca98 <_calloc_r+0x18>
 800ca88:	4629      	mov	r1, r5
 800ca8a:	f7fe fdff 	bl	800b68c <_malloc_r>
 800ca8e:	4606      	mov	r6, r0
 800ca90:	b928      	cbnz	r0, 800ca9e <_calloc_r+0x1e>
 800ca92:	2600      	movs	r6, #0
 800ca94:	4630      	mov	r0, r6
 800ca96:	bd70      	pop	{r4, r5, r6, pc}
 800ca98:	220c      	movs	r2, #12
 800ca9a:	6002      	str	r2, [r0, #0]
 800ca9c:	e7f9      	b.n	800ca92 <_calloc_r+0x12>
 800ca9e:	462a      	mov	r2, r5
 800caa0:	4621      	mov	r1, r4
 800caa2:	f7fd fb46 	bl	800a132 <memset>
 800caa6:	e7f5      	b.n	800ca94 <_calloc_r+0x14>

0800caa8 <_realloc_r>:
 800caa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800caac:	4680      	mov	r8, r0
 800caae:	4615      	mov	r5, r2
 800cab0:	460c      	mov	r4, r1
 800cab2:	b921      	cbnz	r1, 800cabe <_realloc_r+0x16>
 800cab4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cab8:	4611      	mov	r1, r2
 800caba:	f7fe bde7 	b.w	800b68c <_malloc_r>
 800cabe:	b92a      	cbnz	r2, 800cacc <_realloc_r+0x24>
 800cac0:	f7fe fa36 	bl	800af30 <_free_r>
 800cac4:	2400      	movs	r4, #0
 800cac6:	4620      	mov	r0, r4
 800cac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cacc:	f000 f8b7 	bl	800cc3e <_malloc_usable_size_r>
 800cad0:	4285      	cmp	r5, r0
 800cad2:	4606      	mov	r6, r0
 800cad4:	d802      	bhi.n	800cadc <_realloc_r+0x34>
 800cad6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800cada:	d8f4      	bhi.n	800cac6 <_realloc_r+0x1e>
 800cadc:	4629      	mov	r1, r5
 800cade:	4640      	mov	r0, r8
 800cae0:	f7fe fdd4 	bl	800b68c <_malloc_r>
 800cae4:	4607      	mov	r7, r0
 800cae6:	2800      	cmp	r0, #0
 800cae8:	d0ec      	beq.n	800cac4 <_realloc_r+0x1c>
 800caea:	42b5      	cmp	r5, r6
 800caec:	462a      	mov	r2, r5
 800caee:	4621      	mov	r1, r4
 800caf0:	bf28      	it	cs
 800caf2:	4632      	movcs	r2, r6
 800caf4:	f7fd fbaf 	bl	800a256 <memcpy>
 800caf8:	4621      	mov	r1, r4
 800cafa:	4640      	mov	r0, r8
 800cafc:	f7fe fa18 	bl	800af30 <_free_r>
 800cb00:	463c      	mov	r4, r7
 800cb02:	e7e0      	b.n	800cac6 <_realloc_r+0x1e>

0800cb04 <fiprintf>:
 800cb04:	b40e      	push	{r1, r2, r3}
 800cb06:	b503      	push	{r0, r1, lr}
 800cb08:	4601      	mov	r1, r0
 800cb0a:	ab03      	add	r3, sp, #12
 800cb0c:	4805      	ldr	r0, [pc, #20]	@ (800cb24 <fiprintf+0x20>)
 800cb0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb12:	6800      	ldr	r0, [r0, #0]
 800cb14:	9301      	str	r3, [sp, #4]
 800cb16:	f7ff fd13 	bl	800c540 <_vfiprintf_r>
 800cb1a:	b002      	add	sp, #8
 800cb1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb20:	b003      	add	sp, #12
 800cb22:	4770      	bx	lr
 800cb24:	20000210 	.word	0x20000210

0800cb28 <__swhatbuf_r>:
 800cb28:	b570      	push	{r4, r5, r6, lr}
 800cb2a:	460c      	mov	r4, r1
 800cb2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb30:	2900      	cmp	r1, #0
 800cb32:	b096      	sub	sp, #88	@ 0x58
 800cb34:	4615      	mov	r5, r2
 800cb36:	461e      	mov	r6, r3
 800cb38:	da0d      	bge.n	800cb56 <__swhatbuf_r+0x2e>
 800cb3a:	89a3      	ldrh	r3, [r4, #12]
 800cb3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb40:	f04f 0100 	mov.w	r1, #0
 800cb44:	bf14      	ite	ne
 800cb46:	2340      	movne	r3, #64	@ 0x40
 800cb48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb4c:	2000      	movs	r0, #0
 800cb4e:	6031      	str	r1, [r6, #0]
 800cb50:	602b      	str	r3, [r5, #0]
 800cb52:	b016      	add	sp, #88	@ 0x58
 800cb54:	bd70      	pop	{r4, r5, r6, pc}
 800cb56:	466a      	mov	r2, sp
 800cb58:	f000 f848 	bl	800cbec <_fstat_r>
 800cb5c:	2800      	cmp	r0, #0
 800cb5e:	dbec      	blt.n	800cb3a <__swhatbuf_r+0x12>
 800cb60:	9901      	ldr	r1, [sp, #4]
 800cb62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb6a:	4259      	negs	r1, r3
 800cb6c:	4159      	adcs	r1, r3
 800cb6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb72:	e7eb      	b.n	800cb4c <__swhatbuf_r+0x24>

0800cb74 <__smakebuf_r>:
 800cb74:	898b      	ldrh	r3, [r1, #12]
 800cb76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb78:	079d      	lsls	r5, r3, #30
 800cb7a:	4606      	mov	r6, r0
 800cb7c:	460c      	mov	r4, r1
 800cb7e:	d507      	bpl.n	800cb90 <__smakebuf_r+0x1c>
 800cb80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb84:	6023      	str	r3, [r4, #0]
 800cb86:	6123      	str	r3, [r4, #16]
 800cb88:	2301      	movs	r3, #1
 800cb8a:	6163      	str	r3, [r4, #20]
 800cb8c:	b003      	add	sp, #12
 800cb8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb90:	ab01      	add	r3, sp, #4
 800cb92:	466a      	mov	r2, sp
 800cb94:	f7ff ffc8 	bl	800cb28 <__swhatbuf_r>
 800cb98:	9f00      	ldr	r7, [sp, #0]
 800cb9a:	4605      	mov	r5, r0
 800cb9c:	4639      	mov	r1, r7
 800cb9e:	4630      	mov	r0, r6
 800cba0:	f7fe fd74 	bl	800b68c <_malloc_r>
 800cba4:	b948      	cbnz	r0, 800cbba <__smakebuf_r+0x46>
 800cba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbaa:	059a      	lsls	r2, r3, #22
 800cbac:	d4ee      	bmi.n	800cb8c <__smakebuf_r+0x18>
 800cbae:	f023 0303 	bic.w	r3, r3, #3
 800cbb2:	f043 0302 	orr.w	r3, r3, #2
 800cbb6:	81a3      	strh	r3, [r4, #12]
 800cbb8:	e7e2      	b.n	800cb80 <__smakebuf_r+0xc>
 800cbba:	89a3      	ldrh	r3, [r4, #12]
 800cbbc:	6020      	str	r0, [r4, #0]
 800cbbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbc2:	81a3      	strh	r3, [r4, #12]
 800cbc4:	9b01      	ldr	r3, [sp, #4]
 800cbc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cbca:	b15b      	cbz	r3, 800cbe4 <__smakebuf_r+0x70>
 800cbcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	f000 f81d 	bl	800cc10 <_isatty_r>
 800cbd6:	b128      	cbz	r0, 800cbe4 <__smakebuf_r+0x70>
 800cbd8:	89a3      	ldrh	r3, [r4, #12]
 800cbda:	f023 0303 	bic.w	r3, r3, #3
 800cbde:	f043 0301 	orr.w	r3, r3, #1
 800cbe2:	81a3      	strh	r3, [r4, #12]
 800cbe4:	89a3      	ldrh	r3, [r4, #12]
 800cbe6:	431d      	orrs	r5, r3
 800cbe8:	81a5      	strh	r5, [r4, #12]
 800cbea:	e7cf      	b.n	800cb8c <__smakebuf_r+0x18>

0800cbec <_fstat_r>:
 800cbec:	b538      	push	{r3, r4, r5, lr}
 800cbee:	4d07      	ldr	r5, [pc, #28]	@ (800cc0c <_fstat_r+0x20>)
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	4608      	mov	r0, r1
 800cbf6:	4611      	mov	r1, r2
 800cbf8:	602b      	str	r3, [r5, #0]
 800cbfa:	f7f6 fa07 	bl	800300c <_fstat>
 800cbfe:	1c43      	adds	r3, r0, #1
 800cc00:	d102      	bne.n	800cc08 <_fstat_r+0x1c>
 800cc02:	682b      	ldr	r3, [r5, #0]
 800cc04:	b103      	cbz	r3, 800cc08 <_fstat_r+0x1c>
 800cc06:	6023      	str	r3, [r4, #0]
 800cc08:	bd38      	pop	{r3, r4, r5, pc}
 800cc0a:	bf00      	nop
 800cc0c:	20000634 	.word	0x20000634

0800cc10 <_isatty_r>:
 800cc10:	b538      	push	{r3, r4, r5, lr}
 800cc12:	4d06      	ldr	r5, [pc, #24]	@ (800cc2c <_isatty_r+0x1c>)
 800cc14:	2300      	movs	r3, #0
 800cc16:	4604      	mov	r4, r0
 800cc18:	4608      	mov	r0, r1
 800cc1a:	602b      	str	r3, [r5, #0]
 800cc1c:	f7f6 fa06 	bl	800302c <_isatty>
 800cc20:	1c43      	adds	r3, r0, #1
 800cc22:	d102      	bne.n	800cc2a <_isatty_r+0x1a>
 800cc24:	682b      	ldr	r3, [r5, #0]
 800cc26:	b103      	cbz	r3, 800cc2a <_isatty_r+0x1a>
 800cc28:	6023      	str	r3, [r4, #0]
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}
 800cc2c:	20000634 	.word	0x20000634

0800cc30 <abort>:
 800cc30:	b508      	push	{r3, lr}
 800cc32:	2006      	movs	r0, #6
 800cc34:	f000 f834 	bl	800cca0 <raise>
 800cc38:	2001      	movs	r0, #1
 800cc3a:	f7f6 f9b3 	bl	8002fa4 <_exit>

0800cc3e <_malloc_usable_size_r>:
 800cc3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc42:	1f18      	subs	r0, r3, #4
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	bfbc      	itt	lt
 800cc48:	580b      	ldrlt	r3, [r1, r0]
 800cc4a:	18c0      	addlt	r0, r0, r3
 800cc4c:	4770      	bx	lr

0800cc4e <_raise_r>:
 800cc4e:	291f      	cmp	r1, #31
 800cc50:	b538      	push	{r3, r4, r5, lr}
 800cc52:	4605      	mov	r5, r0
 800cc54:	460c      	mov	r4, r1
 800cc56:	d904      	bls.n	800cc62 <_raise_r+0x14>
 800cc58:	2316      	movs	r3, #22
 800cc5a:	6003      	str	r3, [r0, #0]
 800cc5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc60:	bd38      	pop	{r3, r4, r5, pc}
 800cc62:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cc64:	b112      	cbz	r2, 800cc6c <_raise_r+0x1e>
 800cc66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc6a:	b94b      	cbnz	r3, 800cc80 <_raise_r+0x32>
 800cc6c:	4628      	mov	r0, r5
 800cc6e:	f000 f831 	bl	800ccd4 <_getpid_r>
 800cc72:	4622      	mov	r2, r4
 800cc74:	4601      	mov	r1, r0
 800cc76:	4628      	mov	r0, r5
 800cc78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc7c:	f000 b818 	b.w	800ccb0 <_kill_r>
 800cc80:	2b01      	cmp	r3, #1
 800cc82:	d00a      	beq.n	800cc9a <_raise_r+0x4c>
 800cc84:	1c59      	adds	r1, r3, #1
 800cc86:	d103      	bne.n	800cc90 <_raise_r+0x42>
 800cc88:	2316      	movs	r3, #22
 800cc8a:	6003      	str	r3, [r0, #0]
 800cc8c:	2001      	movs	r0, #1
 800cc8e:	e7e7      	b.n	800cc60 <_raise_r+0x12>
 800cc90:	2100      	movs	r1, #0
 800cc92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cc96:	4620      	mov	r0, r4
 800cc98:	4798      	blx	r3
 800cc9a:	2000      	movs	r0, #0
 800cc9c:	e7e0      	b.n	800cc60 <_raise_r+0x12>
	...

0800cca0 <raise>:
 800cca0:	4b02      	ldr	r3, [pc, #8]	@ (800ccac <raise+0xc>)
 800cca2:	4601      	mov	r1, r0
 800cca4:	6818      	ldr	r0, [r3, #0]
 800cca6:	f7ff bfd2 	b.w	800cc4e <_raise_r>
 800ccaa:	bf00      	nop
 800ccac:	20000210 	.word	0x20000210

0800ccb0 <_kill_r>:
 800ccb0:	b538      	push	{r3, r4, r5, lr}
 800ccb2:	4d07      	ldr	r5, [pc, #28]	@ (800ccd0 <_kill_r+0x20>)
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	4604      	mov	r4, r0
 800ccb8:	4608      	mov	r0, r1
 800ccba:	4611      	mov	r1, r2
 800ccbc:	602b      	str	r3, [r5, #0]
 800ccbe:	f7f6 f961 	bl	8002f84 <_kill>
 800ccc2:	1c43      	adds	r3, r0, #1
 800ccc4:	d102      	bne.n	800cccc <_kill_r+0x1c>
 800ccc6:	682b      	ldr	r3, [r5, #0]
 800ccc8:	b103      	cbz	r3, 800cccc <_kill_r+0x1c>
 800ccca:	6023      	str	r3, [r4, #0]
 800cccc:	bd38      	pop	{r3, r4, r5, pc}
 800ccce:	bf00      	nop
 800ccd0:	20000634 	.word	0x20000634

0800ccd4 <_getpid_r>:
 800ccd4:	f7f6 b94e 	b.w	8002f74 <_getpid>

0800ccd8 <fmaxf>:
 800ccd8:	b508      	push	{r3, lr}
 800ccda:	ed2d 8b02 	vpush	{d8}
 800ccde:	eeb0 8a40 	vmov.f32	s16, s0
 800cce2:	eef0 8a60 	vmov.f32	s17, s1
 800cce6:	f000 f831 	bl	800cd4c <__fpclassifyf>
 800ccea:	b930      	cbnz	r0, 800ccfa <fmaxf+0x22>
 800ccec:	eeb0 8a68 	vmov.f32	s16, s17
 800ccf0:	eeb0 0a48 	vmov.f32	s0, s16
 800ccf4:	ecbd 8b02 	vpop	{d8}
 800ccf8:	bd08      	pop	{r3, pc}
 800ccfa:	eeb0 0a68 	vmov.f32	s0, s17
 800ccfe:	f000 f825 	bl	800cd4c <__fpclassifyf>
 800cd02:	2800      	cmp	r0, #0
 800cd04:	d0f4      	beq.n	800ccf0 <fmaxf+0x18>
 800cd06:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd0e:	dded      	ble.n	800ccec <fmaxf+0x14>
 800cd10:	e7ee      	b.n	800ccf0 <fmaxf+0x18>

0800cd12 <fminf>:
 800cd12:	b508      	push	{r3, lr}
 800cd14:	ed2d 8b02 	vpush	{d8}
 800cd18:	eeb0 8a40 	vmov.f32	s16, s0
 800cd1c:	eef0 8a60 	vmov.f32	s17, s1
 800cd20:	f000 f814 	bl	800cd4c <__fpclassifyf>
 800cd24:	b930      	cbnz	r0, 800cd34 <fminf+0x22>
 800cd26:	eeb0 8a68 	vmov.f32	s16, s17
 800cd2a:	eeb0 0a48 	vmov.f32	s0, s16
 800cd2e:	ecbd 8b02 	vpop	{d8}
 800cd32:	bd08      	pop	{r3, pc}
 800cd34:	eeb0 0a68 	vmov.f32	s0, s17
 800cd38:	f000 f808 	bl	800cd4c <__fpclassifyf>
 800cd3c:	2800      	cmp	r0, #0
 800cd3e:	d0f4      	beq.n	800cd2a <fminf+0x18>
 800cd40:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800cd44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd48:	d5ed      	bpl.n	800cd26 <fminf+0x14>
 800cd4a:	e7ee      	b.n	800cd2a <fminf+0x18>

0800cd4c <__fpclassifyf>:
 800cd4c:	ee10 3a10 	vmov	r3, s0
 800cd50:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800cd54:	d00d      	beq.n	800cd72 <__fpclassifyf+0x26>
 800cd56:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800cd5a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800cd5e:	d30a      	bcc.n	800cd76 <__fpclassifyf+0x2a>
 800cd60:	4b07      	ldr	r3, [pc, #28]	@ (800cd80 <__fpclassifyf+0x34>)
 800cd62:	1e42      	subs	r2, r0, #1
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d908      	bls.n	800cd7a <__fpclassifyf+0x2e>
 800cd68:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800cd6c:	4258      	negs	r0, r3
 800cd6e:	4158      	adcs	r0, r3
 800cd70:	4770      	bx	lr
 800cd72:	2002      	movs	r0, #2
 800cd74:	4770      	bx	lr
 800cd76:	2004      	movs	r0, #4
 800cd78:	4770      	bx	lr
 800cd7a:	2003      	movs	r0, #3
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	007ffffe 	.word	0x007ffffe

0800cd84 <_init>:
 800cd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd86:	bf00      	nop
 800cd88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd8a:	bc08      	pop	{r3}
 800cd8c:	469e      	mov	lr, r3
 800cd8e:	4770      	bx	lr

0800cd90 <_fini>:
 800cd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd92:	bf00      	nop
 800cd94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd96:	bc08      	pop	{r3}
 800cd98:	469e      	mov	lr, r3
 800cd9a:	4770      	bx	lr
