
raspbian-preinstalled/ptx:     file format elf32-littlearm


Disassembly of section .init:

000110f0 <.init>:
   110f0:	push	{r3, lr}
   110f4:	bl	13a6c <ftello64@plt+0x25d8>
   110f8:	pop	{r3, pc}

Disassembly of section .plt:

000110fc <calloc@plt-0x14>:
   110fc:	push	{lr}		; (str lr, [sp, #-4]!)
   11100:	ldr	lr, [pc, #4]	; 1110c <calloc@plt-0x4>
   11104:	add	lr, pc, lr
   11108:	ldr	pc, [lr, #8]!
   1110c:	strdeq	ip, [r1], -r4

00011110 <calloc@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #28, 20	; 0x1c000
   11118:	ldr	pc, [ip, #3828]!	; 0xef4

0001111c <fputs_unlocked@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #28, 20	; 0x1c000
   11124:	ldr	pc, [ip, #3820]!	; 0xeec

00011128 <raise@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #28, 20	; 0x1c000
   11130:	ldr	pc, [ip, #3812]!	; 0xee4

00011134 <iconv_close@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #28, 20	; 0x1c000
   1113c:	ldr	pc, [ip, #3804]!	; 0xedc

00011140 <iconv@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #28, 20	; 0x1c000
   11148:	ldr	pc, [ip, #3796]!	; 0xed4

0001114c <strcmp@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #28, 20	; 0x1c000
   11154:	ldr	pc, [ip, #3788]!	; 0xecc

00011158 <fflush@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #28, 20	; 0x1c000
   11160:	ldr	pc, [ip, #3780]!	; 0xec4

00011164 <wcwidth@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #28, 20	; 0x1c000
   1116c:	ldr	pc, [ip, #3772]!	; 0xebc

00011170 <memmove@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #28, 20	; 0x1c000
   11178:	ldr	pc, [ip, #3764]!	; 0xeb4

0001117c <free@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #28, 20	; 0x1c000
   11184:	ldr	pc, [ip, #3756]!	; 0xeac

00011188 <ferror@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #28, 20	; 0x1c000
   11190:	ldr	pc, [ip, #3748]!	; 0xea4

00011194 <_exit@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #28, 20	; 0x1c000
   1119c:	ldr	pc, [ip, #3740]!	; 0xe9c

000111a0 <memcpy@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #28, 20	; 0x1c000
   111a8:	ldr	pc, [ip, #3732]!	; 0xe94

000111ac <mbsinit@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #28, 20	; 0x1c000
   111b4:	ldr	pc, [ip, #3724]!	; 0xe8c

000111b8 <fwrite_unlocked@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #28, 20	; 0x1c000
   111c0:	ldr	pc, [ip, #3716]!	; 0xe84

000111c4 <memcmp@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #28, 20	; 0x1c000
   111cc:	ldr	pc, [ip, #3708]!	; 0xe7c

000111d0 <stpcpy@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #28, 20	; 0x1c000
   111d8:	ldr	pc, [ip, #3700]!	; 0xe74

000111dc <dcgettext@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #28, 20	; 0x1c000
   111e4:	ldr	pc, [ip, #3692]!	; 0xe6c

000111e8 <strdup@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #28, 20	; 0x1c000
   111f0:	ldr	pc, [ip, #3684]!	; 0xe64

000111f4 <__stack_chk_fail@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #28, 20	; 0x1c000
   111fc:	ldr	pc, [ip, #3676]!	; 0xe5c

00011200 <dup2@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #28, 20	; 0x1c000
   11208:	ldr	pc, [ip, #3668]!	; 0xe54

0001120c <realloc@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #28, 20	; 0x1c000
   11214:	ldr	pc, [ip, #3660]!	; 0xe4c

00011218 <textdomain@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #28, 20	; 0x1c000
   11220:	ldr	pc, [ip, #3652]!	; 0xe44

00011224 <iswcntrl@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #28, 20	; 0x1c000
   1122c:	ldr	pc, [ip, #3644]!	; 0xe3c

00011230 <iswprint@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #28, 20	; 0x1c000
   11238:	ldr	pc, [ip, #3636]!	; 0xe34

0001123c <__fxstat64@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #28, 20	; 0x1c000
   11244:	ldr	pc, [ip, #3628]!	; 0xe2c

00011248 <fwrite@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #28, 20	; 0x1c000
   11250:	ldr	pc, [ip, #3620]!	; 0xe24

00011254 <lseek64@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #28, 20	; 0x1c000
   1125c:	ldr	pc, [ip, #3612]!	; 0xe1c

00011260 <__ctype_get_mb_cur_max@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #28, 20	; 0x1c000
   11268:	ldr	pc, [ip, #3604]!	; 0xe14

0001126c <fread@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #28, 20	; 0x1c000
   11274:	ldr	pc, [ip, #3596]!	; 0xe0c

00011278 <__fpending@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #28, 20	; 0x1c000
   11280:	ldr	pc, [ip, #3588]!	; 0xe04

00011284 <mbrtowc@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #28, 20	; 0x1c000
   1128c:	ldr	pc, [ip, #3580]!	; 0xdfc

00011290 <error@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #28, 20	; 0x1c000
   11298:	ldr	pc, [ip, #3572]!	; 0xdf4

0001129c <open64@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #28, 20	; 0x1c000
   112a4:	ldr	pc, [ip, #3564]!	; 0xdec

000112a8 <malloc@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #28, 20	; 0x1c000
   112b0:	ldr	pc, [ip, #3556]!	; 0xde4

000112b4 <iconv_open@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #28, 20	; 0x1c000
   112bc:	ldr	pc, [ip, #3548]!	; 0xddc

000112c0 <__libc_start_main@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #28, 20	; 0x1c000
   112c8:	ldr	pc, [ip, #3540]!	; 0xdd4

000112cc <__freading@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #28, 20	; 0x1c000
   112d4:	ldr	pc, [ip, #3532]!	; 0xdcc

000112d8 <__ctype_toupper_loc@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #28, 20	; 0x1c000
   112e0:	ldr	pc, [ip, #3524]!	; 0xdc4

000112e4 <__gmon_start__@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #28, 20	; 0x1c000
   112ec:	ldr	pc, [ip, #3516]!	; 0xdbc

000112f0 <freopen64@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #28, 20	; 0x1c000
   112f8:	ldr	pc, [ip, #3508]!	; 0xdb4

000112fc <getopt_long@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #28, 20	; 0x1c000
   11304:	ldr	pc, [ip, #3500]!	; 0xdac

00011308 <__ctype_b_loc@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #28, 20	; 0x1c000
   11310:	ldr	pc, [ip, #3492]!	; 0xda4

00011314 <exit@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #28, 20	; 0x1c000
   1131c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011320 <iswspace@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #28, 20	; 0x1c000
   11328:	ldr	pc, [ip, #3476]!	; 0xd94

0001132c <strlen@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #28, 20	; 0x1c000
   11334:	ldr	pc, [ip, #3468]!	; 0xd8c

00011338 <strchr@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #28, 20	; 0x1c000
   11340:	ldr	pc, [ip, #3460]!	; 0xd84

00011344 <re_search@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #28, 20	; 0x1c000
   1134c:	ldr	pc, [ip, #3452]!	; 0xd7c

00011350 <re_match@plt>:
   11350:	add	ip, pc, #0, 12
   11354:	add	ip, ip, #28, 20	; 0x1c000
   11358:	ldr	pc, [ip, #3444]!	; 0xd74

0001135c <__errno_location@plt>:
   1135c:	add	ip, pc, #0, 12
   11360:	add	ip, ip, #28, 20	; 0x1c000
   11364:	ldr	pc, [ip, #3436]!	; 0xd6c

00011368 <iswalnum@plt>:
   11368:	add	ip, pc, #0, 12
   1136c:	add	ip, ip, #28, 20	; 0x1c000
   11370:	ldr	pc, [ip, #3428]!	; 0xd64

00011374 <__sprintf_chk@plt>:
   11374:	add	ip, pc, #0, 12
   11378:	add	ip, ip, #28, 20	; 0x1c000
   1137c:	ldr	pc, [ip, #3420]!	; 0xd5c

00011380 <__cxa_atexit@plt>:
   11380:	add	ip, pc, #0, 12
   11384:	add	ip, ip, #28, 20	; 0x1c000
   11388:	ldr	pc, [ip, #3412]!	; 0xd54

0001138c <memset@plt>:
   1138c:	add	ip, pc, #0, 12
   11390:	add	ip, ip, #28, 20	; 0x1c000
   11394:	ldr	pc, [ip, #3404]!	; 0xd4c

00011398 <re_compile_fastmap@plt>:
   11398:	add	ip, pc, #0, 12
   1139c:	add	ip, ip, #28, 20	; 0x1c000
   113a0:	ldr	pc, [ip, #3396]!	; 0xd44

000113a4 <__printf_chk@plt>:
   113a4:	add	ip, pc, #0, 12
   113a8:	add	ip, ip, #28, 20	; 0x1c000
   113ac:	ldr	pc, [ip, #3388]!	; 0xd3c

000113b0 <fileno@plt>:
   113b0:	add	ip, pc, #0, 12
   113b4:	add	ip, ip, #28, 20	; 0x1c000
   113b8:	ldr	pc, [ip, #3380]!	; 0xd34

000113bc <__fprintf_chk@plt>:
   113bc:	add	ip, pc, #0, 12
   113c0:	add	ip, ip, #28, 20	; 0x1c000
   113c4:	ldr	pc, [ip, #3372]!	; 0xd2c

000113c8 <memchr@plt>:
   113c8:	add	ip, pc, #0, 12
   113cc:	add	ip, ip, #28, 20	; 0x1c000
   113d0:	ldr	pc, [ip, #3364]!	; 0xd24

000113d4 <fclose@plt>:
   113d4:	add	ip, pc, #0, 12
   113d8:	add	ip, ip, #28, 20	; 0x1c000
   113dc:	ldr	pc, [ip, #3356]!	; 0xd1c

000113e0 <strnlen@plt>:
   113e0:	add	ip, pc, #0, 12
   113e4:	add	ip, ip, #28, 20	; 0x1c000
   113e8:	ldr	pc, [ip, #3348]!	; 0xd14

000113ec <fseeko64@plt>:
   113ec:	add	ip, pc, #0, 12
   113f0:	add	ip, ip, #28, 20	; 0x1c000
   113f4:	ldr	pc, [ip, #3340]!	; 0xd0c

000113f8 <__overflow@plt>:
   113f8:	add	ip, pc, #0, 12
   113fc:	add	ip, ip, #28, 20	; 0x1c000
   11400:	ldr	pc, [ip, #3332]!	; 0xd04

00011404 <setlocale@plt>:
   11404:	add	ip, pc, #0, 12
   11408:	add	ip, ip, #28, 20	; 0x1c000
   1140c:	ldr	pc, [ip, #3324]!	; 0xcfc

00011410 <strrchr@plt>:
   11410:	add	ip, pc, #0, 12
   11414:	add	ip, ip, #28, 20	; 0x1c000
   11418:	ldr	pc, [ip, #3316]!	; 0xcf4

0001141c <nl_langinfo@plt>:
   1141c:	add	ip, pc, #0, 12
   11420:	add	ip, ip, #28, 20	; 0x1c000
   11424:	ldr	pc, [ip, #3308]!	; 0xcec

00011428 <__strtoll_internal@plt>:
   11428:	add	ip, pc, #0, 12
   1142c:	add	ip, ip, #28, 20	; 0x1c000
   11430:	ldr	pc, [ip, #3300]!	; 0xce4

00011434 <fopen64@plt>:
   11434:	add	ip, pc, #0, 12
   11438:	add	ip, ip, #28, 20	; 0x1c000
   1143c:	ldr	pc, [ip, #3292]!	; 0xcdc

00011440 <qsort@plt>:
   11440:	add	ip, pc, #0, 12
   11444:	add	ip, ip, #28, 20	; 0x1c000
   11448:	ldr	pc, [ip, #3284]!	; 0xcd4

0001144c <bindtextdomain@plt>:
   1144c:	add	ip, pc, #0, 12
   11450:	add	ip, ip, #28, 20	; 0x1c000
   11454:	ldr	pc, [ip, #3276]!	; 0xccc

00011458 <re_compile_pattern@plt>:
   11458:	add	ip, pc, #0, 12
   1145c:	add	ip, ip, #28, 20	; 0x1c000
   11460:	ldr	pc, [ip, #3268]!	; 0xcc4

00011464 <strncmp@plt>:
   11464:	add	ip, pc, #0, 12
   11468:	add	ip, ip, #28, 20	; 0x1c000
   1146c:	ldr	pc, [ip, #3260]!	; 0xcbc

00011470 <abort@plt>:
   11470:	add	ip, pc, #0, 12
   11474:	add	ip, ip, #28, 20	; 0x1c000
   11478:	ldr	pc, [ip, #3252]!	; 0xcb4

0001147c <close@plt>:
   1147c:	add	ip, pc, #0, 12
   11480:	add	ip, ip, #28, 20	; 0x1c000
   11484:	ldr	pc, [ip, #3244]!	; 0xcac

00011488 <__assert_fail@plt>:
   11488:	add	ip, pc, #0, 12
   1148c:	add	ip, ip, #28, 20	; 0x1c000
   11490:	ldr	pc, [ip, #3236]!	; 0xca4

00011494 <ftello64@plt>:
   11494:	add	ip, pc, #0, 12
   11498:	add	ip, ip, #28, 20	; 0x1c000
   1149c:	ldr	pc, [ip, #3228]!	; 0xc9c

Disassembly of section .text:

000114a0 <.text>:
   114a0:	ldr	r3, [pc, #4016]	; 12458 <ftello64@plt+0xfc4>
   114a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   114a8:	sub	sp, sp, #132	; 0x84
   114ac:	ldr	r3, [r3]
   114b0:	mov	r7, r0
   114b4:	ldr	r0, [r1]
   114b8:	str	r3, [sp, #124]	; 0x7c
   114bc:	mov	r6, r1
   114c0:	bl	14fd0 <ftello64@plt+0x3b3c>
   114c4:	ldr	r1, [pc, #3984]	; 1245c <ftello64@plt+0xfc8>
   114c8:	mov	r0, #6
   114cc:	bl	11404 <setlocale@plt>
   114d0:	ldr	r5, [pc, #3976]	; 12460 <ftello64@plt+0xfcc>
   114d4:	ldr	r1, [pc, #3976]	; 12464 <ftello64@plt+0xfd0>
   114d8:	ldr	r0, [pc, #3976]	; 12468 <ftello64@plt+0xfd4>
   114dc:	bl	1144c <bindtextdomain@plt>
   114e0:	ldr	r0, [pc, #3968]	; 12468 <ftello64@plt+0xfd4>
   114e4:	bl	11218 <textdomain@plt>
   114e8:	sub	r3, r5, #20
   114ec:	ldr	r0, [pc, #3960]	; 1246c <ftello64@plt+0xfd8>
   114f0:	str	r3, [sp, #24]
   114f4:	bl	1bf74 <ftello64@plt+0xaae0>
   114f8:	ldr	r8, [pc, #3952]	; 12470 <ftello64@plt+0xfdc>
   114fc:	ldr	r9, [pc, #3952]	; 12474 <ftello64@plt+0xfe0>
   11500:	mov	r4, #0
   11504:	str	r4, [sp]
   11508:	mov	r3, r5
   1150c:	mov	r2, r8
   11510:	mov	r1, r6
   11514:	mov	r0, r7
   11518:	bl	112fc <getopt_long@plt>
   1151c:	cmn	r0, #1
   11520:	beq	11950 <ftello64@plt+0x4bc>
   11524:	add	r0, r0, #3
   11528:	cmp	r0, #122	; 0x7a
   1152c:	ldrls	pc, [pc, r0, lsl #2]
   11530:	b	12970 <ftello64@plt+0x14dc>
   11534:	andeq	r1, r1, ip, lsl #18
   11538:	andeq	r3, r1, r8, asr #8
   1153c:	andeq	r2, r1, r0, ror r9
   11540:	andeq	r2, r1, r0, ror r9
   11544:	andeq	r2, r1, r0, ror r9
   11548:	andeq	r2, r1, r0, ror r9
   1154c:	andeq	r2, r1, r0, ror r9
   11550:	andeq	r2, r1, r0, ror r9
   11554:	andeq	r2, r1, r0, ror r9
   11558:	andeq	r2, r1, r0, ror r9
   1155c:	andeq	r2, r1, r0, ror r9
   11560:	andeq	r2, r1, r0, ror r9
   11564:	andeq	r2, r1, r0, ror r9
   11568:	andeq	r1, r1, ip, asr #17
   1156c:	andeq	r2, r1, r0, ror r9
   11570:	andeq	r2, r1, r0, ror r9
   11574:	andeq	r2, r1, r0, ror r9
   11578:	andeq	r2, r1, r0, ror r9
   1157c:	andeq	r2, r1, r0, ror r9
   11580:	andeq	r2, r1, r0, ror r9
   11584:	andeq	r2, r1, r0, ror r9
   11588:	andeq	r2, r1, r0, ror r9
   1158c:	andeq	r2, r1, r0, ror r9
   11590:	andeq	r2, r1, r0, ror r9
   11594:	andeq	r2, r1, r0, ror r9
   11598:	andeq	r2, r1, r0, ror r9
   1159c:	andeq	r2, r1, r0, ror r9
   115a0:	andeq	r2, r1, r0, ror r9
   115a4:	andeq	r2, r1, r0, ror r9
   115a8:	andeq	r2, r1, r0, ror r9
   115ac:	andeq	r2, r1, r0, ror r9
   115b0:	andeq	r2, r1, r0, ror r9
   115b4:	andeq	r2, r1, r0, ror r9
   115b8:	andeq	r2, r1, r0, ror r9
   115bc:	andeq	r2, r1, r0, ror r9
   115c0:	andeq	r2, r1, r0, ror r9
   115c4:	andeq	r2, r1, r0, ror r9
   115c8:	andeq	r2, r1, r0, ror r9
   115cc:	andeq	r2, r1, r0, ror r9
   115d0:	andeq	r2, r1, r0, ror r9
   115d4:	andeq	r2, r1, r0, ror r9
   115d8:	andeq	r2, r1, r0, ror r9
   115dc:	andeq	r2, r1, r0, ror r9
   115e0:	andeq	r2, r1, r0, ror r9
   115e4:	andeq	r2, r1, r0, ror r9
   115e8:	andeq	r2, r1, r0, ror r9
   115ec:	andeq	r2, r1, r0, ror r9
   115f0:	andeq	r2, r1, r0, ror r9
   115f4:	andeq	r2, r1, r0, ror r9
   115f8:	andeq	r2, r1, r0, ror r9
   115fc:	andeq	r2, r1, r0, ror r9
   11600:	andeq	r2, r1, r0, ror r9
   11604:	andeq	r2, r1, r0, ror r9
   11608:	andeq	r2, r1, r0, ror r9
   1160c:	andeq	r2, r1, r0, ror r9
   11610:	andeq	r2, r1, r0, ror r9
   11614:	andeq	r2, r1, r0, ror r9
   11618:	andeq	r2, r1, r0, ror r9
   1161c:	andeq	r2, r1, r0, ror r9
   11620:	andeq	r2, r1, r0, ror r9
   11624:	andeq	r2, r1, r0, ror r9
   11628:	andeq	r2, r1, r0, ror r9
   1162c:	andeq	r2, r1, r0, ror r9
   11630:	andeq	r2, r1, r0, ror r9
   11634:	andeq	r2, r1, r0, ror r9
   11638:	andeq	r2, r1, r0, ror r9
   1163c:	andeq	r2, r1, r0, ror r9
   11640:	andeq	r2, r1, r0, ror r9
   11644:			; <UNDEFINED> instruction: 0x000118bc
   11648:	andeq	r2, r1, r0, ror r9
   1164c:	andeq	r2, r1, r0, ror r9
   11650:	andeq	r2, r1, r0, ror r9
   11654:	andeq	r2, r1, r0, ror r9
   11658:	andeq	r1, r1, r8, lsr #17
   1165c:	muleq	r1, r8, r8
   11660:	andeq	r2, r1, r0, ror r9
   11664:	andeq	r2, r1, r0, ror r9
   11668:	andeq	r2, r1, r0, ror r9
   1166c:	andeq	r2, r1, r0, ror r9
   11670:	andeq	r2, r1, r0, ror r9
   11674:	andeq	r1, r1, r8, lsl #17
   11678:	andeq	r2, r1, r0, ror r9
   1167c:	andeq	r1, r1, r8, ror r8
   11680:	andeq	r2, r1, r0, ror r9
   11684:	andeq	r2, r1, r0, ror r9
   11688:	andeq	r1, r1, r8, ror #16
   1168c:	andeq	r1, r1, r4, asr r8
   11690:	andeq	r1, r1, r4, asr #16
   11694:	andeq	r2, r1, r0, ror r9
   11698:	andeq	r2, r1, r0, ror r9
   1169c:	andeq	r1, r1, r0, lsr #16
   116a0:	andeq	r2, r1, r0, ror r9
   116a4:	andeq	r2, r1, r0, ror r9
   116a8:	andeq	r2, r1, r0, ror r9
   116ac:	andeq	r2, r1, r0, ror r9
   116b0:	andeq	r2, r1, r0, ror r9
   116b4:	andeq	r2, r1, r0, ror r9
   116b8:	andeq	r2, r1, r0, ror r9
   116bc:	andeq	r2, r1, r0, ror r9
   116c0:	andeq	r2, r1, r0, ror r9
   116c4:	andeq	r2, r1, r0, ror r9
   116c8:	andeq	r1, r1, r0, lsl r8
   116cc:	andeq	r2, r1, r0, ror r9
   116d0:	andeq	r2, r1, r0, ror r9
   116d4:	andeq	r2, r1, r0, ror r9
   116d8:	andeq	r1, r1, r0, lsl #16
   116dc:	andeq	r1, r1, r8, lsr #15
   116e0:	andeq	r2, r1, r0, ror r9
   116e4:	muleq	r1, r8, r7
   116e8:	andeq	r2, r1, r0, ror r9
   116ec:	andeq	r2, r1, r0, ror r9
   116f0:	andeq	r2, r1, r0, ror r9
   116f4:	andeq	r2, r1, r0, ror r9
   116f8:	andeq	r2, r1, r0, ror r9
   116fc:	andeq	r1, r1, r8, lsl #15
   11700:	andeq	r2, r1, r0, ror r9
   11704:	andeq	r2, r1, r0, ror r9
   11708:	andeq	r1, r1, r8, ror r7
   1170c:	andeq	r2, r1, r0, ror r9
   11710:	andeq	r1, r1, r4, lsl #10
   11714:	andeq	r2, r1, r0, ror r9
   11718:	andeq	r2, r1, r0, ror r9
   1171c:	andeq	r1, r1, r0, lsr #14
   11720:	mov	r2, #0
   11724:	str	r2, [sp]
   11728:	mov	r1, r2
   1172c:	add	r3, sp, #88	; 0x58
   11730:	ldr	r0, [r9]
   11734:	bl	18d94 <ftello64@plt+0x7900>
   11738:	cmp	r0, #0
   1173c:	bne	139bc <ftello64@plt+0x2528>
   11740:	ldrd	r2, [sp, #88]	; 0x58
   11744:	mvn	r0, #-2147483647	; 0x80000001
   11748:	subs	r1, r2, #1
   1174c:	sbc	r3, r3, #0
   11750:	str	r1, [sp, #16]
   11754:	str	r3, [sp, #20]
   11758:	ldrd	sl, [sp, #16]
   1175c:	mov	r1, #0
   11760:	cmp	fp, r1
   11764:	cmpeq	sl, r0
   11768:	bhi	139bc <ftello64@plt+0x2528>
   1176c:	ldr	r3, [pc, #3460]	; 124f8 <ftello64@plt+0x1064>
   11770:	str	r2, [r3, #8]
   11774:	b	11500 <ftello64@plt+0x6c>
   11778:	ldr	r3, [pc, #3440]	; 124f0 <ftello64@plt+0x105c>
   1177c:	mov	r2, #1
   11780:	strb	r2, [r3, #532]	; 0x214
   11784:	b	11500 <ftello64@plt+0x6c>
   11788:	ldr	r3, [pc, #3424]	; 124f0 <ftello64@plt+0x105c>
   1178c:	ldr	r2, [r9]
   11790:	str	r2, [r3, #528]	; 0x210
   11794:	b	11500 <ftello64@plt+0x6c>
   11798:	ldr	r3, [pc, #3408]	; 124f0 <ftello64@plt+0x105c>
   1179c:	ldr	r2, [r9]
   117a0:	str	r2, [r3, #524]	; 0x20c
   117a4:	b	11500 <ftello64@plt+0x6c>
   117a8:	mov	r2, #0
   117ac:	str	r2, [sp]
   117b0:	mov	r1, r2
   117b4:	add	r3, sp, #88	; 0x58
   117b8:	ldr	r0, [r9]
   117bc:	bl	18d94 <ftello64@plt+0x7900>
   117c0:	cmp	r0, #0
   117c4:	bne	139d8 <ftello64@plt+0x2544>
   117c8:	ldrd	r2, [sp, #88]	; 0x58
   117cc:	mvn	r0, #-2147483647	; 0x80000001
   117d0:	subs	r1, r2, #1
   117d4:	sbc	r3, r3, #0
   117d8:	str	r1, [sp, #8]
   117dc:	str	r3, [sp, #12]
   117e0:	ldrd	sl, [sp, #8]
   117e4:	mov	r1, #0
   117e8:	cmp	fp, r1
   117ec:	cmpeq	sl, r0
   117f0:	bhi	139d8 <ftello64@plt+0x2544>
   117f4:	ldr	r3, [pc, #3324]	; 124f8 <ftello64@plt+0x1064>
   117f8:	str	r2, [r3, #4]
   117fc:	b	11500 <ftello64@plt+0x6c>
   11800:	ldr	r3, [pc, #3304]	; 124f0 <ftello64@plt+0x105c>
   11804:	mov	r2, #1
   11808:	strb	r2, [r3]
   1180c:	b	11500 <ftello64@plt+0x6c>
   11810:	ldr	r3, [pc, #3288]	; 124f0 <ftello64@plt+0x105c>
   11814:	ldr	r2, [r9]
   11818:	str	r2, [r3, #520]	; 0x208
   1181c:	b	11500 <ftello64@plt+0x6c>
   11820:	ldr	r0, [r9]
   11824:	bl	13c48 <ftello64@plt+0x27b4>
   11828:	ldr	r3, [pc, #3264]	; 124f0 <ftello64@plt+0x105c>
   1182c:	str	r0, [r3, #828]	; 0x33c
   11830:	ldrb	r2, [r0]
   11834:	cmp	r2, #0
   11838:	moveq	r0, r2
   1183c:	str	r0, [r3, #828]	; 0x33c
   11840:	b	11500 <ftello64@plt+0x6c>
   11844:	ldr	r3, [pc, #3236]	; 124f0 <ftello64@plt+0x105c>
   11848:	mov	r2, #3
   1184c:	str	r2, [r3, #516]	; 0x204
   11850:	b	11500 <ftello64@plt+0x6c>
   11854:	ldr	r0, [r9]
   11858:	bl	13c48 <ftello64@plt+0x27b4>
   1185c:	ldr	r3, [pc, #3212]	; 124f0 <ftello64@plt+0x105c>
   11860:	str	r0, [r3, #536]	; 0x218
   11864:	b	11500 <ftello64@plt+0x6c>
   11868:	ldr	r3, [pc, #3200]	; 124f0 <ftello64@plt+0x105c>
   1186c:	mov	r2, #1
   11870:	strb	r2, [r3, #534]	; 0x216
   11874:	b	11500 <ftello64@plt+0x6c>
   11878:	ldr	r3, [pc, #3184]	; 124f0 <ftello64@plt+0x105c>
   1187c:	mov	r2, #2
   11880:	str	r2, [r3, #516]	; 0x204
   11884:	b	11500 <ftello64@plt+0x6c>
   11888:	ldr	r3, [pc, #3176]	; 124f8 <ftello64@plt+0x1064>
   1188c:	ldr	r2, [r9]
   11890:	str	r2, [r3, #16]
   11894:	b	11500 <ftello64@plt+0x6c>
   11898:	ldr	r3, [pc, #3160]	; 124f8 <ftello64@plt+0x1064>
   1189c:	mov	r2, #0
   118a0:	strb	r2, [r3]
   118a4:	b	11500 <ftello64@plt+0x6c>
   118a8:	ldr	r0, [r9]
   118ac:	bl	13c48 <ftello64@plt+0x27b4>
   118b0:	ldr	r3, [pc, #3136]	; 124f8 <ftello64@plt+0x1064>
   118b4:	str	r0, [r3, #12]
   118b8:	b	11500 <ftello64@plt+0x6c>
   118bc:	ldr	r3, [pc, #3116]	; 124f0 <ftello64@plt+0x105c>
   118c0:	mov	r2, #1
   118c4:	strb	r2, [r3, #533]	; 0x215
   118c8:	b	11500 <ftello64@plt+0x6c>
   118cc:	ldr	r3, [pc, #2980]	; 12478 <ftello64@plt+0xfe4>
   118d0:	ldr	r0, [pc, #2980]	; 1247c <ftello64@plt+0xfe8>
   118d4:	ldr	r2, [r3]
   118d8:	mov	r3, #4
   118dc:	str	r2, [sp, #4]
   118e0:	str	r3, [sp]
   118e4:	ldr	r2, [pc, #2964]	; 12480 <ftello64@plt+0xfec>
   118e8:	ldr	r3, [sp, #24]
   118ec:	ldr	r1, [r9]
   118f0:	bl	14c5c <ftello64@plt+0x37c8>
   118f4:	ldr	r2, [pc, #2952]	; 12484 <ftello64@plt+0xff0>
   118f8:	ldr	r3, [pc, #3056]	; 124f0 <ftello64@plt+0x105c>
   118fc:	add	r0, r2, r0, lsl #2
   11900:	ldr	r2, [r0, #56]	; 0x38
   11904:	str	r2, [r3, #516]	; 0x204
   11908:	b	11500 <ftello64@plt+0x6c>
   1190c:	ldr	r2, [pc, #3084]	; 12520 <ftello64@plt+0x108c>
   11910:	ldr	r3, [pc, #2928]	; 12488 <ftello64@plt+0xff4>
   11914:	ldr	r1, [pc, #2928]	; 1248c <ftello64@plt+0xff8>
   11918:	ldr	r0, [pc, #2928]	; 12490 <ftello64@plt+0xffc>
   1191c:	ldr	r5, [r2]
   11920:	ldr	r6, [r3]
   11924:	bl	15918 <ftello64@plt+0x4484>
   11928:	mov	r4, #0
   1192c:	mov	r3, r6
   11930:	str	r4, [sp, #4]
   11934:	ldr	r2, [pc, #2904]	; 12494 <ftello64@plt+0x1000>
   11938:	ldr	r1, [pc, #2904]	; 12498 <ftello64@plt+0x1004>
   1193c:	str	r0, [sp]
   11940:	mov	r0, r5
   11944:	bl	18974 <ftello64@plt+0x74e0>
   11948:	mov	r0, r4
   1194c:	bl	11314 <exit@plt>
   11950:	ldr	r5, [pc, #2884]	; 1249c <ftello64@plt+0x1008>
   11954:	ldr	r3, [r5]
   11958:	cmp	r3, r7
   1195c:	beq	12d90 <ftello64@plt+0x18fc>
   11960:	ldr	r2, [pc, #2960]	; 124f8 <ftello64@plt+0x1064>
   11964:	ldrb	r2, [r2]
   11968:	cmp	r2, #0
   1196c:	beq	128a4 <ftello64@plt+0x1410>
   11970:	sub	r7, r7, r3
   11974:	ldr	sl, [pc, #2932]	; 124f0 <ftello64@plt+0x105c>
   11978:	lsrs	r3, r7, #30
   1197c:	movne	r3, #1
   11980:	moveq	r3, #0
   11984:	lsls	r0, r7, #2
   11988:	str	r7, [sl, #1132]	; 0x46c
   1198c:	bmi	12c90 <ftello64@plt+0x17fc>
   11990:	cmp	r3, #0
   11994:	bne	12c90 <ftello64@plt+0x17fc>
   11998:	bl	18a78 <ftello64@plt+0x75e4>
   1199c:	ldr	r3, [sl, #1132]	; 0x46c
   119a0:	lsrs	r2, r3, #29
   119a4:	movne	r2, #1
   119a8:	moveq	r2, #0
   119ac:	lsls	r3, r3, #3
   119b0:	str	r0, [sl, #1120]	; 0x460
   119b4:	bmi	12c90 <ftello64@plt+0x17fc>
   119b8:	cmp	r2, #0
   119bc:	bne	12c90 <ftello64@plt+0x17fc>
   119c0:	mov	r0, r3
   119c4:	bl	18a78 <ftello64@plt+0x75e4>
   119c8:	ldr	r3, [sl, #1132]	; 0x46c
   119cc:	lsrs	r2, r3, #29
   119d0:	movne	r2, #1
   119d4:	moveq	r2, #0
   119d8:	lsls	r3, r3, #3
   119dc:	str	r0, [sl, #1124]	; 0x464
   119e0:	bmi	12c90 <ftello64@plt+0x17fc>
   119e4:	cmp	r2, #0
   119e8:	bne	12c90 <ftello64@plt+0x17fc>
   119ec:	mov	r0, r3
   119f0:	bl	18a78 <ftello64@plt+0x75e4>
   119f4:	ldr	r1, [sl, #1132]	; 0x46c
   119f8:	cmp	r1, #0
   119fc:	str	r0, [sl, #1128]	; 0x468
   11a00:	ble	11a64 <ftello64@plt+0x5d0>
   11a04:	ldr	r3, [r5]
   11a08:	mvn	fp, #3
   11a0c:	add	r4, r3, #1
   11a10:	ldr	r2, [sl, #1120]	; 0x460
   11a14:	sub	r7, r3, #-1073741823	; 0xc0000001
   11a18:	mla	fp, fp, r4, r2
   11a1c:	add	r9, r1, r3
   11a20:	add	r7, r6, r7, lsl #2
   11a24:	mov	r8, #0
   11a28:	ldr	r6, [r7, #4]!
   11a2c:	ldrb	r3, [r6]
   11a30:	cmp	r3, #0
   11a34:	beq	11a50 <ftello64@plt+0x5bc>
   11a38:	ldr	r1, [pc, #2752]	; 12500 <ftello64@plt+0x106c>
   11a3c:	mov	r0, r6
   11a40:	bl	1114c <strcmp@plt>
   11a44:	cmp	r0, #0
   11a48:	strne	r6, [fp, r4, lsl #2]
   11a4c:	bne	11a54 <ftello64@plt+0x5c0>
   11a50:	str	r8, [fp, r4, lsl #2]
   11a54:	cmp	r9, r4
   11a58:	str	r4, [r5]
   11a5c:	add	r4, r4, #1
   11a60:	bne	11a28 <ftello64@plt+0x594>
   11a64:	ldr	r3, [sl, #516]	; 0x204
   11a68:	cmp	r3, #0
   11a6c:	bne	11a88 <ftello64@plt+0x5f4>
   11a70:	ldr	r3, [pc, #2688]	; 124f8 <ftello64@plt+0x1064>
   11a74:	ldrb	r3, [r3]
   11a78:	cmp	r3, #0
   11a7c:	movne	r3, #1
   11a80:	moveq	r3, #2
   11a84:	str	r3, [sl, #516]	; 0x204
   11a88:	ldrb	r3, [sl]
   11a8c:	cmp	r3, #0
   11a90:	beq	11abc <ftello64@plt+0x628>
   11a94:	bl	112d8 <__ctype_toupper_loc@plt>
   11a98:	ldr	r3, [pc, #2560]	; 124a0 <ftello64@plt+0x100c>
   11a9c:	mov	r2, #0
   11aa0:	add	ip, r3, #256	; 0x100
   11aa4:	ldr	r1, [r0]
   11aa8:	ldr	r1, [r1, r2]
   11aac:	add	r2, r2, #4
   11ab0:	strb	r1, [r3, #1]!
   11ab4:	cmp	ip, r3
   11ab8:	bne	11aa4 <ftello64@plt+0x610>
   11abc:	ldr	r3, [sl, #536]	; 0x218
   11ac0:	cmp	r3, #0
   11ac4:	beq	12d60 <ftello64@plt+0x18cc>
   11ac8:	ldrb	r3, [r3]
   11acc:	cmp	r3, #0
   11ad0:	streq	r3, [sl, #536]	; 0x218
   11ad4:	beq	11ae0 <ftello64@plt+0x64c>
   11ad8:	ldr	r0, [pc, #2500]	; 124a4 <ftello64@plt+0x1010>
   11adc:	bl	13eb8 <ftello64@plt+0x2a24>
   11ae0:	ldr	r3, [sl, #828]	; 0x33c
   11ae4:	cmp	r3, #0
   11ae8:	beq	12cec <ftello64@plt+0x1858>
   11aec:	ldr	r0, [pc, #2484]	; 124a8 <ftello64@plt+0x1014>
   11af0:	bl	13eb8 <ftello64@plt+0x2a24>
   11af4:	ldr	r4, [sl, #520]	; 0x208
   11af8:	cmp	r4, #0
   11afc:	bne	12cf8 <ftello64@plt+0x1864>
   11b00:	ldr	r0, [sl, #524]	; 0x20c
   11b04:	cmp	r0, #0
   11b08:	beq	11b20 <ftello64@plt+0x68c>
   11b0c:	ldr	r1, [pc, #2456]	; 124ac <ftello64@plt+0x1018>
   11b10:	bl	14534 <ftello64@plt+0x30a0>
   11b14:	ldr	r3, [sl, #1400]	; 0x578
   11b18:	cmp	r3, #0
   11b1c:	streq	r3, [sl, #524]	; 0x20c
   11b20:	ldr	r0, [sl, #528]	; 0x210
   11b24:	cmp	r0, #0
   11b28:	beq	11b40 <ftello64@plt+0x6ac>
   11b2c:	ldr	r1, [pc, #2428]	; 124b0 <ftello64@plt+0x101c>
   11b30:	bl	14534 <ftello64@plt+0x30a0>
   11b34:	ldr	r3, [sl, #1412]	; 0x584
   11b38:	cmp	r3, #0
   11b3c:	streq	r3, [sl, #528]	; 0x210
   11b40:	ldr	r3, [sl, #1132]	; 0x46c
   11b44:	ldr	r2, [pc, #2452]	; 124e0 <ftello64@plt+0x104c>
   11b48:	mov	r0, #0
   11b4c:	mov	r1, #0
   11b50:	cmp	r3, #0
   11b54:	mov	r3, #0
   11b58:	strd	r0, [r2]
   11b5c:	str	r3, [sl, #1416]	; 0x588
   11b60:	str	r3, [sl, #1432]	; 0x598
   11b64:	str	r3, [sl, #1436]	; 0x59c
   11b68:	ble	11f3c <ftello64@plt+0xaa8>
   11b6c:	mov	fp, sl
   11b70:	str	r3, [sp, #60]	; 0x3c
   11b74:	add	r3, r2, #28
   11b78:	str	r3, [sp, #64]	; 0x40
   11b7c:	ldr	r5, [sp, #60]	; 0x3c
   11b80:	ldr	r3, [fp, #1120]	; 0x460
   11b84:	ldr	r1, [fp, #1128]	; 0x468
   11b88:	lsl	r4, r5, #3
   11b8c:	add	r1, r1, r4
   11b90:	add	r2, r1, #4
   11b94:	ldr	r0, [r3, r5, lsl #2]
   11b98:	str	r4, [sp, #68]	; 0x44
   11b9c:	bl	1444c <ftello64@plt+0x2fb8>
   11ba0:	ldrb	r2, [fp, #532]	; 0x214
   11ba4:	ldr	r3, [fp, #1128]	; 0x468
   11ba8:	cmp	r2, #0
   11bac:	add	r1, r3, r4
   11bb0:	str	r1, [sp, #36]	; 0x24
   11bb4:	ldr	r9, [r3, r5, lsl #3]
   11bb8:	beq	12cd4 <ftello64@plt+0x1840>
   11bbc:	ldr	r4, [r1, #4]
   11bc0:	cmp	r9, r4
   11bc4:	bcs	138f4 <ftello64@plt+0x2460>
   11bc8:	bl	11308 <__ctype_b_loc@plt>
   11bcc:	mov	r2, r9
   11bd0:	ldr	r0, [r0]
   11bd4:	b	11be8 <ftello64@plt+0x754>
   11bd8:	cmp	r4, r3
   11bdc:	mov	r2, r3
   11be0:	mov	sl, r3
   11be4:	beq	138f8 <ftello64@plt+0x2464>
   11be8:	mov	r3, r2
   11bec:	mov	sl, r2
   11bf0:	ldrb	r1, [r3], #1
   11bf4:	lsl	r1, r1, #1
   11bf8:	ldrh	r1, [r0, r1]
   11bfc:	tst	r1, #8192	; 0x2000
   11c00:	beq	11bd8 <ftello64@plt+0x744>
   11c04:	sub	r1, r2, r9
   11c08:	cmp	r2, r4
   11c0c:	str	r1, [sp, #40]	; 0x28
   11c10:	bcc	11c28 <ftello64@plt+0x794>
   11c14:	b	11c44 <ftello64@plt+0x7b0>
   11c18:	cmp	r4, r3
   11c1c:	mov	sl, r3
   11c20:	beq	11c44 <ftello64@plt+0x7b0>
   11c24:	add	r3, r3, #1
   11c28:	mov	sl, r2
   11c2c:	mov	r2, r3
   11c30:	ldrb	r1, [sl]
   11c34:	lsl	r1, r1, #1
   11c38:	ldrh	r1, [r0, r1]
   11c3c:	tst	r1, #8192	; 0x2000
   11c40:	bne	11c18 <ftello64@plt+0x784>
   11c44:	mov	r3, fp
   11c48:	mov	fp, r9
   11c4c:	cmp	r4, fp
   11c50:	str	r9, [sp, #8]
   11c54:	str	r4, [sp, #24]
   11c58:	mov	r9, r3
   11c5c:	bls	11ee0 <ftello64@plt+0xa4c>
   11c60:	ldr	r3, [r9, #536]	; 0x218
   11c64:	cmp	r3, #0
   11c68:	beq	11cc0 <ftello64@plt+0x82c>
   11c6c:	ldr	r3, [pc, #2112]	; 124b4 <ftello64@plt+0x1020>
   11c70:	sub	r2, r4, fp
   11c74:	str	r3, [sp, #4]
   11c78:	str	r2, [sp]
   11c7c:	mov	r3, #0
   11c80:	mov	r1, fp
   11c84:	ldr	r0, [pc, #2092]	; 124b8 <ftello64@plt+0x1024>
   11c88:	bl	11344 <re_search@plt>
   11c8c:	cmn	r0, #1
   11c90:	beq	11cb4 <ftello64@plt+0x820>
   11c94:	cmp	r0, #0
   11c98:	beq	13984 <ftello64@plt+0x24f0>
   11c9c:	cmn	r0, #2
   11ca0:	beq	12ce8 <ftello64@plt+0x1854>
   11ca4:	ldr	r3, [r9, #1448]	; 0x5a8
   11ca8:	ldr	r3, [r3]
   11cac:	add	r3, fp, r3
   11cb0:	str	r3, [sp, #24]
   11cb4:	ldr	r3, [sp, #24]
   11cb8:	cmp	fp, r3
   11cbc:	bcs	12c94 <ftello64@plt+0x1800>
   11cc0:	bl	11308 <__ctype_b_loc@plt>
   11cc4:	ldr	r3, [sp, #24]
   11cc8:	ldr	r1, [r0]
   11ccc:	b	11cd8 <ftello64@plt+0x844>
   11cd0:	cmp	fp, r3
   11cd4:	bcs	12c94 <ftello64@plt+0x1800>
   11cd8:	mov	r8, r3
   11cdc:	sub	r3, r3, #1
   11ce0:	ldrb	r2, [r8, #-1]
   11ce4:	lsl	r2, r2, #1
   11ce8:	ldrh	r2, [r1, r2]
   11cec:	tst	r2, #8192	; 0x2000
   11cf0:	bne	11cd0 <ftello64@plt+0x83c>
   11cf4:	mov	r2, r8
   11cf8:	ldr	r3, [r9, #828]	; 0x33c
   11cfc:	mov	r8, fp
   11d00:	mov	r7, r2
   11d04:	cmp	r3, #0
   11d08:	beq	11e80 <ftello64@plt+0x9ec>
   11d0c:	ldr	r3, [sp, #64]	; 0x40
   11d10:	sub	r2, r7, fp
   11d14:	mov	r1, fp
   11d18:	strd	r2, [sp]
   11d1c:	ldr	r0, [pc, #1944]	; 124bc <ftello64@plt+0x1028>
   11d20:	mov	r3, #0
   11d24:	bl	11344 <re_search@plt>
   11d28:	cmn	r0, #2
   11d2c:	beq	12ce8 <ftello64@plt+0x1854>
   11d30:	cmn	r0, #1
   11d34:	beq	11ec8 <ftello64@plt+0xa34>
   11d38:	ldr	r2, [r9, #1456]	; 0x5b0
   11d3c:	ldr	r3, [r9, #1460]	; 0x5b4
   11d40:	ldr	r4, [r2]
   11d44:	ldr	r3, [r3]
   11d48:	add	r4, fp, r4
   11d4c:	add	fp, fp, r3
   11d50:	cmp	r4, fp
   11d54:	beq	129c8 <ftello64@plt+0x1534>
   11d58:	ldr	r2, [r9, #1432]	; 0x598
   11d5c:	sub	r3, fp, r4
   11d60:	cmp	r3, r2
   11d64:	strgt	r3, [r9, #1432]	; 0x598
   11d68:	str	r3, [sp, #76]	; 0x4c
   11d6c:	ldrb	r3, [r9, #532]	; 0x214
   11d70:	str	r4, [sp, #72]	; 0x48
   11d74:	cmp	r3, #0
   11d78:	str	r3, [sp, #16]
   11d7c:	bne	12b28 <ftello64@plt+0x1694>
   11d80:	ldr	r3, [r9, #524]	; 0x20c
   11d84:	cmp	r3, #0
   11d88:	beq	11da4 <ftello64@plt+0x910>
   11d8c:	ldr	r2, [r9, #1400]	; 0x578
   11d90:	ldr	r1, [r9, #1392]	; 0x570
   11d94:	add	r0, sp, #72	; 0x48
   11d98:	bl	143f4 <ftello64@plt+0x2f60>
   11d9c:	cmp	r0, #0
   11da0:	bne	12bf4 <ftello64@plt+0x1760>
   11da4:	ldr	r3, [r9, #528]	; 0x210
   11da8:	cmp	r3, #0
   11dac:	beq	11dc8 <ftello64@plt+0x934>
   11db0:	ldr	r2, [r9, #1412]	; 0x584
   11db4:	ldr	r1, [r9, #1404]	; 0x57c
   11db8:	add	r0, sp, #72	; 0x48
   11dbc:	bl	143f4 <ftello64@plt+0x2f60>
   11dc0:	cmp	r0, #0
   11dc4:	beq	12bf4 <ftello64@plt+0x1760>
   11dc8:	ldr	r3, [r9, #1416]	; 0x588
   11dcc:	ldr	r0, [r9, #1468]	; 0x5bc
   11dd0:	mov	r2, r3
   11dd4:	str	r3, [sp, #28]
   11dd8:	ldr	r3, [r9, #1464]	; 0x5b8
   11ddc:	cmp	r2, r3
   11de0:	beq	12ae8 <ftello64@plt+0x1654>
   11de4:	ldrb	r3, [r9, #533]	; 0x215
   11de8:	ldr	r2, [sp, #28]
   11dec:	cmp	r3, #0
   11df0:	str	r3, [sp, #32]
   11df4:	add	r6, r0, r2, lsl #5
   11df8:	bne	129d4 <ftello64@plt+0x1540>
   11dfc:	ldr	r3, [sp, #16]
   11e00:	cmp	r3, #0
   11e04:	beq	11e44 <ftello64@plt+0x9b0>
   11e08:	ldr	r3, [sp, #8]
   11e0c:	ldr	r1, [r9, #1436]	; 0x59c
   11e10:	sub	r2, r3, r4
   11e14:	ldr	r0, [sp, #40]	; 0x28
   11e18:	asr	r3, r2, #31
   11e1c:	cmp	r1, r0
   11e20:	strd	r2, [r6, #16]
   11e24:	strlt	r0, [r9, #1436]	; 0x59c
   11e28:	ldr	r3, [sp, #16]
   11e2c:	ldr	r2, [sp, #8]
   11e30:	cmp	r2, r8
   11e34:	movne	r3, #0
   11e38:	andeq	r3, r3, #1
   11e3c:	cmp	r3, #0
   11e40:	bne	12bfc <ftello64@plt+0x1768>
   11e44:	ldr	r3, [sp, #28]
   11e48:	add	r2, sp, #72	; 0x48
   11e4c:	add	r3, r3, #1
   11e50:	str	r3, [r9, #1416]	; 0x588
   11e54:	sub	r3, r8, r4
   11e58:	ldm	r2, {r0, r1}
   11e5c:	str	r3, [r6, #8]
   11e60:	ldr	r3, [r9, #828]	; 0x33c
   11e64:	ldr	r2, [sp, #60]	; 0x3c
   11e68:	sub	r4, r7, r4
   11e6c:	cmp	r3, #0
   11e70:	str	r2, [r6, #24]
   11e74:	stm	r6, {r0, r1}
   11e78:	str	r4, [r6, #12]
   11e7c:	bne	11d0c <ftello64@plt+0x878>
   11e80:	cmp	fp, r7
   11e84:	bcs	12ca8 <ftello64@plt+0x1814>
   11e88:	ldrb	r2, [fp]
   11e8c:	add	r2, r9, r2
   11e90:	ldrb	r2, [r2, #1136]	; 0x470
   11e94:	cmp	r2, #0
   11e98:	movne	r4, fp
   11e9c:	bne	12980 <ftello64@plt+0x14ec>
   11ea0:	add	fp, fp, #1
   11ea4:	b	11ebc <ftello64@plt+0xa28>
   11ea8:	ldrb	r2, [fp], #1
   11eac:	add	r2, r9, r2
   11eb0:	ldrb	r2, [r2, #1136]	; 0x470
   11eb4:	cmp	r2, #0
   11eb8:	bne	12978 <ftello64@plt+0x14e4>
   11ebc:	cmp	r7, fp
   11ec0:	mov	r4, fp
   11ec4:	bne	11ea8 <ftello64@plt+0xa14>
   11ec8:	ldr	r3, [sp, #36]	; 0x24
   11ecc:	ldr	fp, [sp, #24]
   11ed0:	ldr	r4, [r3, #4]
   11ed4:	cmp	r4, fp
   11ed8:	str	r4, [sp, #24]
   11edc:	bhi	11c60 <ftello64@plt+0x7cc>
   11ee0:	ldr	ip, [pc, #1528]	; 124e0 <ftello64@plt+0x104c>
   11ee4:	ldr	lr, [sp, #60]	; 0x3c
   11ee8:	ldr	r0, [r9, #1132]	; 0x46c
   11eec:	ldr	r3, [ip]
   11ef0:	ldr	r2, [ip, #4]
   11ef4:	adds	r3, r3, #1
   11ef8:	add	lr, lr, #1
   11efc:	adc	r2, r2, #0
   11f00:	ldr	r1, [r9, #1124]	; 0x464
   11f04:	cmp	r0, lr
   11f08:	str	lr, [sp, #60]	; 0x3c
   11f0c:	ldr	lr, [sp, #68]	; 0x44
   11f10:	mov	fp, r9
   11f14:	add	r0, r1, lr
   11f18:	str	r3, [r1, lr]
   11f1c:	str	r3, [ip]
   11f20:	str	r2, [ip, #4]
   11f24:	str	r2, [r0, #4]
   11f28:	bgt	11b7c <ftello64@plt+0x6e8>
   11f2c:	ldr	r1, [r9, #1416]	; 0x588
   11f30:	mov	sl, r9
   11f34:	cmp	r1, #0
   11f38:	bne	13434 <ftello64@plt+0x1fa0>
   11f3c:	ldrb	r3, [sl, #533]	; 0x215
   11f40:	cmp	r3, #0
   11f44:	bne	12dcc <ftello64@plt+0x1938>
   11f48:	ldrb	r3, [sl, #532]	; 0x214
   11f4c:	cmp	r3, #0
   11f50:	bne	12e88 <ftello64@plt+0x19f4>
   11f54:	ldr	r3, [pc, #1436]	; 124f8 <ftello64@plt+0x1064>
   11f58:	str	r3, [sp, #8]
   11f5c:	ldr	r2, [sp, #8]
   11f60:	ldr	r3, [r2, #8]
   11f64:	cmp	r3, #0
   11f68:	movlt	r3, #0
   11f6c:	strlt	r3, [r2, #8]
   11f70:	ldr	r3, [sp, #8]
   11f74:	ldr	r4, [r3, #8]
   11f78:	ldr	r5, [r3, #4]
   11f7c:	ldr	r0, [r3, #12]
   11f80:	add	r4, r4, r4, lsr #31
   11f84:	cmp	r0, #0
   11f88:	asr	r4, r4, #1
   11f8c:	sub	r5, r4, r5
   11f90:	str	r4, [sl, #1480]	; 0x5c8
   11f94:	str	r4, [sl, #1488]	; 0x5d0
   11f98:	str	r5, [sl, #1484]	; 0x5cc
   11f9c:	beq	1369c <ftello64@plt+0x2208>
   11fa0:	ldrb	r3, [r0]
   11fa4:	cmp	r3, #0
   11fa8:	beq	1369c <ftello64@plt+0x2208>
   11fac:	bl	1132c <strlen@plt>
   11fb0:	str	r0, [sl, #1492]	; 0x5d4
   11fb4:	ldr	r3, [sp, #8]
   11fb8:	ldrb	r2, [r3]
   11fbc:	ldr	r3, [sl, #1492]	; 0x5d4
   11fc0:	cmp	r2, #0
   11fc4:	lsl	r3, r3, #1
   11fc8:	addeq	r3, r3, #1
   11fcc:	beq	11fe0 <ftello64@plt+0xb4c>
   11fd0:	subs	r5, r5, r3
   11fd4:	movmi	r2, #0
   11fd8:	strpl	r5, [sl, #1484]	; 0x5cc
   11fdc:	strmi	r2, [sl, #1484]	; 0x5cc
   11fe0:	sub	r3, r4, r3
   11fe4:	str	r3, [sl, #1488]	; 0x5d0
   11fe8:	bl	11308 <__ctype_b_loc@plt>
   11fec:	ldr	ip, [pc, #1228]	; 124c0 <ftello64@plt+0x102c>
   11ff0:	mov	r2, ip
   11ff4:	ldr	r1, [r0]
   11ff8:	str	r0, [sp, #16]
   11ffc:	sub	r1, r1, #2
   12000:	add	r0, ip, #256	; 0x100
   12004:	ldrh	r3, [r1, #2]!
   12008:	lsr	r3, r3, #13
   1200c:	and	r3, r3, #1
   12010:	strb	r3, [r2], #1
   12014:	cmp	r0, r2
   12018:	bne	12004 <ftello64@plt+0xb70>
   1201c:	ldr	r3, [sl, #516]	; 0x204
   12020:	mov	r2, #1
   12024:	cmp	r3, #2
   12028:	strb	r2, [sl, #272]	; 0x110
   1202c:	strbeq	r2, [sl, #294]	; 0x126
   12030:	beq	1207c <ftello64@plt+0xbe8>
   12034:	cmp	r3, #3
   12038:	bne	1207c <ftello64@plt+0xbe8>
   1203c:	ldr	r1, [pc, #1152]	; 124c4 <ftello64@plt+0x1030>
   12040:	mov	r3, #36	; 0x24
   12044:	add	r0, sl, r3
   12048:	ldrb	r3, [r1, #1]!
   1204c:	strb	r2, [r0, #260]	; 0x104
   12050:	cmp	r3, #0
   12054:	bne	12044 <ftello64@plt+0xbb0>
   12058:	ldr	r2, [pc, #1128]	; 124c8 <ftello64@plt+0x1034>
   1205c:	add	r1, ip, #127	; 0x7f
   12060:	add	r0, r2, #128	; 0x80
   12064:	ldrb	r3, [r2, #1]!
   12068:	adds	r3, r3, #0
   1206c:	movne	r3, #1
   12070:	cmp	r0, r2
   12074:	strb	r3, [r1, #1]!
   12078:	bne	12064 <ftello64@plt+0xbd0>
   1207c:	ldr	r2, [sl, #1416]	; 0x588
   12080:	mov	r3, #0
   12084:	cmp	r2, r3
   12088:	str	r3, [sl, #1496]	; 0x5d8
   1208c:	str	r3, [sl, #1500]	; 0x5dc
   12090:	strb	r3, [sl, #1504]	; 0x5e0
   12094:	str	r3, [sl, #1508]	; 0x5e4
   12098:	str	r3, [sl, #1512]	; 0x5e8
   1209c:	strb	r3, [sl, #1516]	; 0x5ec
   120a0:	ldr	r2, [sl, #1468]	; 0x5bc
   120a4:	ble	13104 <ftello64@plt+0x1c70>
   120a8:	ldr	fp, [pc, #1036]	; 124bc <ftello64@plt+0x1028>
   120ac:	add	r9, r2, #32
   120b0:	mov	r8, r9
   120b4:	str	r3, [sp, #28]
   120b8:	add	r3, fp, #664	; 0x298
   120bc:	str	r3, [sp, #40]	; 0x28
   120c0:	ldr	r1, [r8, #-8]
   120c4:	ldr	r2, [sl, #1128]	; 0x468
   120c8:	ldr	r3, [r8, #-32]	; 0xffffffe0
   120cc:	ldr	r5, [r8, #-28]	; 0xffffffe4
   120d0:	ldr	r6, [r8, #-20]	; 0xffffffec
   120d4:	add	ip, r2, r1, lsl #3
   120d8:	ldr	r4, [r8, #-24]	; 0xffffffe8
   120dc:	ldr	r2, [r2, r1, lsl #3]
   120e0:	add	r5, r3, r5
   120e4:	add	r6, r3, r6
   120e8:	ldr	r0, [sl, #1488]	; 0x5d0
   120ec:	str	r2, [sp, #24]
   120f0:	cmp	r5, r6
   120f4:	add	r2, r3, r4
   120f8:	str	r3, [sl, #1520]	; 0x5f0
   120fc:	ldr	r7, [ip, #4]
   12100:	str	r5, [sl, #1524]	; 0x5f4
   12104:	str	r2, [sp, #32]
   12108:	add	r3, r3, r0
   1210c:	bcs	121c8 <ftello64@plt+0xd34>
   12110:	cmp	r5, r3
   12114:	bhi	1358c <ftello64@plt+0x20f8>
   12118:	mov	r4, #0
   1211c:	b	12168 <ftello64@plt+0xcd4>
   12120:	str	r4, [sp]
   12124:	mov	r3, #0
   12128:	sub	r2, r6, r5
   1212c:	mov	r1, r5
   12130:	mov	r0, fp
   12134:	bl	11350 <re_match@plt>
   12138:	cmn	r0, #2
   1213c:	beq	12ce8 <ftello64@plt+0x1854>
   12140:	cmn	r0, #1
   12144:	moveq	r0, #1
   12148:	add	r5, r5, r0
   1214c:	cmp	r6, r5
   12150:	bls	121c4 <ftello64@plt+0xd30>
   12154:	ldr	r3, [sl, #1520]	; 0x5f0
   12158:	ldr	r2, [sl, #1488]	; 0x5d0
   1215c:	add	r3, r3, r2
   12160:	cmp	r5, r3
   12164:	bhi	13588 <ftello64@plt+0x20f4>
   12168:	ldr	r3, [sl, #828]	; 0x33c
   1216c:	str	r5, [sl, #1524]	; 0x5f4
   12170:	cmp	r3, #0
   12174:	bne	12120 <ftello64@plt+0xc8c>
   12178:	ldrb	r3, [r5]
   1217c:	add	r3, sl, r3
   12180:	ldrb	r3, [r3, #1136]	; 0x470
   12184:	cmp	r3, #0
   12188:	addeq	r5, r5, #1
   1218c:	beq	1214c <ftello64@plt+0xcb8>
   12190:	cmp	r6, r5
   12194:	bls	121c4 <ftello64@plt+0xd30>
   12198:	add	r3, r5, #1
   1219c:	b	121b8 <ftello64@plt+0xd24>
   121a0:	ldrb	r2, [r3]
   121a4:	add	r3, r3, #1
   121a8:	add	r2, sl, r2
   121ac:	ldrb	r2, [r2, #1136]	; 0x470
   121b0:	cmp	r2, #0
   121b4:	beq	12154 <ftello64@plt+0xcc0>
   121b8:	cmp	r6, r3
   121bc:	mov	r5, r3
   121c0:	bne	121a0 <ftello64@plt+0xd0c>
   121c4:	ldr	r4, [r8, #-24]	; 0xffffffe8
   121c8:	ldr	r1, [sl, #1520]	; 0x5f0
   121cc:	ldr	r3, [sl, #1488]	; 0x5d0
   121d0:	add	r3, r1, r3
   121d4:	cmp	r5, r3
   121d8:	strls	r5, [sl, #1524]	; 0x5f4
   121dc:	ldr	r3, [sp, #8]
   121e0:	ldr	r2, [r3, #12]
   121e4:	ldr	r3, [sl, #1524]	; 0x5f4
   121e8:	cmp	r2, #0
   121ec:	beq	121fc <ftello64@plt+0xd68>
   121f0:	cmp	r6, r3
   121f4:	movls	r2, #0
   121f8:	movhi	r2, #1
   121fc:	cmp	r1, r3
   12200:	strb	r2, [sl, #1528]	; 0x5f8
   12204:	bcs	12244 <ftello64@plt+0xdb0>
   12208:	ldr	r2, [sp, #16]
   1220c:	mov	lr, #0
   12210:	ldr	ip, [r2]
   12214:	b	12224 <ftello64@plt+0xd90>
   12218:	cmp	r1, r3
   1221c:	mov	lr, #1
   12220:	beq	13594 <ftello64@plt+0x2100>
   12224:	mov	r0, r3
   12228:	ldrb	r2, [r3, #-1]!
   1222c:	lsl	r2, r2, #1
   12230:	ldrh	r2, [ip, r2]
   12234:	tst	r2, #8192	; 0x2000
   12238:	bne	12218 <ftello64@plt+0xd84>
   1223c:	cmp	lr, #0
   12240:	strne	r0, [sl, #1524]	; 0x5f4
   12244:	ldr	r0, [sl, #1480]	; 0x5c8
   12248:	ldr	r2, [sl, #1432]	; 0x598
   1224c:	rsb	r3, r4, #0
   12250:	add	r2, r0, r2
   12254:	cmp	r3, r2
   12258:	ble	13518 <ftello64@plt+0x2084>
   1225c:	ldr	r3, [sl, #828]	; 0x33c
   12260:	sub	r4, r1, r2
   12264:	cmp	r3, #0
   12268:	beq	13600 <ftello64@plt+0x216c>
   1226c:	mov	r3, #0
   12270:	str	r3, [sp]
   12274:	mov	r1, r4
   12278:	mov	r0, fp
   1227c:	bl	11350 <re_match@plt>
   12280:	cmn	r0, #2
   12284:	beq	12ce8 <ftello64@plt+0x1854>
   12288:	cmn	r0, #1
   1228c:	moveq	r0, #1
   12290:	add	r4, r4, r0
   12294:	ldr	r3, [sl, #1520]	; 0x5f0
   12298:	str	r4, [sl, #1532]	; 0x5fc
   1229c:	cmp	r4, r3
   122a0:	str	r3, [sl, #1536]	; 0x600
   122a4:	bcs	122e4 <ftello64@plt+0xe50>
   122a8:	ldr	r2, [sp, #16]
   122ac:	mov	r0, #0
   122b0:	ldr	r1, [r2]
   122b4:	b	122c4 <ftello64@plt+0xe30>
   122b8:	cmp	r4, r3
   122bc:	mov	r0, #1
   122c0:	beq	1359c <ftello64@plt+0x2108>
   122c4:	mov	ip, r3
   122c8:	ldrb	r2, [r3, #-1]!
   122cc:	lsl	r2, r2, #1
   122d0:	ldrh	r2, [r1, r2]
   122d4:	tst	r2, #8192	; 0x2000
   122d8:	bne	122b8 <ftello64@plt+0xe24>
   122dc:	cmp	r0, #0
   122e0:	strne	ip, [sl, #1536]	; 0x600
   122e4:	ldr	r3, [sl, #1484]	; 0x5cc
   122e8:	ldr	r2, [sl, #1536]	; 0x600
   122ec:	add	r0, r4, r3
   122f0:	mov	r1, r4
   122f4:	mov	r5, #0
   122f8:	cmp	r2, r0
   122fc:	bls	12350 <ftello64@plt+0xebc>
   12300:	ldr	ip, [sl, #828]	; 0x33c
   12304:	cmp	ip, #0
   12308:	beq	13450 <ftello64@plt+0x1fbc>
   1230c:	str	r5, [sp]
   12310:	sub	r2, r2, r1
   12314:	mov	r3, #0
   12318:	mov	r0, fp
   1231c:	bl	11350 <re_match@plt>
   12320:	cmn	r0, #2
   12324:	beq	12ce8 <ftello64@plt+0x1854>
   12328:	cmn	r0, #1
   1232c:	ldr	r1, [sl, #1532]	; 0x5fc
   12330:	moveq	r0, #1
   12334:	ldr	r3, [sl, #1484]	; 0x5cc
   12338:	add	r1, r1, r0
   1233c:	ldr	r2, [sl, #1536]	; 0x600
   12340:	add	r0, r1, r3
   12344:	cmp	r2, r0
   12348:	str	r1, [sl, #1532]	; 0x5fc
   1234c:	bhi	12300 <ftello64@plt+0xe6c>
   12350:	ldr	r0, [sp, #8]
   12354:	ldr	r0, [r0, #12]
   12358:	cmp	r0, #0
   1235c:	strbeq	r0, [sl, #1540]	; 0x604
   12360:	beq	123cc <ftello64@plt+0xf38>
   12364:	ldr	ip, [sp, #24]
   12368:	cmp	ip, r1
   1236c:	bcs	138ec <ftello64@plt+0x2458>
   12370:	ldr	r0, [sp, #16]
   12374:	str	r6, [sp, #36]	; 0x24
   12378:	mov	r6, ip
   1237c:	ldr	r5, [r0]
   12380:	mov	r0, r1
   12384:	b	12390 <ftello64@plt+0xefc>
   12388:	cmp	r6, r0
   1238c:	beq	135d4 <ftello64@plt+0x2140>
   12390:	sub	lr, r0, #1
   12394:	ldrb	ip, [lr]
   12398:	mov	r9, r0
   1239c:	mov	r0, lr
   123a0:	lsl	ip, ip, #1
   123a4:	ldrh	ip, [r5, ip]
   123a8:	tst	ip, #8192	; 0x2000
   123ac:	bne	12388 <ftello64@plt+0xef4>
   123b0:	ldr	r6, [sp, #36]	; 0x24
   123b4:	mov	lr, r9
   123b8:	ldr	r0, [sp, #32]
   123bc:	cmp	r0, lr
   123c0:	movcs	lr, #0
   123c4:	movcc	lr, #1
   123c8:	strb	lr, [sl, #1540]	; 0x604
   123cc:	cmp	r7, r1
   123d0:	bls	12418 <ftello64@plt+0xf84>
   123d4:	ldr	r0, [sp, #16]
   123d8:	mov	lr, #0
   123dc:	ldr	r5, [r0]
   123e0:	mov	r0, r1
   123e4:	b	123f8 <ftello64@plt+0xf64>
   123e8:	cmp	r7, r0
   123ec:	mov	r1, r0
   123f0:	mov	lr, #1
   123f4:	beq	135a4 <ftello64@plt+0x2110>
   123f8:	mov	r1, r0
   123fc:	ldrb	ip, [r0], #1
   12400:	lsl	ip, ip, #1
   12404:	ldrh	ip, [r5, ip]
   12408:	tst	ip, #8192	; 0x2000
   1240c:	bne	123e8 <ftello64@plt+0xf54>
   12410:	cmp	lr, #0
   12414:	strne	r1, [sl, #1532]	; 0x5fc
   12418:	sub	r1, r2, r1
   1241c:	ldr	r2, [sp, #8]
   12420:	sub	r1, r3, r1
   12424:	ldr	r9, [r2, #4]
   12428:	sub	r9, r1, r9
   1242c:	cmp	r9, #0
   12430:	ble	135ac <ftello64@plt+0x2118>
   12434:	ldr	r5, [sl, #1524]	; 0x5f4
   12438:	cmp	r7, r5
   1243c:	str	r5, [sl, #1496]	; 0x5d8
   12440:	bls	12564 <ftello64@plt+0x10d0>
   12444:	ldr	r2, [sp, #16]
   12448:	mov	r3, r5
   1244c:	mov	r0, #0
   12450:	ldr	r1, [r2]
   12454:	b	12540 <ftello64@plt+0x10ac>
   12458:	andeq	sp, r2, r8, lsl #30
   1245c:			; <UNDEFINED> instruction: 0x0001c3bc
   12460:	andeq	fp, r1, r4, ror #31
   12464:	andeq	ip, r1, r8, ror r9
   12468:	andeq	ip, r1, r0, asr #17
   1246c:	andeq	r4, r1, r0, lsr sp
   12470:	andeq	ip, r1, r8, ror #19
   12474:	andeq	lr, r2, r8, asr #3
   12478:	andeq	lr, r2, r0, ror #2
   1247c:			; <UNDEFINED> instruction: 0x0001c9bc
   12480:	ldrdeq	fp, [r1], -r8
   12484:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   12488:	andeq	lr, r2, ip, asr r1
   1248c:	andeq	ip, r1, r8, asr #19
   12490:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   12494:			; <UNDEFINED> instruction: 0x0001c8bc
   12498:	ldrdeq	ip, [r1], -r4
   1249c:			; <UNDEFINED> instruction: 0x0002e1b0
   124a0:	ldrdeq	lr, [r2], -r3
   124a4:	andeq	lr, r2, r8, ror #7
   124a8:	andeq	lr, r2, ip, lsl #10
   124ac:	andeq	lr, r2, r0, asr #14
   124b0:	andeq	lr, r2, ip, asr #14
   124b4:	andeq	lr, r2, r0, ror r7
   124b8:	andeq	lr, r2, ip, ror #7
   124bc:	andeq	lr, r2, r0, lsl r5
   124c0:	ldrdeq	lr, [r2], -r4
   124c4:	andeq	ip, r1, ip, ror #18
   124c8:	strdeq	ip, [r1], -fp
   124cc:			; <UNDEFINED> instruction: 0x0001c3bc
   124d0:	andeq	ip, r1, r0, lsl #21
   124d4:	andeq	ip, r1, r4, lsl #20
   124d8:	andeq	ip, r1, r8, lsl #20
   124dc:	adceq	sl, sl, #692224	; 0xa9000
   124e0:	andeq	lr, r2, r0, ror #14
   124e4:	andeq	lr, r2, r0, asr #12
   124e8:	andeq	ip, r1, ip, lsl sl
   124ec:	andeq	ip, r1, r8, lsr #5
   124f0:	ldrdeq	lr, [r2], -r0
   124f4:	andeq	ip, r1, r8, ror sl
   124f8:	andeq	lr, r2, r8, asr #2
   124fc:	andeq	lr, r2, pc, lsr r6
   12500:	ldrdeq	ip, [r1], -r0
   12504:	muleq	r1, r4, sl
   12508:	andeq	lr, r2, r0, lsr #15
   1250c:	muleq	r1, ip, sl
   12510:	andeq	sp, r2, r8, lsl #30
   12514:	andeq	ip, r1, r8, lsl #21
   12518:			; <UNDEFINED> instruction: 0x0002e7b4
   1251c:	muleq	r1, r0, sl
   12520:	andeq	lr, r2, r4, asr #3
   12524:	andeq	lr, r2, r0, asr #15
   12528:	muleq	r2, r0, r7
   1252c:			; <UNDEFINED> instruction: 0x000143b8
   12530:	cmp	r7, r3
   12534:	mov	r5, r3
   12538:	mov	r0, #1
   1253c:	beq	12560 <ftello64@plt+0x10cc>
   12540:	mov	r5, r3
   12544:	ldrb	r2, [r3], #1
   12548:	lsl	r2, r2, #1
   1254c:	ldrh	r2, [r1, r2]
   12550:	tst	r2, #8192	; 0x2000
   12554:	bne	12530 <ftello64@plt+0x109c>
   12558:	cmp	r0, #0
   1255c:	beq	12564 <ftello64@plt+0x10d0>
   12560:	str	r5, [sl, #1496]	; 0x5d8
   12564:	ldr	r3, [sl, #1496]	; 0x5d8
   12568:	cmp	r6, r5
   1256c:	str	r5, [sl, #1500]	; 0x5dc
   12570:	add	r3, r3, r9
   12574:	bls	12628 <ftello64@plt+0x1194>
   12578:	cmp	r5, r3
   1257c:	bcs	135dc <ftello64@plt+0x2148>
   12580:	mov	r7, #0
   12584:	b	125cc <ftello64@plt+0x1138>
   12588:	str	r7, [sp]
   1258c:	mov	r3, #0
   12590:	sub	r2, r6, r5
   12594:	mov	r1, r5
   12598:	mov	r0, fp
   1259c:	bl	11350 <re_match@plt>
   125a0:	cmn	r0, #2
   125a4:	beq	12ce8 <ftello64@plt+0x1854>
   125a8:	cmn	r0, #1
   125ac:	moveq	r0, #1
   125b0:	add	r5, r5, r0
   125b4:	cmp	r6, r5
   125b8:	bls	12628 <ftello64@plt+0x1194>
   125bc:	ldr	r3, [sl, #1496]	; 0x5d8
   125c0:	add	r3, r3, r9
   125c4:	cmp	r5, r3
   125c8:	bcs	135dc <ftello64@plt+0x2148>
   125cc:	ldr	r3, [sl, #828]	; 0x33c
   125d0:	str	r5, [sl, #1500]	; 0x5dc
   125d4:	cmp	r3, #0
   125d8:	bne	12588 <ftello64@plt+0x10f4>
   125dc:	ldrb	r3, [r5]
   125e0:	add	r3, sl, r3
   125e4:	ldrb	r3, [r3, #1136]	; 0x470
   125e8:	cmp	r3, #0
   125ec:	addeq	r5, r5, #1
   125f0:	beq	125b4 <ftello64@plt+0x1120>
   125f4:	cmp	r6, r5
   125f8:	bls	12628 <ftello64@plt+0x1194>
   125fc:	add	r3, r5, #1
   12600:	b	1261c <ftello64@plt+0x1188>
   12604:	ldrb	r2, [r3]
   12608:	add	r3, r3, #1
   1260c:	add	r2, sl, r2
   12610:	ldrb	r2, [r2, #1136]	; 0x470
   12614:	cmp	r2, #0
   12618:	beq	125bc <ftello64@plt+0x1128>
   1261c:	cmp	r6, r3
   12620:	mov	r5, r3
   12624:	bne	12604 <ftello64@plt+0x1170>
   12628:	ldr	r2, [sl, #1496]	; 0x5d8
   1262c:	add	r9, r2, r9
   12630:	cmp	r5, r9
   12634:	strcc	r5, [sl, #1500]	; 0x5dc
   12638:	ldr	r3, [sl, #1500]	; 0x5dc
   1263c:	cmp	r3, r2
   12640:	movls	r3, #0
   12644:	strbls	r3, [sl, #1504]	; 0x5e0
   12648:	bls	126b0 <ftello64@plt+0x121c>
   1264c:	ldr	r2, [sp, #8]
   12650:	cmp	r6, r3
   12654:	ldr	lr, [sl, #1496]	; 0x5d8
   12658:	ldr	r1, [r2, #12]
   1265c:	movls	r2, #0
   12660:	movhi	r2, #1
   12664:	cmp	r1, #0
   12668:	moveq	r2, #0
   1266c:	strb	r2, [sl, #1504]	; 0x5e0
   12670:	ldr	r2, [sp, #16]
   12674:	mov	r1, #0
   12678:	strb	r1, [sl, #1528]	; 0x5f8
   1267c:	ldr	r0, [r2]
   12680:	b	12690 <ftello64@plt+0x11fc>
   12684:	cmp	lr, r3
   12688:	mov	r1, #1
   1268c:	bcs	135e4 <ftello64@plt+0x2150>
   12690:	mov	ip, r3
   12694:	ldrb	r2, [r3, #-1]!
   12698:	lsl	r2, r2, #1
   1269c:	ldrh	r2, [r0, r2]
   126a0:	tst	r2, #8192	; 0x2000
   126a4:	bne	12684 <ftello64@plt+0x11f0>
   126a8:	cmp	r1, #0
   126ac:	strne	ip, [sl, #1500]	; 0x5dc
   126b0:	ldr	r2, [sl, #1520]	; 0x5f0
   126b4:	ldr	r3, [sl, #1524]	; 0x5f4
   126b8:	ldr	r5, [sl, #1488]	; 0x5d0
   126bc:	sub	r3, r3, r2
   126c0:	ldr	r2, [sp, #8]
   126c4:	sub	r5, r5, r3
   126c8:	ldr	r2, [r2, #4]
   126cc:	sub	r5, r5, r2
   126d0:	cmp	r5, #0
   126d4:	ble	135c0 <ftello64@plt+0x212c>
   126d8:	ldr	r3, [sl, #1532]	; 0x5fc
   126dc:	ldr	lr, [sp, #24]
   126e0:	str	r3, [sl, #1512]	; 0x5e8
   126e4:	cmp	lr, r3
   126e8:	bcs	12728 <ftello64@plt+0x1294>
   126ec:	ldr	r2, [sp, #16]
   126f0:	mov	r0, #0
   126f4:	ldr	r1, [r2]
   126f8:	b	12708 <ftello64@plt+0x1274>
   126fc:	cmp	lr, r3
   12700:	mov	r0, #1
   12704:	beq	135ec <ftello64@plt+0x2158>
   12708:	mov	ip, r3
   1270c:	ldrb	r2, [r3, #-1]!
   12710:	lsl	r2, r2, #1
   12714:	ldrh	r2, [r1, r2]
   12718:	tst	r2, #8192	; 0x2000
   1271c:	bne	126fc <ftello64@plt+0x1268>
   12720:	cmp	r0, #0
   12724:	strne	ip, [sl, #1512]	; 0x5e8
   12728:	ldr	r2, [sl, #1512]	; 0x5e8
   1272c:	add	r3, r4, r5
   12730:	mov	r7, #0
   12734:	str	r4, [sl, #1508]	; 0x5e4
   12738:	cmp	r2, r3
   1273c:	bls	12790 <ftello64@plt+0x12fc>
   12740:	ldr	r1, [sl, #828]	; 0x33c
   12744:	cmp	r1, #0
   12748:	beq	13474 <ftello64@plt+0x1fe0>
   1274c:	str	r7, [sp]
   12750:	sub	r2, r2, r4
   12754:	mov	r1, r4
   12758:	mov	r3, #0
   1275c:	mov	r0, fp
   12760:	bl	11350 <re_match@plt>
   12764:	cmn	r0, #2
   12768:	beq	12ce8 <ftello64@plt+0x1854>
   1276c:	cmn	r0, #1
   12770:	ldr	r4, [sl, #1508]	; 0x5e4
   12774:	moveq	r0, #1
   12778:	add	r4, r4, r0
   1277c:	ldr	r2, [sl, #1512]	; 0x5e8
   12780:	add	r3, r4, r5
   12784:	cmp	r2, r3
   12788:	str	r4, [sl, #1508]	; 0x5e4
   1278c:	bhi	12740 <ftello64@plt+0x12ac>
   12790:	cmp	r2, r4
   12794:	movls	r3, #0
   12798:	strbls	r3, [sl, #1516]	; 0x5ec
   1279c:	bls	12808 <ftello64@plt+0x1374>
   127a0:	ldr	r3, [sp, #8]
   127a4:	mov	r0, #0
   127a8:	strb	r0, [sl, #1540]	; 0x604
   127ac:	ldr	r1, [r3, #12]
   127b0:	ldr	r3, [sp, #32]
   127b4:	cmp	r3, r4
   127b8:	movcs	r3, #0
   127bc:	movcc	r3, #1
   127c0:	cmp	r1, #0
   127c4:	moveq	r3, #0
   127c8:	strb	r3, [sl, #1516]	; 0x5ec
   127cc:	ldr	r3, [sp, #16]
   127d0:	ldr	ip, [r3]
   127d4:	b	127e4 <ftello64@plt+0x1350>
   127d8:	cmp	r2, r4
   127dc:	mov	r0, #1
   127e0:	beq	135f8 <ftello64@plt+0x2164>
   127e4:	mov	r1, r4
   127e8:	add	r4, r4, #1
   127ec:	ldrb	r3, [r1]
   127f0:	lsl	r3, r3, #1
   127f4:	ldrh	r3, [ip, r3]
   127f8:	tst	r3, #8192	; 0x2000
   127fc:	bne	127d8 <ftello64@plt+0x1344>
   12800:	cmp	r0, #0
   12804:	strne	r1, [sl, #1508]	; 0x5e4
   12808:	ldrb	r0, [sl, #533]	; 0x215
   1280c:	cmp	r0, #0
   12810:	beq	13520 <ftello64@plt+0x208c>
   12814:	ldr	r2, [r8, #-8]
   12818:	ldr	r1, [sl, #1120]	; 0x460
   1281c:	ldr	r3, [r8, #-16]
   12820:	ldr	r0, [pc, #-860]	; 124cc <ftello64@plt+0x1038>
   12824:	ldr	r1, [r1, r2, lsl #2]
   12828:	ldr	r6, [r8, #-12]
   1282c:	cmp	r1, #0
   12830:	moveq	r1, r0
   12834:	adds	r5, r3, #1
   12838:	adc	r6, r6, #0
   1283c:	cmp	r2, #0
   12840:	ble	1285c <ftello64@plt+0x13c8>
   12844:	ldr	r3, [sl, #1124]	; 0x464
   12848:	add	r2, r3, r2, lsl #3
   1284c:	ldr	r3, [r2, #-8]
   12850:	ldr	r2, [r2, #-4]
   12854:	subs	r5, r5, r3
   12858:	sbc	r6, r6, r2
   1285c:	ldr	r0, [sl, #1472]	; 0x5c0
   12860:	bl	111d0 <stpcpy@plt>
   12864:	stm	sp, {r5, r6}
   12868:	ldr	r3, [pc, #-928]	; 124d0 <ftello64@plt+0x103c>
   1286c:	mvn	r2, #0
   12870:	mov	r1, #1
   12874:	mov	r4, r0
   12878:	bl	11374 <__sprintf_chk@plt>
   1287c:	add	r0, r4, r0
   12880:	str	r0, [sl, #1476]	; 0x5c4
   12884:	ldr	r3, [sl, #516]	; 0x204
   12888:	cmp	r3, #3
   1288c:	ldrls	pc, [pc, r3, lsl #2]
   12890:	b	130e8 <ftello64@plt+0x1c54>
   12894:	ldrdeq	r3, [r1], -r0
   12898:	ldrdeq	r3, [r1], -r0
   1289c:	andeq	r3, r1, r4, lsr #2
   128a0:	andeq	r2, r1, r8, lsl pc
   128a4:	ldr	sl, [pc, #-956]	; 124f0 <ftello64@plt+0x105c>
   128a8:	mov	r3, #1
   128ac:	mov	r0, #4
   128b0:	str	r3, [sl, #1132]	; 0x46c
   128b4:	bl	18a78 <ftello64@plt+0x75e4>
   128b8:	str	r0, [sl, #1120]	; 0x460
   128bc:	mov	r0, #8
   128c0:	bl	18a78 <ftello64@plt+0x75e4>
   128c4:	str	r0, [sl, #1124]	; 0x464
   128c8:	mov	r0, #8
   128cc:	bl	18a78 <ftello64@plt+0x75e4>
   128d0:	ldr	r4, [r5]
   128d4:	ldr	r8, [r6, r4, lsl #2]
   128d8:	lsl	r9, r4, #2
   128dc:	ldrb	r3, [r8]
   128e0:	cmp	r3, #0
   128e4:	str	r0, [sl, #1128]	; 0x468
   128e8:	bne	12ef8 <ftello64@plt+0x1a64>
   128ec:	ldr	r3, [sl, #1120]	; 0x460
   128f0:	mov	r2, #0
   128f4:	str	r2, [r3]
   128f8:	add	r4, r4, #1
   128fc:	cmp	r4, r7
   12900:	str	r4, [r5]
   12904:	bge	11a64 <ftello64@plt+0x5d0>
   12908:	ldr	r3, [pc, #-1008]	; 12520 <ftello64@plt+0x108c>
   1290c:	add	r9, r6, r9
   12910:	ldr	r1, [pc, #-1092]	; 124d4 <ftello64@plt+0x1040>
   12914:	ldr	r0, [r9, #4]
   12918:	ldr	r2, [r3]
   1291c:	bl	14e60 <ftello64@plt+0x39cc>
   12920:	subs	r8, r0, #0
   12924:	beq	139e4 <ftello64@plt+0x2550>
   12928:	ldr	r3, [r5]
   1292c:	add	r3, r3, #1
   12930:	cmp	r3, r7
   12934:	str	r3, [r5]
   12938:	bge	11a64 <ftello64@plt+0x5d0>
   1293c:	mov	r2, #5
   12940:	ldr	r1, [pc, #-1136]	; 124d8 <ftello64@plt+0x1044>
   12944:	mov	r0, #0
   12948:	bl	111dc <dcgettext@plt>
   1294c:	ldr	r3, [r5]
   12950:	mov	r4, r0
   12954:	ldr	r0, [r6, r3, lsl #2]
   12958:	bl	17d74 <ftello64@plt+0x68e0>
   1295c:	mov	r1, #0
   12960:	mov	r2, r4
   12964:	mov	r3, r0
   12968:	mov	r0, r1
   1296c:	bl	11290 <error@plt>
   12970:	mov	r0, #1
   12974:	bl	14644 <ftello64@plt+0x31b0>
   12978:	cmp	r4, r7
   1297c:	bcs	129cc <ftello64@plt+0x1538>
   12980:	ldrb	r2, [r4]
   12984:	add	r2, r9, r2
   12988:	ldrb	r2, [r2, #1136]	; 0x470
   1298c:	cmp	r2, #0
   12990:	beq	129cc <ftello64@plt+0x1538>
   12994:	add	r3, r4, #1
   12998:	b	129b4 <ftello64@plt+0x1520>
   1299c:	ldrb	r2, [r3]
   129a0:	add	r3, r3, #1
   129a4:	add	r2, r9, r2
   129a8:	ldrb	r2, [r2, #1136]	; 0x470
   129ac:	cmp	r2, #0
   129b0:	beq	11d50 <ftello64@plt+0x8bc>
   129b4:	cmp	r7, r3
   129b8:	mov	fp, r3
   129bc:	bne	1299c <ftello64@plt+0x1508>
   129c0:	cmp	r4, fp
   129c4:	bne	11d58 <ftello64@plt+0x8c4>
   129c8:	ldr	r3, [r9, #828]	; 0x33c
   129cc:	add	fp, r4, #1
   129d0:	b	11d04 <ftello64@plt+0x870>
   129d4:	ldr	r3, [pc, #-1276]	; 124e0 <ftello64@plt+0x104c>
   129d8:	cmp	r4, sl
   129dc:	ldr	r2, [r3]
   129e0:	ldr	r3, [r3, #4]
   129e4:	str	r2, [sp, #44]	; 0x2c
   129e8:	str	r3, [sp, #48]	; 0x30
   129ec:	bls	12cc0 <ftello64@plt+0x182c>
   129f0:	ldr	r0, [sp, #8]
   129f4:	mov	r1, #0
   129f8:	str	r9, [sp, #8]
   129fc:	mov	r9, r8
   12a00:	mov	r8, r4
   12a04:	mov	r4, r2
   12a08:	mov	r2, r7
   12a0c:	mov	r7, r3
   12a10:	mov	r3, r6
   12a14:	b	12a24 <ftello64@plt+0x1590>
   12a18:	cmp	r8, sl
   12a1c:	bls	12aa4 <ftello64@plt+0x1610>
   12a20:	mov	r0, r5
   12a24:	mov	r5, sl
   12a28:	ldrb	ip, [r5], #1
   12a2c:	cmp	ip, #10
   12a30:	movne	sl, r5
   12a34:	movne	r5, r0
   12a38:	bne	12a18 <ftello64@plt+0x1584>
   12a3c:	ldr	r1, [sp, #36]	; 0x24
   12a40:	adds	r4, r4, #1
   12a44:	adc	r7, r7, #0
   12a48:	ldr	r6, [r1, #4]
   12a4c:	cmp	r6, r5
   12a50:	bls	12cc8 <ftello64@plt+0x1834>
   12a54:	str	r2, [sp, #56]	; 0x38
   12a58:	str	r3, [sp, #52]	; 0x34
   12a5c:	bl	11308 <__ctype_b_loc@plt>
   12a60:	mov	r1, r5
   12a64:	ldr	r3, [sp, #52]	; 0x34
   12a68:	ldr	r2, [sp, #56]	; 0x38
   12a6c:	ldr	ip, [r0]
   12a70:	b	12a80 <ftello64@plt+0x15ec>
   12a74:	cmp	r6, r1
   12a78:	mov	sl, r1
   12a7c:	beq	12a98 <ftello64@plt+0x1604>
   12a80:	mov	sl, r1
   12a84:	ldrb	r0, [r1], #1
   12a88:	lsl	r0, r0, #1
   12a8c:	ldrh	r0, [ip, r0]
   12a90:	tst	r0, #8192	; 0x2000
   12a94:	beq	12a74 <ftello64@plt+0x15e0>
   12a98:	cmp	r8, sl
   12a9c:	ldr	r1, [sp, #32]
   12aa0:	bhi	12a20 <ftello64@plt+0x158c>
   12aa4:	cmp	r1, #0
   12aa8:	mov	r6, r3
   12aac:	mov	r3, r7
   12ab0:	mov	r7, r2
   12ab4:	mov	r2, r4
   12ab8:	mov	r4, r8
   12abc:	mov	r8, r9
   12ac0:	ldr	r9, [sp, #8]
   12ac4:	ldrne	r1, [pc, #-1516]	; 124e0 <ftello64@plt+0x104c>
   12ac8:	strdne	r2, [sp, #44]	; 0x2c
   12acc:	strdne	r2, [r1]
   12ad0:	ldr	r3, [sp, #44]	; 0x2c
   12ad4:	str	r5, [sp, #8]
   12ad8:	str	r3, [r6, #16]
   12adc:	ldr	r3, [sp, #48]	; 0x30
   12ae0:	str	r3, [r6, #20]
   12ae4:	b	11e28 <ftello64@plt+0x994>
   12ae8:	cmp	r0, #0
   12aec:	beq	12c6c <ftello64@plt+0x17d8>
   12af0:	ldr	r2, [pc, #-1564]	; 124dc <ftello64@plt+0x1048>
   12af4:	cmp	r3, r2
   12af8:	bhi	12c90 <ftello64@plt+0x17fc>
   12afc:	add	r2, r3, #1
   12b00:	add	r3, r2, r3, lsr #1
   12b04:	lsl	r1, r3, #5
   12b08:	str	r3, [r9, #1464]	; 0x5b8
   12b0c:	bl	18ad4 <ftello64@plt+0x7640>
   12b10:	ldrb	r3, [r9, #532]	; 0x214
   12b14:	str	r3, [sp, #16]
   12b18:	ldr	r3, [r9, #1416]	; 0x588
   12b1c:	str	r3, [sp, #28]
   12b20:	str	r0, [r9, #1468]	; 0x5bc
   12b24:	b	11de4 <ftello64@plt+0x950>
   12b28:	cmp	r4, sl
   12b2c:	bls	12bec <ftello64@plt+0x1758>
   12b30:	ldr	r3, [pc, #-1624]	; 124e0 <ftello64@plt+0x104c>
   12b34:	mov	r1, r9
   12b38:	mov	r2, #0
   12b3c:	mov	r9, r7
   12b40:	ldm	r3, {r5, r6}
   12b44:	ldr	r0, [sp, #40]	; 0x28
   12b48:	mov	r7, r4
   12b4c:	b	12b58 <ftello64@plt+0x16c4>
   12b50:	cmp	r7, sl
   12b54:	bls	12bd0 <ftello64@plt+0x173c>
   12b58:	ldrb	r3, [sl], #1
   12b5c:	cmp	r3, #10
   12b60:	bne	12b50 <ftello64@plt+0x16bc>
   12b64:	ldr	r3, [sp, #36]	; 0x24
   12b68:	adds	r5, r5, #1
   12b6c:	adc	r6, r6, #0
   12b70:	ldr	r4, [r3, #4]
   12b74:	cmp	r4, sl
   12b78:	bls	12c9c <ftello64@plt+0x1808>
   12b7c:	str	r1, [sp, #8]
   12b80:	bl	11308 <__ctype_b_loc@plt>
   12b84:	mov	r2, sl
   12b88:	ldr	r1, [sp, #8]
   12b8c:	ldr	ip, [r0]
   12b90:	b	12ba0 <ftello64@plt+0x170c>
   12b94:	cmp	r4, r2
   12b98:	mov	r3, r2
   12b9c:	beq	12bb8 <ftello64@plt+0x1724>
   12ba0:	mov	r3, r2
   12ba4:	ldrb	r0, [r2], #1
   12ba8:	lsl	r0, r0, #1
   12bac:	ldrh	r0, [ip, r0]
   12bb0:	tst	r0, #8192	; 0x2000
   12bb4:	beq	12b94 <ftello64@plt+0x1700>
   12bb8:	sub	r0, r3, sl
   12bbc:	str	sl, [sp, #8]
   12bc0:	mov	sl, r3
   12bc4:	cmp	r7, sl
   12bc8:	ldr	r2, [sp, #16]
   12bcc:	bhi	12b58 <ftello64@plt+0x16c4>
   12bd0:	cmp	r2, #0
   12bd4:	mov	r4, r7
   12bd8:	ldrne	r3, [pc, #-1792]	; 124e0 <ftello64@plt+0x104c>
   12bdc:	mov	r7, r9
   12be0:	mov	r9, r1
   12be4:	str	r0, [sp, #40]	; 0x28
   12be8:	stmne	r3, {r5, r6}
   12bec:	cmp	r4, sl
   12bf0:	bcs	11d80 <ftello64@plt+0x8ec>
   12bf4:	ldr	r3, [r9, #828]	; 0x33c
   12bf8:	b	11d04 <ftello64@plt+0x870>
   12bfc:	cmp	r8, r7
   12c00:	bcs	11e44 <ftello64@plt+0x9b0>
   12c04:	bl	11308 <__ctype_b_loc@plt>
   12c08:	mov	r3, r8
   12c0c:	ldr	r1, [r0]
   12c10:	b	12c20 <ftello64@plt+0x178c>
   12c14:	cmp	r7, r3
   12c18:	mov	r8, r3
   12c1c:	beq	11e44 <ftello64@plt+0x9b0>
   12c20:	mov	r8, r3
   12c24:	add	r3, r3, #1
   12c28:	ldrb	r2, [r8]
   12c2c:	lsl	r2, r2, #1
   12c30:	ldrh	r2, [r1, r2]
   12c34:	tst	r2, #8192	; 0x2000
   12c38:	beq	12c14 <ftello64@plt+0x1780>
   12c3c:	cmp	r8, r7
   12c40:	bcs	11e44 <ftello64@plt+0x9b0>
   12c44:	cmp	r7, r3
   12c48:	mov	r8, r3
   12c4c:	beq	11e44 <ftello64@plt+0x9b0>
   12c50:	ldrb	r2, [r3]
   12c54:	add	r3, r3, #1
   12c58:	lsl	r2, r2, #1
   12c5c:	ldrh	r2, [r1, r2]
   12c60:	tst	r2, #8192	; 0x2000
   12c64:	bne	12c44 <ftello64@plt+0x17b0>
   12c68:	b	11e44 <ftello64@plt+0x9b0>
   12c6c:	cmp	r3, #0
   12c70:	beq	12cb4 <ftello64@plt+0x1820>
   12c74:	lsrs	r2, r3, #27
   12c78:	movne	r2, #1
   12c7c:	moveq	r2, #0
   12c80:	lsls	r1, r3, #5
   12c84:	bmi	12c90 <ftello64@plt+0x17fc>
   12c88:	cmp	r2, #0
   12c8c:	beq	12b08 <ftello64@plt+0x1674>
   12c90:	bl	18cc0 <ftello64@plt+0x782c>
   12c94:	mov	r8, r3
   12c98:	b	11cf4 <ftello64@plt+0x860>
   12c9c:	mov	r3, sl
   12ca0:	mov	r0, #0
   12ca4:	b	12bbc <ftello64@plt+0x1728>
   12ca8:	beq	11ec8 <ftello64@plt+0xa34>
   12cac:	mov	r4, fp
   12cb0:	b	129cc <ftello64@plt+0x1538>
   12cb4:	mov	r1, #64	; 0x40
   12cb8:	mov	r3, #2
   12cbc:	b	12b08 <ftello64@plt+0x1674>
   12cc0:	ldr	r5, [sp, #8]
   12cc4:	b	12ad0 <ftello64@plt+0x163c>
   12cc8:	ldr	r1, [sp, #32]
   12ccc:	mov	sl, r5
   12cd0:	b	12a18 <ftello64@plt+0x1584>
   12cd4:	ldr	r3, [sp, #36]	; 0x24
   12cd8:	str	r2, [sp, #40]	; 0x28
   12cdc:	mov	sl, r9
   12ce0:	ldr	r4, [r3, #4]
   12ce4:	b	11c44 <ftello64@plt+0x7b0>
   12ce8:	bl	13c18 <ftello64@plt+0x2784>
   12cec:	ldr	r4, [sl, #520]	; 0x208
   12cf0:	cmp	r4, #0
   12cf4:	beq	12eb4 <ftello64@plt+0x1a20>
   12cf8:	mov	r0, r4
   12cfc:	add	r2, sp, #92	; 0x5c
   12d00:	add	r1, sp, #88	; 0x58
   12d04:	bl	1444c <ftello64@plt+0x2fb8>
   12d08:	mov	r2, #256	; 0x100
   12d0c:	mov	r1, #1
   12d10:	ldr	r0, [pc, #-2100]	; 124e4 <ftello64@plt+0x1050>
   12d14:	bl	1138c <memset@plt>
   12d18:	ldrd	r0, [sp, #88]	; 0x58
   12d1c:	cmp	r0, r1
   12d20:	movcc	r2, r0
   12d24:	movcc	ip, #0
   12d28:	bcs	12d40 <ftello64@plt+0x18ac>
   12d2c:	ldrb	r3, [r2], #1
   12d30:	add	r3, sl, r3
   12d34:	cmp	r2, r1
   12d38:	strb	ip, [r3, #1136]	; 0x470
   12d3c:	bne	12d2c <ftello64@plt+0x1898>
   12d40:	ldr	r3, [pc, #-2128]	; 124f8 <ftello64@plt+0x1064>
   12d44:	ldrb	r3, [r3]
   12d48:	cmp	r3, #0
   12d4c:	strbeq	r3, [sl, #1168]	; 0x490
   12d50:	strbeq	r3, [sl, #1145]	; 0x479
   12d54:	strbeq	r3, [sl, #1146]	; 0x47a
   12d58:	bl	1117c <free@plt>
   12d5c:	b	11b00 <ftello64@plt+0x66c>
   12d60:	ldr	r3, [pc, #-2160]	; 124f8 <ftello64@plt+0x1064>
   12d64:	ldrb	r3, [r3]
   12d68:	cmp	r3, #0
   12d6c:	beq	12d84 <ftello64@plt+0x18f0>
   12d70:	ldrb	r3, [sl, #532]	; 0x214
   12d74:	cmp	r3, #0
   12d78:	ldreq	r3, [pc, #-2200]	; 124e8 <ftello64@plt+0x1054>
   12d7c:	streq	r3, [sl, #536]	; 0x218
   12d80:	beq	11ad8 <ftello64@plt+0x644>
   12d84:	ldr	r3, [pc, #-2208]	; 124ec <ftello64@plt+0x1058>
   12d88:	str	r3, [sl, #536]	; 0x218
   12d8c:	b	11ad8 <ftello64@plt+0x644>
   12d90:	mov	r0, #4
   12d94:	bl	18a78 <ftello64@plt+0x75e4>
   12d98:	ldr	sl, [pc, #-2224]	; 124f0 <ftello64@plt+0x105c>
   12d9c:	str	r0, [sl, #1120]	; 0x460
   12da0:	mov	r0, #8
   12da4:	bl	18a78 <ftello64@plt+0x75e4>
   12da8:	str	r0, [sl, #1124]	; 0x464
   12dac:	mov	r0, #8
   12db0:	bl	18a78 <ftello64@plt+0x75e4>
   12db4:	ldr	r3, [sl, #1120]	; 0x460
   12db8:	mov	r2, #1
   12dbc:	str	r2, [sl, #1132]	; 0x46c
   12dc0:	str	r4, [r3]
   12dc4:	str	r0, [sl, #1128]	; 0x468
   12dc8:	b	11a64 <ftello64@plt+0x5d0>
   12dcc:	mov	r4, #0
   12dd0:	str	r4, [sl, #1436]	; 0x59c
   12dd4:	ldr	r5, [pc, #-2280]	; 124f4 <ftello64@plt+0x1060>
   12dd8:	b	12e58 <ftello64@plt+0x19c4>
   12ddc:	ldr	r1, [sl, #1124]	; 0x464
   12de0:	lsl	r0, r4, #3
   12de4:	add	r2, r1, r0
   12de8:	ldr	r3, [r1, r0]
   12dec:	ldr	r2, [r2, #4]
   12df0:	adds	r3, r3, #1
   12df4:	adc	r2, r2, #0
   12df8:	cmp	r4, #0
   12dfc:	beq	12e10 <ftello64@plt+0x197c>
   12e00:	add	r1, r1, r0
   12e04:	ldrd	r0, [r1, #-8]
   12e08:	subs	r3, r3, r0
   12e0c:	sbc	r2, r2, r1
   12e10:	str	r3, [sp]
   12e14:	str	r2, [sp, #4]
   12e18:	mov	r3, r5
   12e1c:	mov	r2, #21
   12e20:	mov	r1, #1
   12e24:	add	r0, sp, #100	; 0x64
   12e28:	bl	11374 <__sprintf_chk@plt>
   12e2c:	ldr	r3, [sl, #1120]	; 0x460
   12e30:	mov	r6, r0
   12e34:	ldr	r0, [r3, r4, lsl #2]
   12e38:	cmp	r0, #0
   12e3c:	beq	12e48 <ftello64@plt+0x19b4>
   12e40:	bl	1132c <strlen@plt>
   12e44:	add	r6, r6, r0
   12e48:	ldr	r3, [sl, #1436]	; 0x59c
   12e4c:	add	r4, r4, #1
   12e50:	cmp	r3, r6
   12e54:	strlt	r6, [sl, #1436]	; 0x59c
   12e58:	ldr	r3, [sl, #1132]	; 0x46c
   12e5c:	cmp	r4, r3
   12e60:	bcc	12ddc <ftello64@plt+0x1948>
   12e64:	ldr	r0, [sl, #1436]	; 0x59c
   12e68:	add	r3, r0, #1
   12e6c:	add	r0, r0, #2
   12e70:	str	r3, [sl, #1436]	; 0x59c
   12e74:	bl	18a78 <ftello64@plt+0x75e4>
   12e78:	ldrb	r3, [sl, #533]	; 0x215
   12e7c:	cmp	r3, #0
   12e80:	str	r0, [sl, #1472]	; 0x5c0
   12e84:	beq	11f48 <ftello64@plt+0xab4>
   12e88:	ldrb	r3, [sl, #534]	; 0x216
   12e8c:	cmp	r3, #0
   12e90:	bne	11f54 <ftello64@plt+0xac0>
   12e94:	ldr	r0, [pc, #-2468]	; 124f8 <ftello64@plt+0x1064>
   12e98:	ldr	r2, [sl, #1436]	; 0x59c
   12e9c:	str	r0, [sp, #8]
   12ea0:	ldmib	r0, {r1, r3}
   12ea4:	add	r2, r2, r1
   12ea8:	sub	r3, r3, r2
   12eac:	str	r3, [r0, #8]
   12eb0:	b	11f5c <ftello64@plt+0xac8>
   12eb4:	ldr	r3, [pc, #-2500]	; 124f8 <ftello64@plt+0x1064>
   12eb8:	ldrb	r5, [r3]
   12ebc:	cmp	r5, #0
   12ec0:	beq	13958 <ftello64@plt+0x24c4>
   12ec4:	bl	11308 <__ctype_b_loc@plt>
   12ec8:	ldr	r1, [pc, #-2516]	; 124fc <ftello64@plt+0x1068>
   12ecc:	mov	r2, r4
   12ed0:	add	ip, r1, #256	; 0x100
   12ed4:	ldr	r3, [r0]
   12ed8:	ldrh	r3, [r3, r2]
   12edc:	add	r2, r2, #2
   12ee0:	lsr	r3, r3, #10
   12ee4:	and	r3, r3, #1
   12ee8:	strb	r3, [r1, #1]!
   12eec:	cmp	ip, r1
   12ef0:	bne	12ed4 <ftello64@plt+0x1a40>
   12ef4:	b	11b00 <ftello64@plt+0x66c>
   12ef8:	ldr	r1, [pc, #-2560]	; 12500 <ftello64@plt+0x106c>
   12efc:	mov	r0, r8
   12f00:	bl	1114c <strcmp@plt>
   12f04:	cmp	r0, #0
   12f08:	ldrne	r3, [sl, #1120]	; 0x460
   12f0c:	strne	r8, [r3]
   12f10:	bne	128f8 <ftello64@plt+0x1464>
   12f14:	b	128ec <ftello64@plt+0x1458>
   12f18:	ldr	r3, [sp, #8]
   12f1c:	ldr	r1, [pc, #-2592]	; 12504 <ftello64@plt+0x1070>
   12f20:	mov	r0, #1
   12f24:	ldr	r2, [r3, #16]
   12f28:	bl	113a4 <__printf_chk@plt>
   12f2c:	ldr	r4, [pc, #-2580]	; 12520 <ftello64@plt+0x108c>
   12f30:	ldr	r0, [r4]
   12f34:	ldr	r3, [r0, #20]
   12f38:	ldr	r2, [r0, #24]
   12f3c:	cmp	r3, r2
   12f40:	addcc	r1, r3, #1
   12f44:	movcc	r2, #123	; 0x7b
   12f48:	strcc	r1, [r0, #20]
   12f4c:	strbcc	r2, [r3]
   12f50:	bcs	13940 <ftello64@plt+0x24ac>
   12f54:	ldr	r3, [sp, #40]	; 0x28
   12f58:	ldm	r3, {r0, r1}
   12f5c:	bl	13fb8 <ftello64@plt+0x2b24>
   12f60:	mov	r2, #2
   12f64:	ldr	r3, [r4]
   12f68:	mov	r1, #1
   12f6c:	ldr	r0, [pc, #-2664]	; 1250c <ftello64@plt+0x1078>
   12f70:	bl	111b8 <fwrite_unlocked@plt>
   12f74:	ldr	r3, [pc, #-2676]	; 12508 <ftello64@plt+0x1074>
   12f78:	add	r3, r3, #44	; 0x2c
   12f7c:	ldm	r3, {r0, r1}
   12f80:	bl	13fb8 <ftello64@plt+0x2b24>
   12f84:	ldr	r3, [r4]
   12f88:	mov	r2, #2
   12f8c:	mov	r1, #1
   12f90:	ldr	r0, [pc, #-2700]	; 1250c <ftello64@plt+0x1078>
   12f94:	bl	111b8 <fwrite_unlocked@plt>
   12f98:	ldr	r3, [sl, #828]	; 0x33c
   12f9c:	ldr	r5, [sl, #1520]	; 0x5f0
   12fa0:	ldr	r2, [sl, #1524]	; 0x5f4
   12fa4:	cmp	r3, #0
   12fa8:	str	r5, [sp, #80]	; 0x50
   12fac:	str	r2, [sp, #92]	; 0x5c
   12fb0:	beq	13650 <ftello64@plt+0x21bc>
   12fb4:	mov	r3, #0
   12fb8:	sub	r2, r2, r5
   12fbc:	str	r3, [sp]
   12fc0:	mov	r1, r5
   12fc4:	mov	r0, fp
   12fc8:	bl	11350 <re_match@plt>
   12fcc:	cmn	r0, #2
   12fd0:	beq	12ce8 <ftello64@plt+0x1854>
   12fd4:	cmn	r0, #1
   12fd8:	moveq	r0, #1
   12fdc:	add	r3, r5, r0
   12fe0:	add	r2, sp, #80	; 0x50
   12fe4:	str	r3, [sp, #84]	; 0x54
   12fe8:	ldm	r2, {r0, r1}
   12fec:	str	r3, [sp, #88]	; 0x58
   12ff0:	bl	13fb8 <ftello64@plt+0x2b24>
   12ff4:	mov	r2, #2
   12ff8:	ldr	r3, [r4]
   12ffc:	mov	r1, #1
   13000:	ldr	r0, [pc, #-2812]	; 1250c <ftello64@plt+0x1078>
   13004:	bl	111b8 <fwrite_unlocked@plt>
   13008:	add	r3, sp, #88	; 0x58
   1300c:	ldm	r3, {r0, r1}
   13010:	bl	13fb8 <ftello64@plt+0x2b24>
   13014:	mov	r2, #2
   13018:	ldr	r3, [r4]
   1301c:	mov	r1, #1
   13020:	ldr	r0, [pc, #-2844]	; 1250c <ftello64@plt+0x1078>
   13024:	bl	111b8 <fwrite_unlocked@plt>
   13028:	ldr	r3, [pc, #-2840]	; 12518 <ftello64@plt+0x1084>
   1302c:	ldm	r3, {r0, r1}
   13030:	bl	13fb8 <ftello64@plt+0x2b24>
   13034:	ldr	r0, [r4]
   13038:	ldr	r3, [r0, #20]
   1303c:	ldr	r2, [r0, #24]
   13040:	cmp	r3, r2
   13044:	addcc	r1, r3, #1
   13048:	movcc	r2, #125	; 0x7d
   1304c:	strcc	r1, [r0, #20]
   13050:	strbcc	r2, [r3]
   13054:	bcs	13934 <ftello64@plt+0x24a0>
   13058:	ldrb	r3, [sl, #533]	; 0x215
   1305c:	cmp	r3, #0
   13060:	bne	13070 <ftello64@plt+0x1bdc>
   13064:	ldrb	r3, [sl, #532]	; 0x214
   13068:	cmp	r3, #0
   1306c:	beq	130c4 <ftello64@plt+0x1c30>
   13070:	ldr	r0, [r4]
   13074:	ldr	r3, [r0, #20]
   13078:	ldr	r2, [r0, #24]
   1307c:	cmp	r3, r2
   13080:	addcc	r1, r3, #1
   13084:	movcc	r2, #123	; 0x7b
   13088:	strcc	r1, [r0, #20]
   1308c:	strbcc	r2, [r3]
   13090:	bcs	1394c <ftello64@plt+0x24b8>
   13094:	ldr	r3, [pc, #-2932]	; 12528 <ftello64@plt+0x1094>
   13098:	ldm	r3, {r0, r1}
   1309c:	bl	13fb8 <ftello64@plt+0x2b24>
   130a0:	ldr	r0, [r4]
   130a4:	ldr	r3, [r0, #20]
   130a8:	ldr	r2, [r0, #24]
   130ac:	cmp	r3, r2
   130b0:	addcc	r1, r3, #1
   130b4:	movcc	r2, #125	; 0x7d
   130b8:	strcc	r1, [r0, #20]
   130bc:	strbcc	r2, [r3]
   130c0:	bcs	13978 <ftello64@plt+0x24e4>
   130c4:	ldr	r0, [r4]
   130c8:	ldr	r3, [r0, #20]
   130cc:	ldr	r2, [r0, #24]
   130d0:	cmp	r3, r2
   130d4:	addcc	r1, r3, #1
   130d8:	movcc	r2, #10
   130dc:	strcc	r1, [r0, #20]
   130e0:	strbcc	r2, [r3]
   130e4:	bcs	137f0 <ftello64@plt+0x235c>
   130e8:	ldr	r2, [sp, #28]
   130ec:	ldr	r3, [sl, #1416]	; 0x588
   130f0:	add	r2, r2, #1
   130f4:	cmp	r2, r3
   130f8:	str	r2, [sp, #28]
   130fc:	add	r8, r8, #32
   13100:	blt	120c0 <ftello64@plt+0xc2c>
   13104:	ldr	r3, [pc, #-3068]	; 12510 <ftello64@plt+0x107c>
   13108:	ldr	r2, [sp, #124]	; 0x7c
   1310c:	mov	r0, #0
   13110:	ldr	r3, [r3]
   13114:	cmp	r2, r3
   13118:	bne	13a14 <ftello64@plt+0x2580>
   1311c:	add	sp, sp, #132	; 0x84
   13120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13124:	ldr	r3, [sp, #8]
   13128:	ldr	r1, [pc, #-3100]	; 12514 <ftello64@plt+0x1080>
   1312c:	mov	r0, #1
   13130:	ldr	r2, [r3, #16]
   13134:	bl	113a4 <__printf_chk@plt>
   13138:	ldr	r3, [sp, #40]	; 0x28
   1313c:	ldr	r4, [pc, #-3108]	; 12520 <ftello64@plt+0x108c>
   13140:	ldm	r3, {r0, r1}
   13144:	bl	13fb8 <ftello64@plt+0x2b24>
   13148:	ldrb	r3, [sl, #1504]	; 0x5e0
   1314c:	cmp	r3, #0
   13150:	bne	136ac <ftello64@plt+0x2218>
   13154:	ldr	r0, [r4]
   13158:	ldr	r3, [r0, #20]
   1315c:	ldr	r2, [r0, #24]
   13160:	cmp	r3, r2
   13164:	addcc	r1, r3, #1
   13168:	movcc	r2, #34	; 0x22
   1316c:	strcc	r1, [r0, #20]
   13170:	strbcc	r2, [r3]
   13174:	bcs	13910 <ftello64@plt+0x247c>
   13178:	ldr	r3, [r4]
   1317c:	mov	r2, #2
   13180:	mov	r1, #1
   13184:	ldr	r0, [pc, #-3184]	; 1251c <ftello64@plt+0x1088>
   13188:	bl	111b8 <fwrite_unlocked@plt>
   1318c:	ldrb	r3, [sl, #1540]	; 0x604
   13190:	cmp	r3, #0
   13194:	bne	1372c <ftello64@plt+0x2298>
   13198:	ldr	r5, [pc, #-3196]	; 12524 <ftello64@plt+0x1090>
   1319c:	add	r3, r5, #12
   131a0:	ldm	r3, {r0, r1}
   131a4:	bl	13fb8 <ftello64@plt+0x2b24>
   131a8:	ldr	r0, [r4]
   131ac:	ldr	r3, [r0, #20]
   131b0:	ldr	r2, [r0, #24]
   131b4:	cmp	r3, r2
   131b8:	addcc	r1, r3, #1
   131bc:	movcc	r2, #34	; 0x22
   131c0:	strcc	r1, [r0, #20]
   131c4:	strbcc	r2, [r3]
   131c8:	bcs	13904 <ftello64@plt+0x2470>
   131cc:	ldr	r3, [r4]
   131d0:	mov	r2, #2
   131d4:	mov	r1, #1
   131d8:	ldr	r0, [pc, #-3268]	; 1251c <ftello64@plt+0x1088>
   131dc:	bl	111b8 <fwrite_unlocked@plt>
   131e0:	ldm	r5, {r0, r1}
   131e4:	bl	13fb8 <ftello64@plt+0x2b24>
   131e8:	ldrb	r3, [sl, #1528]	; 0x5f8
   131ec:	cmp	r3, #0
   131f0:	bne	13718 <ftello64@plt+0x2284>
   131f4:	ldr	r0, [r4]
   131f8:	ldr	r3, [r0, #20]
   131fc:	ldr	r2, [r0, #24]
   13200:	cmp	r3, r2
   13204:	addcc	r1, r3, #1
   13208:	movcc	r2, #34	; 0x22
   1320c:	strcc	r1, [r0, #20]
   13210:	strbcc	r2, [r3]
   13214:	bcs	13928 <ftello64@plt+0x2494>
   13218:	ldr	r3, [r4]
   1321c:	mov	r2, #2
   13220:	mov	r1, #1
   13224:	ldr	r0, [pc, #-3344]	; 1251c <ftello64@plt+0x1088>
   13228:	bl	111b8 <fwrite_unlocked@plt>
   1322c:	ldrb	r3, [sl, #1516]	; 0x5ec
   13230:	cmp	r3, #0
   13234:	bne	137dc <ftello64@plt+0x2348>
   13238:	ldr	r3, [pc, #-3368]	; 12518 <ftello64@plt+0x1084>
   1323c:	ldm	r3, {r0, r1}
   13240:	bl	13fb8 <ftello64@plt+0x2b24>
   13244:	ldr	r0, [r4]
   13248:	ldr	r3, [r0, #20]
   1324c:	ldr	r2, [r0, #24]
   13250:	cmp	r3, r2
   13254:	addcc	r1, r3, #1
   13258:	movcc	r2, #34	; 0x22
   1325c:	strcc	r1, [r0, #20]
   13260:	strbcc	r2, [r3]
   13264:	bcs	1391c <ftello64@plt+0x2488>
   13268:	ldrb	r3, [sl, #533]	; 0x215
   1326c:	cmp	r3, #0
   13270:	bne	13280 <ftello64@plt+0x1dec>
   13274:	ldrb	r3, [sl, #532]	; 0x214
   13278:	cmp	r3, #0
   1327c:	beq	130c4 <ftello64@plt+0x1c30>
   13280:	mov	r2, #2
   13284:	ldr	r3, [r4]
   13288:	mov	r1, #1
   1328c:	ldr	r0, [pc, #-3448]	; 1251c <ftello64@plt+0x1088>
   13290:	bl	111b8 <fwrite_unlocked@plt>
   13294:	ldr	r3, [pc, #-3444]	; 12528 <ftello64@plt+0x1094>
   13298:	ldm	r3, {r0, r1}
   1329c:	bl	13fb8 <ftello64@plt+0x2b24>
   132a0:	ldr	r0, [r4]
   132a4:	ldr	r3, [r0, #20]
   132a8:	ldr	r2, [r0, #24]
   132ac:	cmp	r3, r2
   132b0:	addcc	r1, r3, #1
   132b4:	movcc	r2, #34	; 0x22
   132b8:	strcc	r1, [r0, #20]
   132bc:	strbcc	r2, [r3]
   132c0:	bcc	130c4 <ftello64@plt+0x1c30>
   132c4:	mov	r1, #34	; 0x22
   132c8:	bl	113f8 <__overflow@plt>
   132cc:	b	130c4 <ftello64@plt+0x1c30>
   132d0:	ldrb	r3, [sl, #534]	; 0x216
   132d4:	cmp	r3, #0
   132d8:	ldrne	r4, [pc, #-3520]	; 12520 <ftello64@plt+0x108c>
   132dc:	bne	13348 <ftello64@plt+0x1eb4>
   132e0:	ldrb	r3, [sl, #533]	; 0x215
   132e4:	ldr	r4, [pc, #-3532]	; 12520 <ftello64@plt+0x108c>
   132e8:	cmp	r3, #0
   132ec:	ldr	r3, [pc, #-3532]	; 12528 <ftello64@plt+0x1094>
   132f0:	ldm	r3, {r0, r1}
   132f4:	beq	13834 <ftello64@plt+0x23a0>
   132f8:	bl	13fb8 <ftello64@plt+0x2b24>
   132fc:	ldr	r0, [r4]
   13300:	ldr	r3, [r0, #20]
   13304:	ldr	r2, [r0, #24]
   13308:	cmp	r3, r2
   1330c:	addcc	r1, r3, #1
   13310:	movcc	r2, #58	; 0x3a
   13314:	strcc	r1, [r0, #20]
   13318:	strbcc	r2, [r3]
   1331c:	bcs	139b0 <ftello64@plt+0x251c>
   13320:	ldr	r3, [sp, #8]
   13324:	ldr	r0, [sl, #1436]	; 0x59c
   13328:	ldr	r2, [sl, #1472]	; 0x5c0
   1332c:	ldr	r1, [r3, #4]
   13330:	ldr	r3, [sl, #1476]	; 0x5c4
   13334:	add	r0, r0, r1
   13338:	sub	r3, r3, r2
   1333c:	sub	r0, r0, r3
   13340:	sub	r0, r0, #1
   13344:	bl	13f60 <ftello64@plt+0x2acc>
   13348:	ldr	r2, [sl, #1496]	; 0x5d8
   1334c:	ldr	r3, [sl, #1500]	; 0x5dc
   13350:	cmp	r2, r3
   13354:	bcc	136c0 <ftello64@plt+0x222c>
   13358:	ldr	r2, [sp, #8]
   1335c:	ldr	r3, [sl, #1480]	; 0x5c8
   13360:	ldrb	r0, [sl, #1540]	; 0x604
   13364:	ldr	r1, [r2, #4]
   13368:	ldr	r2, [sl, #1536]	; 0x600
   1336c:	sub	r3, r3, r1
   13370:	ldr	r1, [sl, #1532]	; 0x5fc
   13374:	cmp	r0, #0
   13378:	sub	r2, r2, r1
   1337c:	sub	r3, r3, r2
   13380:	beq	13388 <ftello64@plt+0x1ef4>
   13384:	ldr	r0, [sl, #1492]	; 0x5d4
   13388:	sub	r0, r3, r0
   1338c:	bl	13f60 <ftello64@plt+0x2acc>
   13390:	ldrb	r3, [sl, #1540]	; 0x604
   13394:	cmp	r3, #0
   13398:	bne	137c8 <ftello64@plt+0x2334>
   1339c:	ldr	r5, [pc, #-3712]	; 12524 <ftello64@plt+0x1090>
   133a0:	add	r3, r5, #12
   133a4:	ldm	r3, {r0, r1}
   133a8:	bl	13fb8 <ftello64@plt+0x2b24>
   133ac:	ldr	r3, [sp, #8]
   133b0:	ldr	r0, [r3, #4]
   133b4:	bl	13f60 <ftello64@plt+0x2acc>
   133b8:	ldm	r5, {r0, r1}
   133bc:	bl	13fb8 <ftello64@plt+0x2b24>
   133c0:	ldrb	r0, [sl, #1528]	; 0x5f8
   133c4:	cmp	r0, #0
   133c8:	bne	13740 <ftello64@plt+0x22ac>
   133cc:	ldr	r2, [sl, #1508]	; 0x5e4
   133d0:	ldr	r1, [sl, #1512]	; 0x5e8
   133d4:	cmp	r1, r2
   133d8:	bhi	13860 <ftello64@plt+0x23cc>
   133dc:	ldrb	r3, [sl, #533]	; 0x215
   133e0:	cmp	r3, #0
   133e4:	bne	137fc <ftello64@plt+0x2368>
   133e8:	ldrb	r3, [sl, #532]	; 0x214
   133ec:	cmp	r3, #0
   133f0:	beq	130c4 <ftello64@plt+0x1c30>
   133f4:	ldrb	r3, [sl, #534]	; 0x216
   133f8:	cmp	r3, #0
   133fc:	bne	13808 <ftello64@plt+0x2374>
   13400:	ldrb	r3, [sl, #532]	; 0x214
   13404:	cmp	r3, #0
   13408:	beq	130c4 <ftello64@plt+0x1c30>
   1340c:	ldrb	r3, [sl, #534]	; 0x216
   13410:	cmp	r3, #0
   13414:	beq	130c4 <ftello64@plt+0x1c30>
   13418:	ldr	r3, [sp, #8]
   1341c:	ldr	r0, [r3, #4]
   13420:	bl	13f60 <ftello64@plt+0x2acc>
   13424:	ldr	r3, [pc, #-3844]	; 12528 <ftello64@plt+0x1094>
   13428:	ldm	r3, {r0, r1}
   1342c:	bl	13fb8 <ftello64@plt+0x2b24>
   13430:	b	130c4 <ftello64@plt+0x1c30>
   13434:	ldr	r3, [pc, #-3856]	; 1252c <ftello64@plt+0x1098>
   13438:	mov	r2, #32
   1343c:	ldr	r0, [r9, #1468]	; 0x5bc
   13440:	bl	11440 <qsort@plt>
   13444:	b	11f3c <ftello64@plt+0xaa8>
   13448:	mov	r0, #0
   1344c:	bl	14644 <ftello64@plt+0x31b0>
   13450:	ldrb	ip, [r1]
   13454:	add	ip, sl, ip
   13458:	ldrb	ip, [ip, #1136]	; 0x470
   1345c:	cmp	ip, #0
   13460:	addeq	r1, r1, #1
   13464:	bne	134d0 <ftello64@plt+0x203c>
   13468:	str	r1, [sl, #1532]	; 0x5fc
   1346c:	add	r0, r1, r3
   13470:	b	122f8 <ftello64@plt+0xe64>
   13474:	ldrb	r1, [r4]
   13478:	add	r1, sl, r1
   1347c:	ldrb	r1, [r1, #1136]	; 0x470
   13480:	cmp	r1, #0
   13484:	addeq	r4, r4, #1
   13488:	addeq	r3, r4, r5
   1348c:	streq	r4, [sl, #1508]	; 0x5e4
   13490:	beq	12738 <ftello64@plt+0x12a4>
   13494:	cmp	r2, r4
   13498:	bls	12738 <ftello64@plt+0x12a4>
   1349c:	add	r3, r4, #1
   134a0:	b	134b8 <ftello64@plt+0x2024>
   134a4:	ldrb	r1, [r3], #1
   134a8:	add	r1, sl, r1
   134ac:	ldrb	r1, [r1, #1136]	; 0x470
   134b0:	cmp	r1, #0
   134b4:	beq	1350c <ftello64@plt+0x2078>
   134b8:	cmp	r2, r3
   134bc:	mov	r4, r3
   134c0:	bne	134a4 <ftello64@plt+0x2010>
   134c4:	str	r2, [sl, #1508]	; 0x5e4
   134c8:	add	r3, r2, r5
   134cc:	b	12738 <ftello64@plt+0x12a4>
   134d0:	cmp	r1, r2
   134d4:	bcs	122f8 <ftello64@plt+0xe64>
   134d8:	add	r0, r1, #1
   134dc:	b	134f4 <ftello64@plt+0x2060>
   134e0:	ldrb	ip, [r0], #1
   134e4:	add	ip, sl, ip
   134e8:	ldrb	ip, [ip, #1136]	; 0x470
   134ec:	cmp	ip, #0
   134f0:	beq	13468 <ftello64@plt+0x1fd4>
   134f4:	cmp	r2, r0
   134f8:	mov	r1, r0
   134fc:	bne	134e0 <ftello64@plt+0x204c>
   13500:	add	r0, r2, r3
   13504:	str	r2, [sl, #1532]	; 0x5fc
   13508:	b	122f8 <ftello64@plt+0xe64>
   1350c:	str	r4, [sl, #1508]	; 0x5e4
   13510:	add	r3, r4, r5
   13514:	b	12738 <ftello64@plt+0x12a4>
   13518:	add	r4, r1, r4
   1351c:	b	12294 <ftello64@plt+0xe00>
   13520:	ldrb	ip, [sl, #532]	; 0x214
   13524:	cmp	ip, #0
   13528:	beq	12884 <ftello64@plt+0x13f0>
   1352c:	ldr	r3, [sl, #1520]	; 0x5f0
   13530:	ldr	r2, [r8, #-16]
   13534:	add	r3, r3, r2
   13538:	cmp	r6, r3
   1353c:	str	r3, [sl, #1472]	; 0x5c0
   13540:	str	r3, [sl, #1476]	; 0x5c4
   13544:	bls	12884 <ftello64@plt+0x13f0>
   13548:	ldr	r2, [sp, #16]
   1354c:	ldr	lr, [r2]
   13550:	b	13560 <ftello64@plt+0x20cc>
   13554:	cmp	r6, r3
   13558:	mov	r0, ip
   1355c:	beq	13694 <ftello64@plt+0x2200>
   13560:	mov	r1, r3
   13564:	add	r3, r3, #1
   13568:	ldrb	r2, [r1]
   1356c:	lsl	r2, r2, #1
   13570:	ldrh	r2, [lr, r2]
   13574:	tst	r2, #8192	; 0x2000
   13578:	beq	13554 <ftello64@plt+0x20c0>
   1357c:	cmp	r0, #0
   13580:	strne	r1, [sl, #1476]	; 0x5c4
   13584:	b	12884 <ftello64@plt+0x13f0>
   13588:	ldr	r4, [r8, #-24]	; 0xffffffe8
   1358c:	ldr	r1, [sl, #1520]	; 0x5f0
   13590:	b	121dc <ftello64@plt+0xd48>
   13594:	str	r1, [sl, #1524]	; 0x5f4
   13598:	b	12244 <ftello64@plt+0xdb0>
   1359c:	str	r4, [sl, #1536]	; 0x600
   135a0:	b	122e4 <ftello64@plt+0xe50>
   135a4:	str	r7, [sl, #1532]	; 0x5fc
   135a8:	b	12418 <ftello64@plt+0xf84>
   135ac:	mov	r3, #0
   135b0:	str	r3, [sl, #1496]	; 0x5d8
   135b4:	str	r3, [sl, #1500]	; 0x5dc
   135b8:	strb	r3, [sl, #1504]	; 0x5e0
   135bc:	b	126b0 <ftello64@plt+0x121c>
   135c0:	mov	r3, #0
   135c4:	str	r3, [sl, #1508]	; 0x5e4
   135c8:	str	r3, [sl, #1512]	; 0x5e8
   135cc:	strb	r3, [sl, #1516]	; 0x5ec
   135d0:	b	12808 <ftello64@plt+0x1374>
   135d4:	ldr	r6, [sp, #36]	; 0x24
   135d8:	b	123b8 <ftello64@plt+0xf24>
   135dc:	ldr	r2, [sl, #1496]	; 0x5d8
   135e0:	b	12638 <ftello64@plt+0x11a4>
   135e4:	str	r3, [sl, #1500]	; 0x5dc
   135e8:	b	126b0 <ftello64@plt+0x121c>
   135ec:	ldr	r3, [sp, #24]
   135f0:	str	r3, [sl, #1512]	; 0x5e8
   135f4:	b	12728 <ftello64@plt+0x1294>
   135f8:	str	r2, [sl, #1508]	; 0x5e4
   135fc:	b	12808 <ftello64@plt+0x1374>
   13600:	ldrb	r3, [r4]
   13604:	add	r3, sl, r3
   13608:	ldrb	r3, [r3, #1136]	; 0x470
   1360c:	cmp	r3, #0
   13610:	addeq	r4, r4, #1
   13614:	beq	12294 <ftello64@plt+0xe00>
   13618:	cmp	r4, r1
   1361c:	bcs	12294 <ftello64@plt+0xe00>
   13620:	add	r3, r4, #1
   13624:	b	13640 <ftello64@plt+0x21ac>
   13628:	ldrb	r2, [r3]
   1362c:	add	r3, r3, #1
   13630:	add	r2, sl, r2
   13634:	ldrb	r2, [r2, #1136]	; 0x470
   13638:	cmp	r2, #0
   1363c:	beq	12294 <ftello64@plt+0xe00>
   13640:	cmp	r1, r3
   13644:	mov	r4, r3
   13648:	bne	13628 <ftello64@plt+0x2194>
   1364c:	b	12294 <ftello64@plt+0xe00>
   13650:	ldrb	r3, [r5]
   13654:	add	r3, sl, r3
   13658:	ldrb	r3, [r3, #1136]	; 0x470
   1365c:	cmp	r3, #0
   13660:	addeq	r3, r5, #1
   13664:	beq	12fe0 <ftello64@plt+0x1b4c>
   13668:	b	13684 <ftello64@plt+0x21f0>
   1366c:	ldrb	r1, [r5]
   13670:	add	r5, r5, #1
   13674:	add	r1, sl, r1
   13678:	ldrb	r1, [r1, #1136]	; 0x470
   1367c:	cmp	r1, #0
   13680:	beq	12fe0 <ftello64@plt+0x1b4c>
   13684:	cmp	r2, r5
   13688:	mov	r3, r5
   1368c:	bhi	1366c <ftello64@plt+0x21d8>
   13690:	b	12fe0 <ftello64@plt+0x1b4c>
   13694:	str	r6, [sl, #1476]	; 0x5c4
   13698:	b	12884 <ftello64@plt+0x13f0>
   1369c:	ldr	r2, [sp, #8]
   136a0:	mov	r3, #0
   136a4:	str	r3, [r2, #12]
   136a8:	b	11fb4 <ftello64@plt+0xb20>
   136ac:	ldr	r3, [sp, #8]
   136b0:	ldr	r1, [r4]
   136b4:	ldr	r0, [r3, #12]
   136b8:	bl	1111c <fputs_unlocked@plt>
   136bc:	b	13154 <ftello64@plt+0x1cc0>
   136c0:	ldr	r3, [sp, #40]	; 0x28
   136c4:	ldm	r3, {r0, r1}
   136c8:	bl	13fb8 <ftello64@plt+0x2b24>
   136cc:	ldrb	r3, [sl, #1504]	; 0x5e0
   136d0:	cmp	r3, #0
   136d4:	bne	13878 <ftello64@plt+0x23e4>
   136d8:	ldr	r3, [sp, #8]
   136dc:	ldr	r1, [sl, #1480]	; 0x5c8
   136e0:	ldrb	r0, [sl, #1540]	; 0x604
   136e4:	ldr	r3, [r3, #4]
   136e8:	ldr	r2, [sl, #1536]	; 0x600
   136ec:	sub	r1, r1, r3
   136f0:	ldr	r3, [sl, #1532]	; 0x5fc
   136f4:	cmp	r0, #0
   136f8:	sub	r3, r2, r3
   136fc:	sub	r2, r1, r3
   13700:	bne	138b0 <ftello64@plt+0x241c>
   13704:	ldr	r3, [sl, #1500]	; 0x5dc
   13708:	ldr	r1, [sl, #1496]	; 0x5d8
   1370c:	sub	r3, r3, r1
   13710:	sub	r3, r2, r3
   13714:	b	13388 <ftello64@plt+0x1ef4>
   13718:	ldr	r3, [sp, #8]
   1371c:	ldr	r1, [r4]
   13720:	ldr	r0, [r3, #12]
   13724:	bl	1111c <fputs_unlocked@plt>
   13728:	b	131f4 <ftello64@plt+0x1d60>
   1372c:	ldr	r3, [sp, #8]
   13730:	ldr	r1, [r4]
   13734:	ldr	r0, [r3, #12]
   13738:	bl	1111c <fputs_unlocked@plt>
   1373c:	b	13198 <ftello64@plt+0x1d04>
   13740:	ldr	r3, [sp, #8]
   13744:	ldr	r1, [r4]
   13748:	ldr	r0, [r3, #12]
   1374c:	bl	1111c <fputs_unlocked@plt>
   13750:	ldr	r2, [sl, #1508]	; 0x5e4
   13754:	ldr	r1, [sl, #1512]	; 0x5e8
   13758:	cmp	r2, r1
   1375c:	bcs	133dc <ftello64@plt+0x1f48>
   13760:	ldrb	r0, [sl, #1528]	; 0x5f8
   13764:	ldr	r3, [sl, #1524]	; 0x5f4
   13768:	ldr	ip, [sl, #1520]	; 0x5f0
   1376c:	cmp	r0, #0
   13770:	sub	ip, r3, ip
   13774:	ldr	r3, [sl, #1480]	; 0x5c8
   13778:	ldrne	r0, [sl, #1492]	; 0x5d4
   1377c:	sub	r3, r3, ip
   13780:	ldrb	ip, [sl, #1516]	; 0x5ec
   13784:	sub	r3, r3, r0
   13788:	sub	r2, r1, r2
   1378c:	cmp	ip, #0
   13790:	sub	r3, r3, r2
   13794:	ldrne	ip, [sl, #1492]	; 0x5d4
   13798:	sub	r0, r3, ip
   1379c:	bl	13f60 <ftello64@plt+0x2acc>
   137a0:	ldrb	r3, [sl, #1516]	; 0x5ec
   137a4:	cmp	r3, #0
   137a8:	bne	138d8 <ftello64@plt+0x2444>
   137ac:	ldr	r3, [pc, #612]	; 13a18 <ftello64@plt+0x2584>
   137b0:	ldm	r3, {r0, r1}
   137b4:	bl	13fb8 <ftello64@plt+0x2b24>
   137b8:	ldrb	r3, [sl, #533]	; 0x215
   137bc:	cmp	r3, #0
   137c0:	bne	1340c <ftello64@plt+0x1f78>
   137c4:	b	13400 <ftello64@plt+0x1f6c>
   137c8:	ldr	r3, [sp, #8]
   137cc:	ldr	r1, [r4]
   137d0:	ldr	r0, [r3, #12]
   137d4:	bl	1111c <fputs_unlocked@plt>
   137d8:	b	1339c <ftello64@plt+0x1f08>
   137dc:	ldr	r3, [sp, #8]
   137e0:	ldr	r1, [r4]
   137e4:	ldr	r0, [r3, #12]
   137e8:	bl	1111c <fputs_unlocked@plt>
   137ec:	b	13238 <ftello64@plt+0x1da4>
   137f0:	mov	r1, #10
   137f4:	bl	113f8 <__overflow@plt>
   137f8:	b	130e8 <ftello64@plt+0x1c54>
   137fc:	ldrb	r3, [sl, #534]	; 0x216
   13800:	cmp	r3, #0
   13804:	beq	130c4 <ftello64@plt+0x1c30>
   13808:	ldrb	r3, [sl, #1528]	; 0x5f8
   1380c:	ldr	r0, [sl, #1520]	; 0x5f0
   13810:	ldr	r2, [sl, #1524]	; 0x5f4
   13814:	cmp	r3, #0
   13818:	sub	r2, r2, r0
   1381c:	ldr	r0, [sl, #1480]	; 0x5c8
   13820:	ldrne	r3, [sl, #1492]	; 0x5d4
   13824:	sub	r0, r0, r2
   13828:	sub	r0, r0, r3
   1382c:	bl	13f60 <ftello64@plt+0x2acc>
   13830:	b	137b8 <ftello64@plt+0x2324>
   13834:	bl	13fb8 <ftello64@plt+0x2b24>
   13838:	ldr	r3, [sp, #8]
   1383c:	ldr	r0, [sl, #1436]	; 0x59c
   13840:	ldr	r2, [r3, #4]
   13844:	ldr	r3, [sl, #1476]	; 0x5c4
   13848:	add	r0, r0, r2
   1384c:	ldr	r2, [sl, #1472]	; 0x5c0
   13850:	sub	r3, r3, r2
   13854:	sub	r0, r0, r3
   13858:	bl	13f60 <ftello64@plt+0x2acc>
   1385c:	b	13348 <ftello64@plt+0x1eb4>
   13860:	ldr	ip, [sl, #1524]	; 0x5f4
   13864:	ldr	lr, [sl, #1520]	; 0x5f0
   13868:	ldr	r3, [sl, #1480]	; 0x5c8
   1386c:	sub	ip, ip, lr
   13870:	sub	r3, r3, ip
   13874:	b	13780 <ftello64@plt+0x22ec>
   13878:	ldr	r5, [sp, #8]
   1387c:	ldr	r1, [r4]
   13880:	ldr	r0, [r5, #12]
   13884:	bl	1111c <fputs_unlocked@plt>
   13888:	ldr	r0, [r5, #4]
   1388c:	ldr	r1, [sl, #1480]	; 0x5c8
   13890:	ldrb	r3, [sl, #1540]	; 0x604
   13894:	sub	r1, r1, r0
   13898:	ldr	r2, [sl, #1536]	; 0x600
   1389c:	ldr	r0, [sl, #1532]	; 0x5fc
   138a0:	cmp	r3, #0
   138a4:	sub	r2, r2, r0
   138a8:	sub	r2, r1, r2
   138ac:	beq	138b4 <ftello64@plt+0x2420>
   138b0:	ldr	r3, [sl, #1492]	; 0x5d4
   138b4:	ldrb	r0, [sl, #1504]	; 0x5e0
   138b8:	sub	r3, r2, r3
   138bc:	ldr	r1, [sl, #1500]	; 0x5dc
   138c0:	ldr	r2, [sl, #1496]	; 0x5d8
   138c4:	cmp	r0, #0
   138c8:	sub	r2, r1, r2
   138cc:	sub	r3, r3, r2
   138d0:	bne	13384 <ftello64@plt+0x1ef0>
   138d4:	b	13388 <ftello64@plt+0x1ef4>
   138d8:	ldr	r3, [sp, #8]
   138dc:	ldr	r1, [r4]
   138e0:	ldr	r0, [r3, #12]
   138e4:	bl	1111c <fputs_unlocked@plt>
   138e8:	b	137ac <ftello64@plt+0x2318>
   138ec:	mov	lr, r1
   138f0:	b	123b8 <ftello64@plt+0xf24>
   138f4:	mov	sl, r9
   138f8:	sub	r3, sl, r9
   138fc:	str	r3, [sp, #40]	; 0x28
   13900:	b	11c44 <ftello64@plt+0x7b0>
   13904:	mov	r1, #34	; 0x22
   13908:	bl	113f8 <__overflow@plt>
   1390c:	b	131cc <ftello64@plt+0x1d38>
   13910:	mov	r1, #34	; 0x22
   13914:	bl	113f8 <__overflow@plt>
   13918:	b	13178 <ftello64@plt+0x1ce4>
   1391c:	mov	r1, #34	; 0x22
   13920:	bl	113f8 <__overflow@plt>
   13924:	b	13268 <ftello64@plt+0x1dd4>
   13928:	mov	r1, #34	; 0x22
   1392c:	bl	113f8 <__overflow@plt>
   13930:	b	13218 <ftello64@plt+0x1d84>
   13934:	mov	r1, #125	; 0x7d
   13938:	bl	113f8 <__overflow@plt>
   1393c:	b	13058 <ftello64@plt+0x1bc4>
   13940:	mov	r1, #123	; 0x7b
   13944:	bl	113f8 <__overflow@plt>
   13948:	b	12f54 <ftello64@plt+0x1ac0>
   1394c:	mov	r1, #123	; 0x7b
   13950:	bl	113f8 <__overflow@plt>
   13954:	b	13094 <ftello64@plt+0x1c00>
   13958:	mov	r2, #256	; 0x100
   1395c:	mov	r1, #1
   13960:	ldr	r0, [pc, #180]	; 13a1c <ftello64@plt+0x2588>
   13964:	bl	1138c <memset@plt>
   13968:	strb	r5, [sl, #1168]	; 0x490
   1396c:	strb	r5, [sl, #1145]	; 0x479
   13970:	strb	r5, [sl, #1146]	; 0x47a
   13974:	b	11b00 <ftello64@plt+0x66c>
   13978:	mov	r1, #125	; 0x7d
   1397c:	bl	113f8 <__overflow@plt>
   13980:	b	130c4 <ftello64@plt+0x1c30>
   13984:	mov	r2, #5
   13988:	ldr	r1, [pc, #144]	; 13a20 <ftello64@plt+0x258c>
   1398c:	bl	111dc <dcgettext@plt>
   13990:	mov	r4, r0
   13994:	ldr	r0, [r9, #536]	; 0x218
   13998:	bl	17d74 <ftello64@plt+0x68e0>
   1399c:	mov	r2, r4
   139a0:	mov	r1, #0
   139a4:	mov	r3, r0
   139a8:	mov	r0, #1
   139ac:	bl	11290 <error@plt>
   139b0:	mov	r1, #58	; 0x3a
   139b4:	bl	113f8 <__overflow@plt>
   139b8:	b	13320 <ftello64@plt+0x1e8c>
   139bc:	ldr	r1, [pc, #96]	; 13a24 <ftello64@plt+0x2590>
   139c0:	mov	r2, #5
   139c4:	mov	r0, #0
   139c8:	bl	111dc <dcgettext@plt>
   139cc:	mov	r4, r0
   139d0:	ldr	r0, [r9]
   139d4:	b	13998 <ftello64@plt+0x2504>
   139d8:	mov	r2, #5
   139dc:	ldr	r1, [pc, #68]	; 13a28 <ftello64@plt+0x2594>
   139e0:	b	139c4 <ftello64@plt+0x2530>
   139e4:	bl	1135c <__errno_location@plt>
   139e8:	ldr	r3, [r5]
   139ec:	mov	r1, #3
   139f0:	ldr	r2, [r6, r3, lsl #2]
   139f4:	ldr	r4, [r0]
   139f8:	mov	r0, r8
   139fc:	bl	17ba8 <ftello64@plt+0x6714>
   13a00:	mov	r1, r4
   13a04:	ldr	r2, [pc, #32]	; 13a2c <ftello64@plt+0x2598>
   13a08:	mov	r3, r0
   13a0c:	mov	r0, #1
   13a10:	bl	11290 <error@plt>
   13a14:	bl	111f4 <__stack_chk_fail@plt>
   13a18:			; <UNDEFINED> instruction: 0x0002e7b4
   13a1c:	andeq	lr, r2, r0, asr #12
   13a20:	andeq	ip, r1, ip, lsr sl
   13a24:	andeq	ip, r1, r4, lsr #19
   13a28:	andeq	ip, r1, ip, lsl #19
   13a2c:			; <UNDEFINED> instruction: 0x0001c9b8
   13a30:	mov	fp, #0
   13a34:	mov	lr, #0
   13a38:	pop	{r1}		; (ldr r1, [sp], #4)
   13a3c:	mov	r2, sp
   13a40:	push	{r2}		; (str r2, [sp, #-4]!)
   13a44:	push	{r0}		; (str r0, [sp, #-4]!)
   13a48:	ldr	ip, [pc, #16]	; 13a60 <ftello64@plt+0x25cc>
   13a4c:	push	{ip}		; (str ip, [sp, #-4]!)
   13a50:	ldr	r0, [pc, #12]	; 13a64 <ftello64@plt+0x25d0>
   13a54:	ldr	r3, [pc, #12]	; 13a68 <ftello64@plt+0x25d4>
   13a58:	bl	112c0 <__libc_start_main@plt>
   13a5c:	bl	11470 <abort@plt>
   13a60:	andeq	fp, r1, r0, ror pc
   13a64:	andeq	r1, r1, r0, lsr #9
   13a68:	andeq	fp, r1, r0, lsl pc
   13a6c:	ldr	r3, [pc, #20]	; 13a88 <ftello64@plt+0x25f4>
   13a70:	ldr	r2, [pc, #20]	; 13a8c <ftello64@plt+0x25f8>
   13a74:	add	r3, pc, r3
   13a78:	ldr	r2, [r3, r2]
   13a7c:	cmp	r2, #0
   13a80:	bxeq	lr
   13a84:	b	112e4 <__gmon_start__@plt>
   13a88:	andeq	sl, r1, r4, lsl #11
   13a8c:	andeq	r0, r0, ip, lsr r1
   13a90:	ldr	r0, [pc, #24]	; 13ab0 <ftello64@plt+0x261c>
   13a94:	ldr	r3, [pc, #24]	; 13ab4 <ftello64@plt+0x2620>
   13a98:	cmp	r3, r0
   13a9c:	bxeq	lr
   13aa0:	ldr	r3, [pc, #16]	; 13ab8 <ftello64@plt+0x2624>
   13aa4:	cmp	r3, #0
   13aa8:	bxeq	lr
   13aac:	bx	r3
   13ab0:	andeq	lr, r2, r8, lsr #3
   13ab4:	andeq	lr, r2, r8, lsr #3
   13ab8:	andeq	r0, r0, r0
   13abc:	ldr	r0, [pc, #36]	; 13ae8 <ftello64@plt+0x2654>
   13ac0:	ldr	r1, [pc, #36]	; 13aec <ftello64@plt+0x2658>
   13ac4:	sub	r1, r1, r0
   13ac8:	asr	r1, r1, #2
   13acc:	add	r1, r1, r1, lsr #31
   13ad0:	asrs	r1, r1, #1
   13ad4:	bxeq	lr
   13ad8:	ldr	r3, [pc, #16]	; 13af0 <ftello64@plt+0x265c>
   13adc:	cmp	r3, #0
   13ae0:	bxeq	lr
   13ae4:	bx	r3
   13ae8:	andeq	lr, r2, r8, lsr #3
   13aec:	andeq	lr, r2, r8, lsr #3
   13af0:	andeq	r0, r0, r0
   13af4:	push	{r4, lr}
   13af8:	ldr	r4, [pc, #24]	; 13b18 <ftello64@plt+0x2684>
   13afc:	ldrb	r3, [r4]
   13b00:	cmp	r3, #0
   13b04:	popne	{r4, pc}
   13b08:	bl	13a90 <ftello64@plt+0x25fc>
   13b0c:	mov	r3, #1
   13b10:	strb	r3, [r4]
   13b14:	pop	{r4, pc}
   13b18:	andeq	lr, r2, ip, asr #3
   13b1c:	b	13abc <ftello64@plt+0x2628>
   13b20:	push	{r4, r5, r6, r7, lr}
   13b24:	ldr	r4, [pc, #232]	; 13c14 <ftello64@plt+0x2780>
   13b28:	ldr	ip, [r0, #4]
   13b2c:	ldr	lr, [r1, #4]
   13b30:	ldrb	r3, [r4]
   13b34:	cmp	lr, ip
   13b38:	movlt	r7, lr
   13b3c:	movge	r7, ip
   13b40:	cmp	r3, #0
   13b44:	bne	13ba0 <ftello64@plt+0x270c>
   13b48:	cmp	r7, #0
   13b4c:	ble	13b8c <ftello64@plt+0x26f8>
   13b50:	ldr	r3, [r0]
   13b54:	ldr	r1, [r1]
   13b58:	ldrb	r2, [r3]
   13b5c:	ldrb	r0, [r1]
   13b60:	subs	r0, r2, r0
   13b64:	popne	{r4, r5, r6, r7, pc}
   13b68:	sub	r6, r3, #1
   13b6c:	add	r6, r6, r7
   13b70:	b	13b84 <ftello64@plt+0x26f0>
   13b74:	ldrb	r2, [r3, #1]!
   13b78:	ldrb	r0, [r1, #1]!
   13b7c:	subs	r0, r2, r0
   13b80:	popne	{r4, r5, r6, r7, pc}
   13b84:	cmp	r3, r6
   13b88:	bne	13b74 <ftello64@plt+0x26e0>
   13b8c:	cmp	lr, ip
   13b90:	bgt	13c0c <ftello64@plt+0x2778>
   13b94:	movlt	r0, #1
   13b98:	movge	r0, #0
   13b9c:	pop	{r4, r5, r6, r7, pc}
   13ba0:	cmp	r7, #0
   13ba4:	ble	13b8c <ftello64@plt+0x26f8>
   13ba8:	ldr	r6, [r0]
   13bac:	ldr	r5, [r1]
   13bb0:	ldrb	r2, [r6]
   13bb4:	ldrb	r3, [r5]
   13bb8:	add	r2, r4, r2
   13bbc:	add	r3, r4, r3
   13bc0:	ldrb	r2, [r2, #4]
   13bc4:	ldrb	r0, [r3, #4]
   13bc8:	subs	r0, r2, r0
   13bcc:	popne	{r4, r5, r6, r7, pc}
   13bd0:	mov	r1, r6
   13bd4:	sub	r6, r6, #1
   13bd8:	add	r6, r6, r7
   13bdc:	b	13c00 <ftello64@plt+0x276c>
   13be0:	ldrb	r2, [r1, #1]!
   13be4:	ldrb	r3, [r5, #1]!
   13be8:	add	r2, r4, r2
   13bec:	add	r3, r4, r3
   13bf0:	ldrb	r2, [r2, #4]
   13bf4:	ldrb	r0, [r3, #4]
   13bf8:	subs	r0, r2, r0
   13bfc:	popne	{r4, r5, r6, r7, pc}
   13c00:	cmp	r6, r1
   13c04:	bne	13be0 <ftello64@plt+0x274c>
   13c08:	b	13b8c <ftello64@plt+0x26f8>
   13c0c:	mvn	r0, #0
   13c10:	pop	{r4, r5, r6, r7, pc}
   13c14:	ldrdeq	lr, [r2], -r0
   13c18:	push	{r4, lr}
   13c1c:	bl	1135c <__errno_location@plt>
   13c20:	mov	r2, #5
   13c24:	ldr	r1, [pc, #24]	; 13c44 <ftello64@plt+0x27b0>
   13c28:	ldr	r4, [r0]
   13c2c:	mov	r0, #0
   13c30:	bl	111dc <dcgettext@plt>
   13c34:	mov	r1, r4
   13c38:	mov	r2, r0
   13c3c:	mov	r0, #1
   13c40:	bl	11290 <error@plt>
   13c44:	andeq	ip, r1, r4, lsl r1
   13c48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c4c:	sub	sp, sp, #12
   13c50:	mov	r5, r0
   13c54:	bl	1132c <strlen@plt>
   13c58:	mov	r8, #12
   13c5c:	mov	r7, #92	; 0x5c
   13c60:	mov	sl, #7
   13c64:	mov	fp, #8
   13c68:	add	r0, r0, #1
   13c6c:	bl	18a78 <ftello64@plt+0x75e4>
   13c70:	ldrb	r3, [r5]
   13c74:	mov	r6, r0
   13c78:	mov	r4, r0
   13c7c:	cmp	r3, #0
   13c80:	beq	13d0c <ftello64@plt+0x2878>
   13c84:	mov	r1, r5
   13c88:	cmp	r3, #92	; 0x5c
   13c8c:	ldrb	r2, [r1, #1]!
   13c90:	strbne	r3, [r4], #1
   13c94:	movne	r5, r1
   13c98:	movne	r3, r2
   13c9c:	bne	13c7c <ftello64@plt+0x27e8>
   13ca0:	cmp	r2, #102	; 0x66
   13ca4:	beq	13e7c <ftello64@plt+0x29e8>
   13ca8:	bhi	13d20 <ftello64@plt+0x288c>
   13cac:	cmp	r2, #97	; 0x61
   13cb0:	beq	13e6c <ftello64@plt+0x29d8>
   13cb4:	bhi	13d50 <ftello64@plt+0x28bc>
   13cb8:	cmp	r2, #0
   13cbc:	beq	13d0c <ftello64@plt+0x2878>
   13cc0:	cmp	r2, #48	; 0x30
   13cc4:	addeq	r2, r5, #2
   13cc8:	addeq	r9, r5, #5
   13ccc:	moveq	r0, #0
   13cd0:	bne	13e50 <ftello64@plt+0x29bc>
   13cd4:	mov	lr, r2
   13cd8:	ldrb	r3, [r2], #1
   13cdc:	sub	r1, r3, #48	; 0x30
   13ce0:	mov	r5, r2
   13ce4:	uxtb	ip, r1
   13ce8:	cmp	ip, #7
   13cec:	bhi	13eb0 <ftello64@plt+0x2a1c>
   13cf0:	cmp	r5, r9
   13cf4:	add	r0, r1, r0, lsl #3
   13cf8:	bne	13cd4 <ftello64@plt+0x2840>
   13cfc:	ldrb	r3, [lr, #1]
   13d00:	cmp	r3, #0
   13d04:	strb	r0, [r4], #1
   13d08:	bne	13c84 <ftello64@plt+0x27f0>
   13d0c:	mov	r3, #0
   13d10:	mov	r0, r6
   13d14:	strb	r3, [r4]
   13d18:	add	sp, sp, #12
   13d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d20:	cmp	r2, #116	; 0x74
   13d24:	beq	13e18 <ftello64@plt+0x2984>
   13d28:	bhi	13d70 <ftello64@plt+0x28dc>
   13d2c:	cmp	r2, #110	; 0x6e
   13d30:	beq	13e2c <ftello64@plt+0x2998>
   13d34:	cmp	r2, #114	; 0x72
   13d38:	bne	13e50 <ftello64@plt+0x29bc>
   13d3c:	mov	r2, #13
   13d40:	ldrb	r3, [r5, #2]
   13d44:	strb	r2, [r4], #1
   13d48:	add	r5, r5, #2
   13d4c:	b	13c7c <ftello64@plt+0x27e8>
   13d50:	cmp	r2, #98	; 0x62
   13d54:	beq	13e40 <ftello64@plt+0x29ac>
   13d58:	cmp	r2, #99	; 0x63
   13d5c:	bne	13e50 <ftello64@plt+0x29bc>
   13d60:	ldrb	r3, [r1, #1]!
   13d64:	cmp	r3, #0
   13d68:	bne	13d60 <ftello64@plt+0x28cc>
   13d6c:	b	13d0c <ftello64@plt+0x2878>
   13d70:	cmp	r2, #118	; 0x76
   13d74:	beq	13e04 <ftello64@plt+0x2970>
   13d78:	cmp	r2, #120	; 0x78
   13d7c:	bne	13e50 <ftello64@plt+0x29bc>
   13d80:	bl	11308 <__ctype_b_loc@plt>
   13d84:	mov	r9, #0
   13d88:	add	r2, r5, #2
   13d8c:	mov	ip, r9
   13d90:	ldr	r3, [r0]
   13d94:	stm	sp, {r3, r4}
   13d98:	ldrb	r3, [r2]
   13d9c:	ldr	r1, [sp]
   13da0:	mov	r5, r2
   13da4:	lsl	lr, ip, #4
   13da8:	lsl	r2, r3, #1
   13dac:	sub	r0, r3, #97	; 0x61
   13db0:	ldrh	r2, [r1, r2]
   13db4:	sub	r4, r3, #65	; 0x41
   13db8:	sub	r1, r3, #87	; 0x57
   13dbc:	tst	r2, #4096	; 0x1000
   13dc0:	add	r2, r5, #1
   13dc4:	beq	13e8c <ftello64@plt+0x29f8>
   13dc8:	cmp	r0, #5
   13dcc:	bhi	13df4 <ftello64@plt+0x2960>
   13dd0:	add	r9, r9, #1
   13dd4:	cmp	r9, #3
   13dd8:	add	ip, lr, r1
   13ddc:	mov	r5, r2
   13de0:	bne	13d98 <ftello64@plt+0x2904>
   13de4:	ldr	r4, [sp, #4]
   13de8:	ldrb	r3, [r5]
   13dec:	strb	ip, [r4], #1
   13df0:	b	13c7c <ftello64@plt+0x27e8>
   13df4:	cmp	r4, #5
   13df8:	sub	r1, r3, #48	; 0x30
   13dfc:	subls	r1, r3, #55	; 0x37
   13e00:	b	13dd0 <ftello64@plt+0x293c>
   13e04:	mov	r2, #11
   13e08:	ldrb	r3, [r5, #2]
   13e0c:	strb	r2, [r4], #1
   13e10:	add	r5, r5, #2
   13e14:	b	13c7c <ftello64@plt+0x27e8>
   13e18:	mov	r2, #9
   13e1c:	ldrb	r3, [r5, #2]
   13e20:	strb	r2, [r4], #1
   13e24:	add	r5, r5, #2
   13e28:	b	13c7c <ftello64@plt+0x27e8>
   13e2c:	mov	r2, #10
   13e30:	ldrb	r3, [r5, #2]
   13e34:	strb	r2, [r4], #1
   13e38:	add	r5, r5, #2
   13e3c:	b	13c7c <ftello64@plt+0x27e8>
   13e40:	ldrb	r3, [r5, #2]
   13e44:	strb	fp, [r4], #1
   13e48:	add	r5, r5, #2
   13e4c:	b	13c7c <ftello64@plt+0x27e8>
   13e50:	mov	r1, r4
   13e54:	ldrb	r3, [r5, #2]
   13e58:	strb	r7, [r1], #2
   13e5c:	add	r5, r5, #2
   13e60:	strb	r2, [r4, #1]
   13e64:	mov	r4, r1
   13e68:	b	13c7c <ftello64@plt+0x27e8>
   13e6c:	ldrb	r3, [r5, #2]
   13e70:	strb	sl, [r4], #1
   13e74:	add	r5, r5, #2
   13e78:	b	13c7c <ftello64@plt+0x27e8>
   13e7c:	ldrb	r3, [r5, #2]
   13e80:	strb	r8, [r4], #1
   13e84:	add	r5, r5, #2
   13e88:	b	13c7c <ftello64@plt+0x27e8>
   13e8c:	cmp	r9, #0
   13e90:	ldr	r4, [sp, #4]
   13e94:	bne	13de8 <ftello64@plt+0x2954>
   13e98:	mov	r2, r4
   13e9c:	mov	r1, #120	; 0x78
   13ea0:	strb	r7, [r2], #2
   13ea4:	strb	r1, [r4, #1]
   13ea8:	mov	r4, r2
   13eac:	b	13c7c <ftello64@plt+0x27e8>
   13eb0:	mov	r5, lr
   13eb4:	b	13d00 <ftello64@plt+0x286c>
   13eb8:	ldr	r2, [pc, #152]	; 13f58 <ftello64@plt+0x2ac4>
   13ebc:	push	{r4, r5, r6, r7, lr}
   13ec0:	mov	r3, r0
   13ec4:	mov	r4, r0
   13ec8:	ldrb	r0, [r2], #4
   13ecc:	ldr	r6, [r4], #4
   13ed0:	add	r1, r3, #36	; 0x24
   13ed4:	cmp	r0, #0
   13ed8:	moveq	r2, #0
   13edc:	mov	r5, #0
   13ee0:	str	r1, [r3, #20]
   13ee4:	str	r2, [r3, #24]
   13ee8:	sub	sp, sp, #12
   13eec:	str	r5, [r3, #4]
   13ef0:	str	r5, [r3, #8]
   13ef4:	mov	r0, r6
   13ef8:	bl	1132c <strlen@plt>
   13efc:	mov	r2, r4
   13f00:	mov	r1, r0
   13f04:	mov	r0, r6
   13f08:	bl	11458 <re_compile_pattern@plt>
   13f0c:	subs	r7, r0, #0
   13f10:	bne	13f24 <ftello64@plt+0x2a90>
   13f14:	mov	r0, r4
   13f18:	add	sp, sp, #12
   13f1c:	pop	{r4, r5, r6, r7, lr}
   13f20:	b	11398 <re_compile_fastmap@plt>
   13f24:	mov	r2, #5
   13f28:	ldr	r1, [pc, #44]	; 13f5c <ftello64@plt+0x2ac8>
   13f2c:	mov	r0, r5
   13f30:	bl	111dc <dcgettext@plt>
   13f34:	mov	r4, r0
   13f38:	mov	r0, r6
   13f3c:	bl	17d74 <ftello64@plt+0x68e0>
   13f40:	mov	r2, r4
   13f44:	mov	r3, r7
   13f48:	mov	r1, r5
   13f4c:	str	r0, [sp]
   13f50:	mov	r0, #1
   13f54:	bl	11290 <error@plt>
   13f58:	ldrdeq	lr, [r2], -r0
   13f5c:	andeq	ip, r1, r8, lsr r1
   13f60:	push	{r4, r5, r6, lr}
   13f64:	subs	r4, r0, #0
   13f68:	pople	{r4, r5, r6, pc}
   13f6c:	ldr	r5, [pc, #64]	; 13fb4 <ftello64@plt+0x2b20>
   13f70:	mov	r6, #32
   13f74:	b	13f80 <ftello64@plt+0x2aec>
   13f78:	subs	r4, r4, #1
   13f7c:	popeq	{r4, r5, r6, pc}
   13f80:	ldr	r0, [r5]
   13f84:	ldr	r3, [r0, #20]
   13f88:	ldr	r2, [r0, #24]
   13f8c:	add	r1, r3, #1
   13f90:	cmp	r3, r2
   13f94:	strcc	r1, [r0, #20]
   13f98:	strbcc	r6, [r3]
   13f9c:	bcc	13f78 <ftello64@plt+0x2ae4>
   13fa0:	mov	r1, #32
   13fa4:	bl	113f8 <__overflow@plt>
   13fa8:	subs	r4, r4, #1
   13fac:	bne	13f80 <ftello64@plt+0x2aec>
   13fb0:	pop	{r4, r5, r6, pc}
   13fb4:	andeq	lr, r2, r4, asr #3
   13fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13fbc:	sub	sp, sp, #20
   13fc0:	add	r3, sp, #16
   13fc4:	stmdb	r3, {r0, r1}
   13fc8:	ldrd	r4, [sp, #8]
   13fcc:	cmp	r5, r4
   13fd0:	bls	140b4 <ftello64@plt+0x2c20>
   13fd4:	ldr	r6, [pc, #904]	; 14364 <ftello64@plt+0x2ed0>
   13fd8:	ldr	r7, [pc, #904]	; 14368 <ftello64@plt+0x2ed4>
   13fdc:	ldr	r8, [pc, #904]	; 1436c <ftello64@plt+0x2ed8>
   13fe0:	ldr	fp, [pc, #904]	; 14370 <ftello64@plt+0x2edc>
   13fe4:	ldr	sl, [pc, #904]	; 14374 <ftello64@plt+0x2ee0>
   13fe8:	ldr	r9, [pc, #904]	; 14378 <ftello64@plt+0x2ee4>
   13fec:	sub	r4, r4, #1
   13ff0:	sub	r5, r5, #1
   13ff4:	b	14070 <ftello64@plt+0x2bdc>
   13ff8:	ldrb	r3, [r8, r2]
   13ffc:	cmp	r3, #0
   14000:	beq	14010 <ftello64@plt+0x2b7c>
   14004:	ldr	r1, [r6, #516]	; 0x204
   14008:	cmp	r1, #3
   1400c:	beq	14148 <ftello64@plt+0x2cb4>
   14010:	cmp	r2, #92	; 0x5c
   14014:	beq	14190 <ftello64@plt+0x2cfc>
   14018:	bhi	14100 <ftello64@plt+0x2c6c>
   1401c:	cmp	r2, #34	; 0x22
   14020:	bne	140bc <ftello64@plt+0x2c28>
   14024:	ldr	r0, [r7]
   14028:	ldr	r3, [r0, #20]
   1402c:	ldr	r1, [r0, #24]
   14030:	cmp	r3, r1
   14034:	addcc	r1, r3, #1
   14038:	strcc	r1, [r0, #20]
   1403c:	strbcc	r2, [r3]
   14040:	bcs	142ec <ftello64@plt+0x2e58>
   14044:	ldr	r0, [r7]
   14048:	ldr	r3, [r0, #20]
   1404c:	ldr	r2, [r0, #24]
   14050:	cmp	r3, r2
   14054:	addcc	r1, r3, #1
   14058:	movcc	r2, #34	; 0x22
   1405c:	strcc	r1, [r0, #20]
   14060:	strbcc	r2, [r3]
   14064:	bcs	142f8 <ftello64@plt+0x2e64>
   14068:	cmp	r5, r4
   1406c:	beq	140b4 <ftello64@plt+0x2c20>
   14070:	ldrb	r2, [r4, #1]!
   14074:	add	r3, r6, r2
   14078:	ldrb	r3, [r3, #260]	; 0x104
   1407c:	cmp	r3, #0
   14080:	bne	13ff8 <ftello64@plt+0x2b64>
   14084:	ldr	r0, [r7]
   14088:	ldr	r3, [r0, #20]
   1408c:	ldr	r1, [r0, #24]
   14090:	cmp	r3, r1
   14094:	addcc	r1, r3, #1
   14098:	strcc	r1, [r0, #20]
   1409c:	strbcc	r2, [r3]
   140a0:	bcc	14068 <ftello64@plt+0x2bd4>
   140a4:	mov	r1, r2
   140a8:	bl	113f8 <__overflow@plt>
   140ac:	cmp	r5, r4
   140b0:	bne	14070 <ftello64@plt+0x2bdc>
   140b4:	add	sp, sp, #20
   140b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140bc:	bcc	14118 <ftello64@plt+0x2c84>
   140c0:	cmp	r2, #38	; 0x26
   140c4:	bhi	14118 <ftello64@plt+0x2c84>
   140c8:	ldr	r0, [r7]
   140cc:	ldr	r3, [r0, #20]
   140d0:	ldr	r1, [r0, #24]
   140d4:	cmp	r3, r1
   140d8:	addcc	ip, r3, #1
   140dc:	movcc	r1, #92	; 0x5c
   140e0:	strcc	ip, [r0, #20]
   140e4:	strbcc	r1, [r3]
   140e8:	bcc	14084 <ftello64@plt+0x2bf0>
   140ec:	mov	r1, #92	; 0x5c
   140f0:	str	r2, [sp, #4]
   140f4:	bl	113f8 <__overflow@plt>
   140f8:	ldr	r2, [sp, #4]
   140fc:	b	14084 <ftello64@plt+0x2bf0>
   14100:	cmp	r2, #123	; 0x7b
   14104:	beq	14180 <ftello64@plt+0x2cec>
   14108:	cmp	r2, #125	; 0x7d
   1410c:	beq	14180 <ftello64@plt+0x2cec>
   14110:	cmp	r2, #95	; 0x5f
   14114:	beq	140c8 <ftello64@plt+0x2c34>
   14118:	ldr	r0, [r7]
   1411c:	ldr	r3, [r0, #20]
   14120:	ldr	r2, [r0, #24]
   14124:	cmp	r3, r2
   14128:	addcc	r1, r3, #1
   1412c:	movcc	r2, #32
   14130:	strcc	r1, [r0, #20]
   14134:	strbcc	r2, [r3]
   14138:	bcc	14068 <ftello64@plt+0x2bd4>
   1413c:	mov	r1, #32
   14140:	bl	113f8 <__overflow@plt>
   14144:	b	14068 <ftello64@plt+0x2bd4>
   14148:	sub	r1, r3, #1
   1414c:	ldrb	r3, [r9, r2]
   14150:	cmp	r1, #8
   14154:	ldrls	pc, [pc, r1, lsl #2]
   14158:	b	14068 <ftello64@plt+0x2bd4>
   1415c:	andeq	r4, r1, r8, asr #3
   14160:	andeq	r4, r1, r8, lsr #3
   14164:	andeq	r4, r1, r8, lsr #3
   14168:	andeq	r4, r1, ip, lsr #5
   1416c:	andeq	r4, r1, ip, ror #4
   14170:	andeq	r4, r1, ip, lsl #5
   14174:	andeq	r4, r1, ip, lsr #4
   14178:	andeq	r4, r1, r0, asr #4
   1417c:	andeq	r4, r1, r0, lsl #4
   14180:	mov	r1, sl
   14184:	mov	r0, #1
   14188:	bl	113a4 <__printf_chk@plt>
   1418c:	b	14068 <ftello64@plt+0x2bd4>
   14190:	ldr	r3, [r7]
   14194:	mov	r2, #12
   14198:	mov	r1, #1
   1419c:	mov	r0, fp
   141a0:	bl	111b8 <fwrite_unlocked@plt>
   141a4:	b	14068 <ftello64@plt+0x2bd4>
   141a8:	ldr	r1, [pc, #460]	; 1437c <ftello64@plt+0x2ee8>
   141ac:	cmp	r3, #105	; 0x69
   141b0:	ldr	r2, [pc, #456]	; 14380 <ftello64@plt+0x2eec>
   141b4:	mov	r0, #1
   141b8:	moveq	r2, r1
   141bc:	ldr	r1, [pc, #448]	; 14384 <ftello64@plt+0x2ef0>
   141c0:	bl	113a4 <__printf_chk@plt>
   141c4:	b	14068 <ftello64@plt+0x2bd4>
   141c8:	cmp	r3, #79	; 0x4f
   141cc:	ldr	r0, [r7]
   141d0:	beq	1434c <ftello64@plt+0x2eb8>
   141d4:	bls	142cc <ftello64@plt+0x2e38>
   141d8:	cmp	r3, #97	; 0x61
   141dc:	beq	14304 <ftello64@plt+0x2e70>
   141e0:	cmp	r3, #111	; 0x6f
   141e4:	bne	1411c <ftello64@plt+0x2c88>
   141e8:	mov	r3, r0
   141ec:	mov	r2, #5
   141f0:	mov	r1, #1
   141f4:	ldr	r0, [pc, #396]	; 14388 <ftello64@plt+0x2ef4>
   141f8:	bl	111b8 <fwrite_unlocked@plt>
   141fc:	b	14068 <ftello64@plt+0x2bd4>
   14200:	cmp	r3, #79	; 0x4f
   14204:	ldr	r0, [r7]
   14208:	beq	14334 <ftello64@plt+0x2ea0>
   1420c:	cmp	r3, #111	; 0x6f
   14210:	bne	1411c <ftello64@plt+0x2c88>
   14214:	mov	r3, r0
   14218:	mov	r2, #4
   1421c:	mov	r1, #1
   14220:	ldr	r0, [pc, #356]	; 1438c <ftello64@plt+0x2ef8>
   14224:	bl	111b8 <fwrite_unlocked@plt>
   14228:	b	14068 <ftello64@plt+0x2bd4>
   1422c:	mov	r2, r3
   14230:	ldr	r1, [pc, #344]	; 14390 <ftello64@plt+0x2efc>
   14234:	mov	r0, #1
   14238:	bl	113a4 <__printf_chk@plt>
   1423c:	b	14068 <ftello64@plt+0x2bd4>
   14240:	cmp	r3, #65	; 0x41
   14244:	ldr	r0, [r7]
   14248:	beq	1431c <ftello64@plt+0x2e88>
   1424c:	cmp	r3, #97	; 0x61
   14250:	bne	1411c <ftello64@plt+0x2c88>
   14254:	mov	r3, r0
   14258:	mov	r2, #5
   1425c:	mov	r1, #1
   14260:	ldr	r0, [pc, #300]	; 14394 <ftello64@plt+0x2f00>
   14264:	bl	111b8 <fwrite_unlocked@plt>
   14268:	b	14068 <ftello64@plt+0x2bd4>
   1426c:	ldr	r1, [pc, #264]	; 1437c <ftello64@plt+0x2ee8>
   14270:	cmp	r3, #105	; 0x69
   14274:	ldr	r2, [pc, #260]	; 14380 <ftello64@plt+0x2eec>
   14278:	mov	r0, #1
   1427c:	moveq	r2, r1
   14280:	ldr	r1, [pc, #272]	; 14398 <ftello64@plt+0x2f04>
   14284:	bl	113a4 <__printf_chk@plt>
   14288:	b	14068 <ftello64@plt+0x2bd4>
   1428c:	ldr	r1, [pc, #232]	; 1437c <ftello64@plt+0x2ee8>
   14290:	cmp	r3, #105	; 0x69
   14294:	ldr	r2, [pc, #228]	; 14380 <ftello64@plt+0x2eec>
   14298:	mov	r0, #1
   1429c:	moveq	r2, r1
   142a0:	ldr	r1, [pc, #244]	; 1439c <ftello64@plt+0x2f08>
   142a4:	bl	113a4 <__printf_chk@plt>
   142a8:	b	14068 <ftello64@plt+0x2bd4>
   142ac:	ldr	r1, [pc, #200]	; 1437c <ftello64@plt+0x2ee8>
   142b0:	cmp	r3, #105	; 0x69
   142b4:	ldr	r2, [pc, #196]	; 14380 <ftello64@plt+0x2eec>
   142b8:	mov	r0, #1
   142bc:	moveq	r2, r1
   142c0:	ldr	r1, [pc, #216]	; 143a0 <ftello64@plt+0x2f0c>
   142c4:	bl	113a4 <__printf_chk@plt>
   142c8:	b	14068 <ftello64@plt+0x2bd4>
   142cc:	cmp	r3, #65	; 0x41
   142d0:	bne	1411c <ftello64@plt+0x2c88>
   142d4:	mov	r3, r0
   142d8:	mov	r2, #5
   142dc:	mov	r1, #1
   142e0:	ldr	r0, [pc, #188]	; 143a4 <ftello64@plt+0x2f10>
   142e4:	bl	111b8 <fwrite_unlocked@plt>
   142e8:	b	14068 <ftello64@plt+0x2bd4>
   142ec:	mov	r1, r2
   142f0:	bl	113f8 <__overflow@plt>
   142f4:	b	14044 <ftello64@plt+0x2bb0>
   142f8:	mov	r1, #34	; 0x22
   142fc:	bl	113f8 <__overflow@plt>
   14300:	b	14068 <ftello64@plt+0x2bd4>
   14304:	mov	r3, r0
   14308:	mov	r2, #5
   1430c:	mov	r1, #1
   14310:	ldr	r0, [pc, #144]	; 143a8 <ftello64@plt+0x2f14>
   14314:	bl	111b8 <fwrite_unlocked@plt>
   14318:	b	14068 <ftello64@plt+0x2bd4>
   1431c:	mov	r3, r0
   14320:	mov	r2, #5
   14324:	mov	r1, #1
   14328:	ldr	r0, [pc, #124]	; 143ac <ftello64@plt+0x2f18>
   1432c:	bl	111b8 <fwrite_unlocked@plt>
   14330:	b	14068 <ftello64@plt+0x2bd4>
   14334:	mov	r3, r0
   14338:	mov	r2, #4
   1433c:	mov	r1, #1
   14340:	ldr	r0, [pc, #104]	; 143b0 <ftello64@plt+0x2f1c>
   14344:	bl	111b8 <fwrite_unlocked@plt>
   14348:	b	14068 <ftello64@plt+0x2bd4>
   1434c:	mov	r3, r0
   14350:	mov	r2, #5
   14354:	mov	r1, #1
   14358:	ldr	r0, [pc, #84]	; 143b4 <ftello64@plt+0x2f20>
   1435c:	bl	111b8 <fwrite_unlocked@plt>
   14360:	b	14068 <ftello64@plt+0x2bd4>
   14364:	ldrdeq	lr, [r2], -r0
   14368:	andeq	lr, r2, r4, asr #3
   1436c:	andeq	ip, r1, ip, ror ip
   14370:	andeq	ip, r1, r0, asr #3
   14374:			; <UNDEFINED> instruction: 0x0001c1b8
   14378:	andeq	ip, r1, ip, ror sp
   1437c:	andeq	ip, r1, ip, asr #2
   14380:			; <UNDEFINED> instruction: 0x0001c3bc
   14384:	andeq	ip, r1, r0, ror r1
   14388:	andeq	ip, r1, r0, asr r1
   1438c:	andeq	ip, r1, r8, lsr #3
   14390:	muleq	r1, r0, r1
   14394:	muleq	r1, r8, r1
   14398:	andeq	ip, r1, r0, lsl #3
   1439c:	andeq	ip, r1, r8, lsl #3
   143a0:	andeq	ip, r1, r8, ror r1
   143a4:	andeq	ip, r1, r8, ror #2
   143a8:	andeq	ip, r1, r0, ror #2
   143ac:	andeq	ip, r1, r0, lsr #3
   143b0:			; <UNDEFINED> instruction: 0x0001c1b0
   143b4:	andeq	ip, r1, r8, asr r1
   143b8:	push	{r4, r5, r6, lr}
   143bc:	mov	r5, r0
   143c0:	mov	r4, r1
   143c4:	bl	13b20 <ftello64@plt+0x268c>
   143c8:	cmp	r0, #0
   143cc:	popne	{r4, r5, r6, pc}
   143d0:	ldr	r2, [r5]
   143d4:	ldr	r3, [r4]
   143d8:	cmp	r2, r3
   143dc:	bcc	143ec <ftello64@plt+0x2f58>
   143e0:	movhi	r0, #1
   143e4:	movls	r0, #0
   143e8:	pop	{r4, r5, r6, pc}
   143ec:	mvn	r0, #0
   143f0:	pop	{r4, r5, r6, pc}
   143f4:	push	{r4, r5, r6, r7, r8, lr}
   143f8:	subs	r6, r2, #1
   143fc:	bmi	1443c <ftello64@plt+0x2fa8>
   14400:	mov	r8, r1
   14404:	mov	r7, r0
   14408:	mov	r5, #0
   1440c:	add	r4, r5, r6
   14410:	mov	r0, r7
   14414:	asr	r4, r4, #1
   14418:	add	r1, r8, r4, lsl #3
   1441c:	bl	13b20 <ftello64@plt+0x268c>
   14420:	cmp	r0, #0
   14424:	sublt	r6, r4, #1
   14428:	blt	14434 <ftello64@plt+0x2fa0>
   1442c:	add	r5, r4, #1
   14430:	beq	14444 <ftello64@plt+0x2fb0>
   14434:	cmp	r5, r6
   14438:	ble	1440c <ftello64@plt+0x2f78>
   1443c:	mov	r0, #0
   14440:	pop	{r4, r5, r6, r7, r8, pc}
   14444:	mov	r0, #1
   14448:	pop	{r4, r5, r6, r7, r8, pc}
   1444c:	push	{r4, r5, r6, r7, lr}
   14450:	sub	sp, sp, #12
   14454:	ldr	r4, [pc, #200]	; 14524 <ftello64@plt+0x3090>
   14458:	subs	r5, r0, #0
   1445c:	mov	r6, r1
   14460:	ldr	r3, [r4]
   14464:	mov	r7, r2
   14468:	str	r3, [sp, #4]
   1446c:	beq	1447c <ftello64@plt+0x2fe8>
   14470:	ldrb	r3, [r5]
   14474:	cmp	r3, #0
   14478:	bne	144bc <ftello64@plt+0x3028>
   1447c:	ldr	r3, [pc, #164]	; 14528 <ftello64@plt+0x3094>
   14480:	mov	r1, sp
   14484:	ldr	r0, [r3]
   14488:	bl	17d8c <ftello64@plt+0x68f8>
   1448c:	cmp	r0, #0
   14490:	str	r0, [r6]
   14494:	beq	14514 <ftello64@plt+0x3080>
   14498:	ldr	r3, [sp]
   1449c:	ldr	r2, [sp, #4]
   144a0:	add	r0, r0, r3
   144a4:	str	r0, [r7]
   144a8:	ldr	r3, [r4]
   144ac:	cmp	r2, r3
   144b0:	bne	14510 <ftello64@plt+0x307c>
   144b4:	add	sp, sp, #12
   144b8:	pop	{r4, r5, r6, r7, pc}
   144bc:	ldr	r1, [pc, #104]	; 1452c <ftello64@plt+0x3098>
   144c0:	bl	1114c <strcmp@plt>
   144c4:	cmp	r0, #0
   144c8:	beq	1447c <ftello64@plt+0x2fe8>
   144cc:	mov	r1, sp
   144d0:	mov	r0, r5
   144d4:	bl	17fc0 <ftello64@plt+0x6b2c>
   144d8:	cmp	r0, #0
   144dc:	str	r0, [r6]
   144e0:	bne	14498 <ftello64@plt+0x3004>
   144e4:	bl	1135c <__errno_location@plt>
   144e8:	ldr	r4, [r0]
   144ec:	mov	r2, r5
   144f0:	mov	r1, #3
   144f4:	mov	r0, #0
   144f8:	bl	17ba8 <ftello64@plt+0x6714>
   144fc:	mov	r1, r4
   14500:	ldr	r2, [pc, #40]	; 14530 <ftello64@plt+0x309c>
   14504:	mov	r3, r0
   14508:	mov	r0, #1
   1450c:	bl	11290 <error@plt>
   14510:	bl	111f4 <__stack_chk_fail@plt>
   14514:	bl	1135c <__errno_location@plt>
   14518:	ldr	r5, [pc, #12]	; 1452c <ftello64@plt+0x3098>
   1451c:	ldr	r4, [r0]
   14520:	b	144ec <ftello64@plt+0x3058>
   14524:	andeq	sp, r2, r8, lsl #30
   14528:	andeq	lr, r2, r0, asr #3
   1452c:	ldrdeq	ip, [r1], -r0
   14530:			; <UNDEFINED> instruction: 0x0001c9b8
   14534:	push	{r4, r5, r6, r7, r8, lr}
   14538:	sub	sp, sp, #16
   1453c:	ldr	r7, [pc, #248]	; 1463c <ftello64@plt+0x31a8>
   14540:	mov	r6, r1
   14544:	add	r2, sp, #8
   14548:	ldr	r3, [r7]
   1454c:	add	r1, sp, #4
   14550:	str	r3, [sp, #12]
   14554:	bl	1444c <ftello64@plt+0x2fb8>
   14558:	mov	r3, #0
   1455c:	ldmib	sp, {r5, ip}
   14560:	mov	r1, r3
   14564:	mov	r0, r3
   14568:	add	r8, r6, #4
   1456c:	str	r3, [r6]
   14570:	str	r3, [r6, #4]
   14574:	str	r3, [r6, #8]
   14578:	cmp	r5, ip
   1457c:	bcs	145e4 <ftello64@plt+0x3150>
   14580:	mov	r3, r5
   14584:	mov	r4, r3
   14588:	ldrb	r2, [r3], #1
   1458c:	cmp	r2, #10
   14590:	beq	14608 <ftello64@plt+0x3174>
   14594:	cmp	ip, r3
   14598:	mov	r4, r3
   1459c:	bne	14584 <ftello64@plt+0x30f0>
   145a0:	cmp	r5, ip
   145a4:	movcs	r5, ip
   145a8:	bcs	14578 <ftello64@plt+0x30e4>
   145ac:	ldr	r3, [r6, #4]
   145b0:	cmp	r1, r3
   145b4:	beq	1461c <ftello64@plt+0x3188>
   145b8:	add	r3, r0, r1, lsl #3
   145bc:	str	r5, [r0, r1, lsl #3]
   145c0:	sub	r5, r4, r5
   145c4:	add	r1, r1, #1
   145c8:	str	r5, [r3, #4]
   145cc:	str	r1, [r6, #8]
   145d0:	cmp	r4, ip
   145d4:	addcc	r5, r4, #1
   145d8:	movcs	r5, r4
   145dc:	cmp	r5, ip
   145e0:	bcc	14580 <ftello64@plt+0x30ec>
   145e4:	ldr	r3, [pc, #84]	; 14640 <ftello64@plt+0x31ac>
   145e8:	mov	r2, #8
   145ec:	bl	11440 <qsort@plt>
   145f0:	ldr	r2, [sp, #12]
   145f4:	ldr	r3, [r7]
   145f8:	cmp	r2, r3
   145fc:	bne	14638 <ftello64@plt+0x31a4>
   14600:	add	sp, sp, #16
   14604:	pop	{r4, r5, r6, r7, r8, pc}
   14608:	cmp	r5, r4
   1460c:	bcs	145d0 <ftello64@plt+0x313c>
   14610:	ldr	r3, [r6, #4]
   14614:	cmp	r1, r3
   14618:	bne	145b8 <ftello64@plt+0x3124>
   1461c:	mov	r1, r8
   14620:	mov	r2, #8
   14624:	bl	18b50 <ftello64@plt+0x76bc>
   14628:	ldr	r1, [r6, #8]
   1462c:	ldr	ip, [sp, #8]
   14630:	str	r0, [r6]
   14634:	b	145b8 <ftello64@plt+0x3124>
   14638:	bl	111f4 <__stack_chk_fail@plt>
   1463c:	andeq	sp, r2, r8, lsl #30
   14640:	andeq	r3, r1, r0, lsr #22
   14644:	ldr	r3, [pc, #820]	; 14980 <ftello64@plt+0x34ec>
   14648:	push	{r7, lr}
   1464c:	sub	sp, sp, #64	; 0x40
   14650:	ldr	r3, [r3]
   14654:	subs	r4, r0, #0
   14658:	str	r3, [sp, #60]	; 0x3c
   1465c:	beq	14698 <ftello64@plt+0x3204>
   14660:	ldr	r3, [pc, #796]	; 14984 <ftello64@plt+0x34f0>
   14664:	mov	r2, #5
   14668:	ldr	r1, [pc, #792]	; 14988 <ftello64@plt+0x34f4>
   1466c:	mov	r0, #0
   14670:	ldr	r5, [r3]
   14674:	bl	111dc <dcgettext@plt>
   14678:	ldr	r3, [pc, #780]	; 1498c <ftello64@plt+0x34f8>
   1467c:	mov	r1, #1
   14680:	ldr	r3, [r3]
   14684:	mov	r2, r0
   14688:	mov	r0, r5
   1468c:	bl	113bc <__fprintf_chk@plt>
   14690:	mov	r0, r4
   14694:	bl	11314 <exit@plt>
   14698:	mov	r2, #5
   1469c:	ldr	r1, [pc, #748]	; 14990 <ftello64@plt+0x34fc>
   146a0:	bl	111dc <dcgettext@plt>
   146a4:	ldr	r3, [pc, #736]	; 1498c <ftello64@plt+0x34f8>
   146a8:	ldr	r5, [pc, #740]	; 14994 <ftello64@plt+0x3500>
   146ac:	ldr	r3, [r3]
   146b0:	mov	r2, r3
   146b4:	mov	r1, r0
   146b8:	mov	r0, #1
   146bc:	bl	113a4 <__printf_chk@plt>
   146c0:	mov	r2, #5
   146c4:	ldr	r1, [pc, #716]	; 14998 <ftello64@plt+0x3504>
   146c8:	mov	r0, r4
   146cc:	bl	111dc <dcgettext@plt>
   146d0:	ldr	r1, [r5]
   146d4:	bl	1111c <fputs_unlocked@plt>
   146d8:	mov	r2, #5
   146dc:	ldr	r1, [pc, #696]	; 1499c <ftello64@plt+0x3508>
   146e0:	mov	r0, r4
   146e4:	bl	111dc <dcgettext@plt>
   146e8:	ldr	r1, [r5]
   146ec:	bl	1111c <fputs_unlocked@plt>
   146f0:	mov	r2, #5
   146f4:	ldr	r1, [pc, #676]	; 149a0 <ftello64@plt+0x350c>
   146f8:	mov	r0, r4
   146fc:	bl	111dc <dcgettext@plt>
   14700:	ldr	r1, [r5]
   14704:	bl	1111c <fputs_unlocked@plt>
   14708:	mov	r2, #5
   1470c:	ldr	r1, [pc, #656]	; 149a4 <ftello64@plt+0x3510>
   14710:	mov	r0, r4
   14714:	bl	111dc <dcgettext@plt>
   14718:	ldr	r1, [r5]
   1471c:	bl	1111c <fputs_unlocked@plt>
   14720:	mov	r2, #5
   14724:	ldr	r1, [pc, #636]	; 149a8 <ftello64@plt+0x3514>
   14728:	mov	r0, r4
   1472c:	bl	111dc <dcgettext@plt>
   14730:	ldr	r1, [r5]
   14734:	bl	1111c <fputs_unlocked@plt>
   14738:	mov	r2, #5
   1473c:	ldr	r1, [pc, #616]	; 149ac <ftello64@plt+0x3518>
   14740:	mov	r0, r4
   14744:	bl	111dc <dcgettext@plt>
   14748:	ldr	r1, [r5]
   1474c:	bl	1111c <fputs_unlocked@plt>
   14750:	mov	r2, #5
   14754:	ldr	r1, [pc, #596]	; 149b0 <ftello64@plt+0x351c>
   14758:	mov	r0, r4
   1475c:	bl	111dc <dcgettext@plt>
   14760:	ldr	r1, [r5]
   14764:	bl	1111c <fputs_unlocked@plt>
   14768:	mov	r2, #5
   1476c:	ldr	r1, [pc, #576]	; 149b4 <ftello64@plt+0x3520>
   14770:	mov	r0, r4
   14774:	bl	111dc <dcgettext@plt>
   14778:	ldr	r1, [r5]
   1477c:	bl	1111c <fputs_unlocked@plt>
   14780:	mov	r2, #5
   14784:	ldr	r1, [pc, #556]	; 149b8 <ftello64@plt+0x3524>
   14788:	mov	r0, r4
   1478c:	bl	111dc <dcgettext@plt>
   14790:	ldr	r1, [r5]
   14794:	bl	1111c <fputs_unlocked@plt>
   14798:	mov	r2, #5
   1479c:	ldr	r1, [pc, #536]	; 149bc <ftello64@plt+0x3528>
   147a0:	mov	r0, r4
   147a4:	bl	111dc <dcgettext@plt>
   147a8:	ldr	r1, [r5]
   147ac:	bl	1111c <fputs_unlocked@plt>
   147b0:	ldr	lr, [pc, #520]	; 149c0 <ftello64@plt+0x352c>
   147b4:	add	ip, sp, #4
   147b8:	ldm	lr!, {r0, r1, r2, r3}
   147bc:	stmia	ip!, {r0, r1, r2, r3}
   147c0:	ldm	lr!, {r0, r1, r2, r3}
   147c4:	ldr	r6, [sp, #4]
   147c8:	stmia	ip!, {r0, r1, r2, r3}
   147cc:	cmp	r6, #0
   147d0:	ldm	lr!, {r0, r1, r2, r3}
   147d4:	addeq	r5, sp, #4
   147d8:	stmia	ip!, {r0, r1, r2, r3}
   147dc:	ldm	lr, {r0, r1}
   147e0:	stm	ip, {r0, r1}
   147e4:	beq	14814 <ftello64@plt+0x3380>
   147e8:	ldr	r7, [pc, #468]	; 149c4 <ftello64@plt+0x3530>
   147ec:	add	r5, sp, #4
   147f0:	b	14800 <ftello64@plt+0x336c>
   147f4:	ldr	r6, [r5, #8]!
   147f8:	cmp	r6, #0
   147fc:	beq	14814 <ftello64@plt+0x3380>
   14800:	mov	r1, r6
   14804:	mov	r0, r7
   14808:	bl	1114c <strcmp@plt>
   1480c:	cmp	r0, #0
   14810:	bne	147f4 <ftello64@plt+0x3360>
   14814:	ldr	r5, [r5, #4]
   14818:	mov	r2, #5
   1481c:	cmp	r5, #0
   14820:	ldr	r1, [pc, #416]	; 149c8 <ftello64@plt+0x3534>
   14824:	beq	148cc <ftello64@plt+0x3438>
   14828:	mov	r0, #0
   1482c:	bl	111dc <dcgettext@plt>
   14830:	ldr	r3, [pc, #404]	; 149cc <ftello64@plt+0x3538>
   14834:	ldr	r2, [pc, #404]	; 149d0 <ftello64@plt+0x353c>
   14838:	mov	r1, r0
   1483c:	mov	r0, #1
   14840:	bl	113a4 <__printf_chk@plt>
   14844:	mov	r1, #0
   14848:	mov	r0, #5
   1484c:	bl	11404 <setlocale@plt>
   14850:	cmp	r0, #0
   14854:	ldreq	r6, [pc, #360]	; 149c4 <ftello64@plt+0x3530>
   14858:	beq	14874 <ftello64@plt+0x33e0>
   1485c:	mov	r2, #3
   14860:	ldr	r1, [pc, #364]	; 149d4 <ftello64@plt+0x3540>
   14864:	bl	11464 <strncmp@plt>
   14868:	ldr	r6, [pc, #340]	; 149c4 <ftello64@plt+0x3530>
   1486c:	cmp	r0, #0
   14870:	bne	1495c <ftello64@plt+0x34c8>
   14874:	mov	r2, #5
   14878:	ldr	r1, [pc, #344]	; 149d8 <ftello64@plt+0x3544>
   1487c:	mov	r0, #0
   14880:	bl	111dc <dcgettext@plt>
   14884:	ldr	r3, [pc, #312]	; 149c4 <ftello64@plt+0x3530>
   14888:	ldr	r2, [pc, #316]	; 149cc <ftello64@plt+0x3538>
   1488c:	mov	r1, r0
   14890:	mov	r0, #1
   14894:	bl	113a4 <__printf_chk@plt>
   14898:	mov	r2, #5
   1489c:	ldr	r1, [pc, #312]	; 149dc <ftello64@plt+0x3548>
   148a0:	mov	r0, #0
   148a4:	bl	111dc <dcgettext@plt>
   148a8:	ldr	r2, [pc, #304]	; 149e0 <ftello64@plt+0x354c>
   148ac:	cmp	r5, r6
   148b0:	ldr	r3, [pc, #300]	; 149e4 <ftello64@plt+0x3550>
   148b4:	movne	r3, r2
   148b8:	mov	r1, r0
   148bc:	mov	r2, r5
   148c0:	mov	r0, #1
   148c4:	bl	113a4 <__printf_chk@plt>
   148c8:	b	14690 <ftello64@plt+0x31fc>
   148cc:	mov	r0, r5
   148d0:	bl	111dc <dcgettext@plt>
   148d4:	ldr	r3, [pc, #240]	; 149cc <ftello64@plt+0x3538>
   148d8:	ldr	r2, [pc, #240]	; 149d0 <ftello64@plt+0x353c>
   148dc:	mov	r1, r0
   148e0:	mov	r0, #1
   148e4:	bl	113a4 <__printf_chk@plt>
   148e8:	mov	r1, r5
   148ec:	mov	r0, #5
   148f0:	bl	11404 <setlocale@plt>
   148f4:	cmp	r0, #0
   148f8:	beq	14910 <ftello64@plt+0x347c>
   148fc:	mov	r2, #3
   14900:	ldr	r1, [pc, #204]	; 149d4 <ftello64@plt+0x3540>
   14904:	bl	11464 <strncmp@plt>
   14908:	cmp	r0, #0
   1490c:	bne	14954 <ftello64@plt+0x34c0>
   14910:	mov	r2, #5
   14914:	ldr	r1, [pc, #188]	; 149d8 <ftello64@plt+0x3544>
   14918:	mov	r0, #0
   1491c:	bl	111dc <dcgettext@plt>
   14920:	ldr	r3, [pc, #156]	; 149c4 <ftello64@plt+0x3530>
   14924:	ldr	r2, [pc, #160]	; 149cc <ftello64@plt+0x3538>
   14928:	mov	r5, r3
   1492c:	mov	r1, r0
   14930:	mov	r0, #1
   14934:	bl	113a4 <__printf_chk@plt>
   14938:	ldr	r1, [pc, #156]	; 149dc <ftello64@plt+0x3548>
   1493c:	mov	r2, #5
   14940:	mov	r0, #0
   14944:	bl	111dc <dcgettext@plt>
   14948:	ldr	r3, [pc, #148]	; 149e4 <ftello64@plt+0x3550>
   1494c:	mov	r1, r0
   14950:	b	148bc <ftello64@plt+0x3428>
   14954:	ldr	r6, [pc, #104]	; 149c4 <ftello64@plt+0x3530>
   14958:	mov	r5, r6
   1495c:	mov	r2, #5
   14960:	ldr	r1, [pc, #128]	; 149e8 <ftello64@plt+0x3554>
   14964:	mov	r0, #0
   14968:	bl	111dc <dcgettext@plt>
   1496c:	ldr	r2, [pc, #80]	; 149c4 <ftello64@plt+0x3530>
   14970:	mov	r1, r0
   14974:	mov	r0, #1
   14978:	bl	113a4 <__printf_chk@plt>
   1497c:	b	14874 <ftello64@plt+0x33e0>
   14980:	andeq	sp, r2, r8, lsl #30
   14984:			; <UNDEFINED> instruction: 0x0002e1b8
   14988:	ldrdeq	ip, [r1], -r8
   1498c:	andeq	lr, r2, r0, ror #15
   14990:	andeq	ip, r1, r0, lsl #4
   14994:	andeq	lr, r2, r4, asr #3
   14998:	andeq	ip, r1, ip, asr r2
   1499c:	andeq	ip, r1, ip, lsr #5
   149a0:	andeq	ip, r1, r4, ror #5
   149a4:	andeq	ip, r1, r0, lsr r3
   149a8:	andeq	ip, r1, r0, asr #7
   149ac:	andeq	ip, r1, r0, asr #8
   149b0:	andeq	ip, r1, r0, lsr #11
   149b4:	andeq	ip, r1, r4, asr #14
   149b8:	andeq	ip, r1, r4, lsl r8
   149bc:	andeq	ip, r1, r4, asr #16
   149c0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   149c4:	ldrdeq	ip, [r1], -r4
   149c8:	andeq	ip, r1, ip, ror r8
   149cc:	muleq	r1, r4, r8
   149d0:			; <UNDEFINED> instruction: 0x0001c8bc
   149d4:	andeq	ip, r1, ip, asr #17
   149d8:	andeq	ip, r1, r8, lsl r9
   149dc:	andeq	ip, r1, r8, lsr r9
   149e0:			; <UNDEFINED> instruction: 0x0001c3bc
   149e4:	andeq	ip, r1, r8, lsr #21
   149e8:	ldrdeq	ip, [r1], -r0
   149ec:	mov	r0, #1
   149f0:	b	14644 <ftello64@plt+0x31b0>
   149f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   149f8:	mov	r5, r1
   149fc:	sub	sp, sp, #12
   14a00:	mov	r4, r2
   14a04:	str	r2, [sp]
   14a08:	mov	r7, r3
   14a0c:	mov	sl, r0
   14a10:	bl	1132c <strlen@plt>
   14a14:	ldr	fp, [r5]
   14a18:	cmp	fp, #0
   14a1c:	beq	14ae0 <ftello64@plt+0x364c>
   14a20:	mov	r6, #0
   14a24:	mov	r8, r0
   14a28:	str	r6, [sp, #4]
   14a2c:	mvn	r9, #0
   14a30:	b	14a5c <ftello64@plt+0x35c8>
   14a34:	bl	111c4 <memcmp@plt>
   14a38:	ldr	r3, [sp, #4]
   14a3c:	cmp	r0, #0
   14a40:	movne	r3, #1
   14a44:	str	r3, [sp, #4]
   14a48:	ldr	fp, [r5, #4]!
   14a4c:	add	r6, r6, #1
   14a50:	cmp	fp, #0
   14a54:	add	r4, r4, r7
   14a58:	beq	14ab8 <ftello64@plt+0x3624>
   14a5c:	mov	r2, r8
   14a60:	mov	r1, sl
   14a64:	mov	r0, fp
   14a68:	bl	11464 <strncmp@plt>
   14a6c:	cmp	r0, #0
   14a70:	mov	r0, fp
   14a74:	bne	14a48 <ftello64@plt+0x35b4>
   14a78:	bl	1132c <strlen@plt>
   14a7c:	ldr	r3, [sp]
   14a80:	mov	r2, r7
   14a84:	mov	r1, r4
   14a88:	cmp	r0, r8
   14a8c:	mla	r0, r7, r9, r3
   14a90:	beq	14ad0 <ftello64@plt+0x363c>
   14a94:	cmn	r9, #1
   14a98:	moveq	r9, r6
   14a9c:	beq	14a48 <ftello64@plt+0x35b4>
   14aa0:	ldr	r3, [sp]
   14aa4:	cmp	r3, #0
   14aa8:	bne	14a34 <ftello64@plt+0x35a0>
   14aac:	mov	r3, #1
   14ab0:	str	r3, [sp, #4]
   14ab4:	b	14a48 <ftello64@plt+0x35b4>
   14ab8:	ldr	r3, [sp, #4]
   14abc:	cmp	r3, #0
   14ac0:	mvnne	r9, #1
   14ac4:	mov	r0, r9
   14ac8:	add	sp, sp, #12
   14acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ad0:	mov	r9, r6
   14ad4:	mov	r0, r9
   14ad8:	add	sp, sp, #12
   14adc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ae0:	mvn	r9, #0
   14ae4:	b	14ac4 <ftello64@plt+0x3630>
   14ae8:	cmn	r2, #1
   14aec:	push	{r4, r5, r6, lr}
   14af0:	mov	r2, #5
   14af4:	sub	sp, sp, #8
   14af8:	mov	r5, r1
   14afc:	mov	r6, r0
   14b00:	ldreq	r1, [pc, #76]	; 14b54 <ftello64@plt+0x36c0>
   14b04:	ldrne	r1, [pc, #76]	; 14b58 <ftello64@plt+0x36c4>
   14b08:	mov	r0, #0
   14b0c:	bl	111dc <dcgettext@plt>
   14b10:	mov	r2, r5
   14b14:	mov	r1, #8
   14b18:	mov	r4, r0
   14b1c:	mov	r0, #0
   14b20:	bl	17a18 <ftello64@plt+0x6584>
   14b24:	mov	r1, r6
   14b28:	mov	r5, r0
   14b2c:	mov	r0, #1
   14b30:	bl	17d64 <ftello64@plt+0x68d0>
   14b34:	mov	r1, #0
   14b38:	mov	r3, r5
   14b3c:	mov	r2, r4
   14b40:	str	r0, [sp]
   14b44:	mov	r0, r1
   14b48:	bl	11290 <error@plt>
   14b4c:	add	sp, sp, #8
   14b50:	pop	{r4, r5, r6, pc}
   14b54:	andeq	ip, r1, r4, lsl #24
   14b58:	andeq	ip, r1, r0, lsr #24
   14b5c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b60:	mov	r6, r0
   14b64:	ldr	sl, [pc, #224]	; 14c4c <ftello64@plt+0x37b8>
   14b68:	mov	r4, r1
   14b6c:	mov	r7, r2
   14b70:	ldr	r1, [pc, #216]	; 14c50 <ftello64@plt+0x37bc>
   14b74:	mov	r2, #5
   14b78:	mov	r0, #0
   14b7c:	bl	111dc <dcgettext@plt>
   14b80:	ldr	r1, [sl]
   14b84:	bl	1111c <fputs_unlocked@plt>
   14b88:	ldr	fp, [r6]
   14b8c:	cmp	fp, #0
   14b90:	movne	r9, #0
   14b94:	movne	r5, r9
   14b98:	bne	14bd4 <ftello64@plt+0x3740>
   14b9c:	b	14c18 <ftello64@plt+0x3784>
   14ba0:	mov	r0, fp
   14ba4:	bl	17d74 <ftello64@plt+0x68e0>
   14ba8:	ldr	r2, [pc, #164]	; 14c54 <ftello64@plt+0x37c0>
   14bac:	mov	r1, #1
   14bb0:	mov	r9, r4
   14bb4:	mov	r3, r0
   14bb8:	mov	r0, r8
   14bbc:	bl	113bc <__fprintf_chk@plt>
   14bc0:	ldr	fp, [r6, #4]!
   14bc4:	add	r5, r5, #1
   14bc8:	cmp	fp, #0
   14bcc:	add	r4, r4, r7
   14bd0:	beq	14c18 <ftello64@plt+0x3784>
   14bd4:	cmp	r5, #0
   14bd8:	mov	r1, r4
   14bdc:	mov	r2, r7
   14be0:	mov	r0, r9
   14be4:	ldr	r8, [sl]
   14be8:	beq	14ba0 <ftello64@plt+0x370c>
   14bec:	bl	111c4 <memcmp@plt>
   14bf0:	cmp	r0, #0
   14bf4:	bne	14ba0 <ftello64@plt+0x370c>
   14bf8:	mov	r0, fp
   14bfc:	bl	17d74 <ftello64@plt+0x68e0>
   14c00:	ldr	r2, [pc, #80]	; 14c58 <ftello64@plt+0x37c4>
   14c04:	mov	r1, #1
   14c08:	mov	r3, r0
   14c0c:	mov	r0, r8
   14c10:	bl	113bc <__fprintf_chk@plt>
   14c14:	b	14bc0 <ftello64@plt+0x372c>
   14c18:	ldr	r0, [sl]
   14c1c:	ldr	r3, [r0, #20]
   14c20:	ldr	r2, [r0, #24]
   14c24:	cmp	r3, r2
   14c28:	bcs	14c40 <ftello64@plt+0x37ac>
   14c2c:	add	r1, r3, #1
   14c30:	mov	r2, #10
   14c34:	str	r1, [r0, #20]
   14c38:	strb	r2, [r3]
   14c3c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c40:	mov	r1, #10
   14c44:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c48:	b	113f8 <__overflow@plt>
   14c4c:			; <UNDEFINED> instruction: 0x0002e1b8
   14c50:	andeq	ip, r1, r0, asr #24
   14c54:	andeq	ip, r1, r8, asr ip
   14c58:	andeq	ip, r1, r0, ror #24
   14c5c:	push	{r4, r5, r6, r7, r8, lr}
   14c60:	mov	r6, r1
   14c64:	mov	r4, r2
   14c68:	mov	r5, r3
   14c6c:	mov	r7, r0
   14c70:	ldr	r3, [sp, #24]
   14c74:	mov	r2, r5
   14c78:	mov	r1, r4
   14c7c:	mov	r0, r6
   14c80:	bl	149f4 <ftello64@plt+0x3560>
   14c84:	cmp	r0, #0
   14c88:	popge	{r4, r5, r6, r7, r8, pc}
   14c8c:	mov	r2, r0
   14c90:	mov	r1, r6
   14c94:	mov	r0, r7
   14c98:	bl	14ae8 <ftello64@plt+0x3654>
   14c9c:	mov	r0, r4
   14ca0:	ldr	r2, [sp, #24]
   14ca4:	mov	r1, r5
   14ca8:	bl	14b5c <ftello64@plt+0x36c8>
   14cac:	ldr	r3, [sp, #28]
   14cb0:	blx	r3
   14cb4:	mvn	r0, #0
   14cb8:	pop	{r4, r5, r6, r7, r8, pc}
   14cbc:	push	{r4, r5, r6, r7, r8, lr}
   14cc0:	ldr	r7, [r1]
   14cc4:	cmp	r7, #0
   14cc8:	beq	14d08 <ftello64@plt+0x3874>
   14ccc:	mov	r6, r3
   14cd0:	mov	r8, r0
   14cd4:	mov	r4, r2
   14cd8:	mov	r5, r1
   14cdc:	b	14cec <ftello64@plt+0x3858>
   14ce0:	ldr	r7, [r5, #4]!
   14ce4:	cmp	r7, #0
   14ce8:	beq	14d08 <ftello64@plt+0x3874>
   14cec:	mov	r1, r4
   14cf0:	mov	r2, r6
   14cf4:	mov	r0, r8
   14cf8:	bl	111c4 <memcmp@plt>
   14cfc:	add	r4, r4, r6
   14d00:	cmp	r0, #0
   14d04:	bne	14ce0 <ftello64@plt+0x384c>
   14d08:	mov	r0, r7
   14d0c:	pop	{r4, r5, r6, r7, r8, pc}
   14d10:	ldr	r3, [pc, #4]	; 14d1c <ftello64@plt+0x3888>
   14d14:	str	r0, [r3]
   14d18:	bx	lr
   14d1c:	ldrdeq	lr, [r2], -r8
   14d20:	ldr	r3, [pc, #4]	; 14d2c <ftello64@plt+0x3898>
   14d24:	strb	r0, [r3, #4]
   14d28:	bx	lr
   14d2c:	ldrdeq	lr, [r2], -r8
   14d30:	ldr	r3, [pc, #180]	; 14dec <ftello64@plt+0x3958>
   14d34:	push	{r4, r5, r6, lr}
   14d38:	sub	sp, sp, #8
   14d3c:	ldr	r0, [r3]
   14d40:	bl	19b18 <ftello64@plt+0x8684>
   14d44:	cmp	r0, #0
   14d48:	beq	14d70 <ftello64@plt+0x38dc>
   14d4c:	bl	1135c <__errno_location@plt>
   14d50:	ldr	r5, [pc, #152]	; 14df0 <ftello64@plt+0x395c>
   14d54:	ldrb	r3, [r5, #4]
   14d58:	cmp	r3, #0
   14d5c:	mov	r4, r0
   14d60:	beq	14d8c <ftello64@plt+0x38f8>
   14d64:	ldr	r3, [r0]
   14d68:	cmp	r3, #32
   14d6c:	bne	14d8c <ftello64@plt+0x38f8>
   14d70:	ldr	r3, [pc, #124]	; 14df4 <ftello64@plt+0x3960>
   14d74:	ldr	r0, [r3]
   14d78:	bl	19b18 <ftello64@plt+0x8684>
   14d7c:	cmp	r0, #0
   14d80:	bne	14dcc <ftello64@plt+0x3938>
   14d84:	add	sp, sp, #8
   14d88:	pop	{r4, r5, r6, pc}
   14d8c:	mov	r2, #5
   14d90:	ldr	r1, [pc, #96]	; 14df8 <ftello64@plt+0x3964>
   14d94:	mov	r0, #0
   14d98:	bl	111dc <dcgettext@plt>
   14d9c:	mov	r6, r0
   14da0:	ldr	r0, [r5]
   14da4:	cmp	r0, #0
   14da8:	beq	14dd8 <ftello64@plt+0x3944>
   14dac:	ldr	r4, [r4]
   14db0:	bl	17b94 <ftello64@plt+0x6700>
   14db4:	mov	r1, r4
   14db8:	str	r6, [sp]
   14dbc:	ldr	r2, [pc, #56]	; 14dfc <ftello64@plt+0x3968>
   14dc0:	mov	r3, r0
   14dc4:	mov	r0, #0
   14dc8:	bl	11290 <error@plt>
   14dcc:	ldr	r3, [pc, #44]	; 14e00 <ftello64@plt+0x396c>
   14dd0:	ldr	r0, [r3]
   14dd4:	bl	11194 <_exit@plt>
   14dd8:	mov	r3, r6
   14ddc:	ldr	r1, [r4]
   14de0:	ldr	r2, [pc, #28]	; 14e04 <ftello64@plt+0x3970>
   14de4:	bl	11290 <error@plt>
   14de8:	b	14dcc <ftello64@plt+0x3938>
   14dec:	andeq	lr, r2, r4, asr #3
   14df0:	ldrdeq	lr, [r2], -r8
   14df4:			; <UNDEFINED> instruction: 0x0002e1b8
   14df8:	andeq	ip, r1, r8, ror #24
   14dfc:	andeq	ip, r1, r4, ror ip
   14e00:	andeq	lr, r2, r4, ror #2
   14e04:			; <UNDEFINED> instruction: 0x0001c9b8
   14e08:	push	{r4, lr}
   14e0c:	mov	r1, #0
   14e10:	mov	r4, r0
   14e14:	ldr	r0, [pc, #64]	; 14e5c <ftello64@plt+0x39c8>
   14e18:	bl	1129c <open64@plt>
   14e1c:	cmp	r4, r0
   14e20:	moveq	r3, #1
   14e24:	beq	14e38 <ftello64@plt+0x39a4>
   14e28:	cmp	r0, #0
   14e2c:	mov	r3, r0
   14e30:	movlt	r3, #0
   14e34:	bge	14e40 <ftello64@plt+0x39ac>
   14e38:	mov	r0, r3
   14e3c:	pop	{r4, pc}
   14e40:	bl	1147c <close@plt>
   14e44:	bl	1135c <__errno_location@plt>
   14e48:	mov	r2, #9
   14e4c:	mov	r3, #0
   14e50:	str	r2, [r0]
   14e54:	mov	r0, r3
   14e58:	pop	{r4, pc}
   14e5c:	andeq	ip, r1, ip, ror lr
   14e60:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e64:	mov	sl, r0
   14e68:	mov	r0, r2
   14e6c:	mov	r8, r2
   14e70:	mov	fp, r1
   14e74:	bl	113b0 <fileno@plt>
   14e78:	mov	r4, r0
   14e7c:	bl	1135c <__errno_location@plt>
   14e80:	cmp	r4, #1
   14e84:	mov	r9, r0
   14e88:	beq	14fbc <ftello64@plt+0x3b28>
   14e8c:	cmp	r4, #2
   14e90:	beq	14f5c <ftello64@plt+0x3ac8>
   14e94:	cmp	r4, #0
   14e98:	beq	14f50 <ftello64@plt+0x3abc>
   14e9c:	mov	r1, #2
   14ea0:	mov	r0, r1
   14ea4:	bl	11200 <dup2@plt>
   14ea8:	subs	r4, r0, #2
   14eac:	movne	r4, #1
   14eb0:	mov	r1, #1
   14eb4:	mov	r0, r1
   14eb8:	bl	11200 <dup2@plt>
   14ebc:	subs	r7, r0, #1
   14ec0:	movne	r7, #1
   14ec4:	mov	r1, #0
   14ec8:	mov	r0, r1
   14ecc:	bl	11200 <dup2@plt>
   14ed0:	subs	r5, r0, #0
   14ed4:	beq	14ef0 <ftello64@plt+0x3a5c>
   14ed8:	mov	r0, #0
   14edc:	bl	14e08 <ftello64@plt+0x3974>
   14ee0:	cmp	r0, #0
   14ee4:	mov	r5, r0
   14ee8:	mov	r6, r0
   14eec:	beq	14fc8 <ftello64@plt+0x3b34>
   14ef0:	cmp	r7, #0
   14ef4:	bne	14f70 <ftello64@plt+0x3adc>
   14ef8:	cmp	r4, #0
   14efc:	beq	14f10 <ftello64@plt+0x3a7c>
   14f00:	mov	r0, #2
   14f04:	bl	14e08 <ftello64@plt+0x3974>
   14f08:	subs	r4, r0, #0
   14f0c:	beq	14fa8 <ftello64@plt+0x3b14>
   14f10:	mov	r2, r8
   14f14:	mov	r1, fp
   14f18:	mov	r0, sl
   14f1c:	bl	112f0 <freopen64@plt>
   14f20:	mov	r6, r0
   14f24:	cmp	r4, #0
   14f28:	ldr	r8, [r9]
   14f2c:	bne	14fb0 <ftello64@plt+0x3b1c>
   14f30:	cmp	r7, #0
   14f34:	bne	14f9c <ftello64@plt+0x3b08>
   14f38:	cmp	r5, #0
   14f3c:	bne	14f64 <ftello64@plt+0x3ad0>
   14f40:	cmp	r6, #0
   14f44:	streq	r8, [r9]
   14f48:	mov	r0, r6
   14f4c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f50:	mov	r7, r4
   14f54:	mov	r5, r4
   14f58:	b	14f10 <ftello64@plt+0x3a7c>
   14f5c:	mov	r4, #0
   14f60:	b	14eb0 <ftello64@plt+0x3a1c>
   14f64:	mov	r0, #0
   14f68:	bl	1147c <close@plt>
   14f6c:	b	14f40 <ftello64@plt+0x3aac>
   14f70:	mov	r0, #1
   14f74:	bl	14e08 <ftello64@plt+0x3974>
   14f78:	subs	r7, r0, #0
   14f7c:	bne	14ef8 <ftello64@plt+0x3a64>
   14f80:	cmp	r4, #0
   14f84:	ldr	r8, [r9]
   14f88:	moveq	r6, r4
   14f8c:	beq	14f9c <ftello64@plt+0x3b08>
   14f90:	mov	r0, #2
   14f94:	mov	r6, r7
   14f98:	bl	1147c <close@plt>
   14f9c:	mov	r0, #1
   14fa0:	bl	1147c <close@plt>
   14fa4:	b	14f38 <ftello64@plt+0x3aa4>
   14fa8:	ldr	r8, [r9]
   14fac:	mov	r6, r4
   14fb0:	mov	r0, #2
   14fb4:	bl	1147c <close@plt>
   14fb8:	b	14f30 <ftello64@plt+0x3a9c>
   14fbc:	mov	r4, #0
   14fc0:	mov	r7, r4
   14fc4:	b	14ec4 <ftello64@plt+0x3a30>
   14fc8:	mov	r5, #1
   14fcc:	b	14f24 <ftello64@plt+0x3a90>
   14fd0:	push	{r4, r5, r6, lr}
   14fd4:	subs	r4, r0, #0
   14fd8:	beq	1504c <ftello64@plt+0x3bb8>
   14fdc:	mov	r1, #47	; 0x2f
   14fe0:	bl	11410 <strrchr@plt>
   14fe4:	subs	r5, r0, #0
   14fe8:	beq	15038 <ftello64@plt+0x3ba4>
   14fec:	add	r6, r5, #1
   14ff0:	sub	r3, r6, r4
   14ff4:	cmp	r3, #6
   14ff8:	ble	15038 <ftello64@plt+0x3ba4>
   14ffc:	mov	r2, #7
   15000:	ldr	r1, [pc, #96]	; 15068 <ftello64@plt+0x3bd4>
   15004:	sub	r0, r5, #6
   15008:	bl	11464 <strncmp@plt>
   1500c:	cmp	r0, #0
   15010:	bne	15038 <ftello64@plt+0x3ba4>
   15014:	mov	r2, #3
   15018:	ldr	r1, [pc, #76]	; 1506c <ftello64@plt+0x3bd8>
   1501c:	mov	r0, r6
   15020:	bl	11464 <strncmp@plt>
   15024:	cmp	r0, #0
   15028:	movne	r4, r6
   1502c:	ldreq	r3, [pc, #60]	; 15070 <ftello64@plt+0x3bdc>
   15030:	addeq	r4, r5, #4
   15034:	streq	r4, [r3]
   15038:	ldr	r2, [pc, #52]	; 15074 <ftello64@plt+0x3be0>
   1503c:	ldr	r3, [pc, #52]	; 15078 <ftello64@plt+0x3be4>
   15040:	str	r4, [r2]
   15044:	str	r4, [r3]
   15048:	pop	{r4, r5, r6, pc}
   1504c:	ldr	r3, [pc, #40]	; 1507c <ftello64@plt+0x3be8>
   15050:	mov	r2, #55	; 0x37
   15054:	mov	r1, #1
   15058:	ldr	r3, [r3]
   1505c:	ldr	r0, [pc, #28]	; 15080 <ftello64@plt+0x3bec>
   15060:	bl	11248 <fwrite@plt>
   15064:	bl	11470 <abort@plt>
   15068:	andeq	ip, r1, r0, asr #29
   1506c:	andeq	ip, r1, r8, asr #29
   15070:	andeq	lr, r2, r8, lsr #3
   15074:	andeq	lr, r2, r0, ror #15
   15078:	andeq	lr, r2, ip, lsr #3
   1507c:			; <UNDEFINED> instruction: 0x0002e1b8
   15080:	andeq	ip, r1, r8, lsl #29
   15084:	push	{r4, lr}
   15088:	mov	r2, #179	; 0xb3
   1508c:	ldr	r3, [pc, #8]	; 1509c <ftello64@plt+0x3c08>
   15090:	ldr	r1, [pc, #8]	; 150a0 <ftello64@plt+0x3c0c>
   15094:	ldr	r0, [pc, #8]	; 150a4 <ftello64@plt+0x3c10>
   15098:	bl	11488 <__assert_fail@plt>
   1509c:	andeq	ip, r1, ip, asr #29
   150a0:	andeq	ip, r1, r0, ror #29
   150a4:	strdeq	ip, [r1], -r0
   150a8:	ldr	r3, [pc, #1976]	; 15868 <ftello64@plt+0x43d4>
   150ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150b0:	sub	sp, sp, #124	; 0x7c
   150b4:	ldr	r3, [r3]
   150b8:	mov	r4, r0
   150bc:	mov	r0, r1
   150c0:	mov	r1, #2
   150c4:	str	r3, [sp, #116]	; 0x74
   150c8:	bl	18028 <ftello64@plt+0x6b94>
   150cc:	ldr	r8, [pc, #1944]	; 1586c <ftello64@plt+0x43d8>
   150d0:	mov	r6, #0
   150d4:	mov	sl, r0
   150d8:	ldrb	r3, [r4]
   150dc:	cmp	r3, #0
   150e0:	beq	15174 <ftello64@plt+0x3ce0>
   150e4:	mov	r1, sl
   150e8:	mov	r0, r4
   150ec:	bl	1a6c4 <ftello64@plt+0x9230>
   150f0:	subs	r9, r0, #0
   150f4:	beq	15174 <ftello64@plt+0x3ce0>
   150f8:	bl	11260 <__ctype_get_mb_cur_max@plt>
   150fc:	cmp	r0, #1
   15100:	bhi	151a0 <ftello64@plt+0x3d0c>
   15104:	mov	r0, sl
   15108:	bl	1132c <strlen@plt>
   1510c:	cmp	r4, r9
   15110:	mov	r5, r0
   15114:	bcs	15134 <ftello64@plt+0x3ca0>
   15118:	bl	11308 <__ctype_b_loc@plt>
   1511c:	ldrb	r3, [r9, #-1]
   15120:	lsl	r3, r3, #1
   15124:	ldr	r2, [r0]
   15128:	ldrh	r3, [r2, r3]
   1512c:	tst	r3, #8
   15130:	bne	15158 <ftello64@plt+0x3cc4>
   15134:	ldrb	r4, [r9, r5]
   15138:	cmp	r4, #0
   1513c:	beq	15834 <ftello64@plt+0x43a0>
   15140:	bl	11308 <__ctype_b_loc@plt>
   15144:	lsl	r4, r4, #1
   15148:	ldr	r3, [r0]
   1514c:	ldrh	r3, [r3, r4]
   15150:	tst	r3, #8
   15154:	beq	15834 <ftello64@plt+0x43a0>
   15158:	ldrb	r3, [r9]
   1515c:	cmp	r3, #0
   15160:	beq	15174 <ftello64@plt+0x3ce0>
   15164:	add	r4, r9, #1
   15168:	ldrb	r3, [r4]
   1516c:	cmp	r3, #0
   15170:	bne	150e4 <ftello64@plt+0x3c50>
   15174:	mov	fp, #0
   15178:	mov	r0, sl
   1517c:	bl	1117c <free@plt>
   15180:	ldr	r3, [pc, #1760]	; 15868 <ftello64@plt+0x43d4>
   15184:	ldr	r2, [sp, #116]	; 0x74
   15188:	mov	r0, fp
   1518c:	ldr	r3, [r3]
   15190:	cmp	r2, r3
   15194:	bne	15864 <ftello64@plt+0x43d0>
   15198:	add	sp, sp, #124	; 0x7c
   1519c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   151a0:	cmp	r4, r9
   151a4:	str	r4, [sp, #20]
   151a8:	strb	r6, [sp, #4]
   151ac:	str	r6, [sp, #8]
   151b0:	strb	r6, [sp, #16]
   151b4:	str	r6, [sp, #12]
   151b8:	movcc	r5, #1
   151bc:	bcc	1521c <ftello64@plt+0x3d88>
   151c0:	b	15688 <ftello64@plt+0x41f4>
   151c4:	ldrb	r3, [r4]
   151c8:	and	r2, r3, #31
   151cc:	lsr	r3, r3, #5
   151d0:	ldr	r3, [r8, r3, lsl #2]
   151d4:	lsr	r3, r3, r2
   151d8:	tst	r3, #1
   151dc:	beq	152ac <ftello64@plt+0x3e18>
   151e0:	str	r5, [sp, #24]
   151e4:	ldrb	r7, [r4]
   151e8:	strb	r5, [sp, #28]
   151ec:	strb	r5, [sp, #16]
   151f0:	cmp	r7, #0
   151f4:	str	r7, [sp, #32]
   151f8:	beq	152a8 <ftello64@plt+0x3e14>
   151fc:	ldr	r4, [sp, #20]
   15200:	ldr	r3, [sp, #24]
   15204:	strb	r6, [sp, #16]
   15208:	add	r4, r4, r3
   1520c:	cmp	r4, r9
   15210:	str	r4, [sp, #20]
   15214:	ldrb	r3, [sp, #28]
   15218:	bcs	152fc <ftello64@plt+0x3e68>
   1521c:	ldrb	r3, [sp, #4]
   15220:	cmp	r3, #0
   15224:	beq	151c4 <ftello64@plt+0x3d30>
   15228:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1522c:	mov	r1, r0
   15230:	mov	r0, r4
   15234:	bl	17fd8 <ftello64@plt+0x6b44>
   15238:	add	r3, sp, #8
   1523c:	mov	r1, r4
   15240:	mov	r2, r0
   15244:	add	r0, sp, #32
   15248:	bl	19a28 <ftello64@plt+0x8594>
   1524c:	cmn	r0, #1
   15250:	str	r0, [sp, #24]
   15254:	beq	152c4 <ftello64@plt+0x3e30>
   15258:	cmn	r0, #2
   1525c:	beq	152d8 <ftello64@plt+0x3e44>
   15260:	cmp	r0, #0
   15264:	bne	152f4 <ftello64@plt+0x3e60>
   15268:	ldr	r4, [sp, #20]
   1526c:	str	r5, [sp, #24]
   15270:	ldrb	r3, [r4]
   15274:	cmp	r3, #0
   15278:	bne	15850 <ftello64@plt+0x43bc>
   1527c:	ldr	r7, [sp, #32]
   15280:	cmp	r7, #0
   15284:	bne	15638 <ftello64@plt+0x41a4>
   15288:	add	r0, sp, #8
   1528c:	strb	r5, [sp, #28]
   15290:	bl	111ac <mbsinit@plt>
   15294:	strb	r5, [sp, #16]
   15298:	cmp	r0, #0
   1529c:	strbne	r6, [sp, #4]
   152a0:	cmp	r7, #0
   152a4:	bne	151fc <ftello64@plt+0x3d68>
   152a8:	bl	11470 <abort@plt>
   152ac:	add	r0, sp, #8
   152b0:	bl	111ac <mbsinit@plt>
   152b4:	cmp	r0, #0
   152b8:	beq	1583c <ftello64@plt+0x43a8>
   152bc:	strb	r5, [sp, #4]
   152c0:	b	15228 <ftello64@plt+0x3d94>
   152c4:	str	r5, [sp, #24]
   152c8:	strb	r6, [sp, #28]
   152cc:	ldr	r7, [sp, #32]
   152d0:	ldr	r4, [sp, #20]
   152d4:	b	15200 <ftello64@plt+0x3d6c>
   152d8:	ldr	r4, [sp, #20]
   152dc:	mov	r0, r4
   152e0:	bl	1132c <strlen@plt>
   152e4:	strb	r6, [sp, #28]
   152e8:	ldr	r7, [sp, #32]
   152ec:	str	r0, [sp, #24]
   152f0:	b	15200 <ftello64@plt+0x3d6c>
   152f4:	ldr	r7, [sp, #32]
   152f8:	b	15288 <ftello64@plt+0x3df4>
   152fc:	cmp	r3, #0
   15300:	beq	15688 <ftello64@plt+0x41f4>
   15304:	mov	r0, r7
   15308:	bl	11368 <iswalnum@plt>
   1530c:	clz	fp, r0
   15310:	lsr	fp, fp, #5
   15314:	str	r9, [sp, #20]
   15318:	strb	r6, [sp, #4]
   1531c:	str	r6, [sp, #8]
   15320:	str	r6, [sp, #12]
   15324:	strb	r6, [sp, #16]
   15328:	str	sl, [sp, #76]	; 0x4c
   1532c:	strb	r6, [sp, #60]	; 0x3c
   15330:	str	r6, [sp, #64]	; 0x40
   15334:	strb	r6, [sp, #72]	; 0x48
   15338:	str	r6, [sp, #68]	; 0x44
   1533c:	mov	r5, sl
   15340:	mov	r7, #1
   15344:	b	153fc <ftello64@plt+0x3f68>
   15348:	ldrb	r3, [r5]
   1534c:	and	r2, r3, #31
   15350:	lsr	r3, r3, #5
   15354:	ldr	r3, [r8, r3, lsl #2]
   15358:	lsr	r3, r3, r2
   1535c:	tst	r3, #1
   15360:	beq	155d8 <ftello64@plt+0x4144>
   15364:	str	r7, [sp, #80]	; 0x50
   15368:	ldrb	r4, [r5]
   1536c:	strb	r7, [sp, #84]	; 0x54
   15370:	strb	r7, [sp, #72]	; 0x48
   15374:	cmp	r4, #0
   15378:	str	r4, [sp, #88]	; 0x58
   1537c:	beq	15478 <ftello64@plt+0x3fe4>
   15380:	ldrb	r3, [sp, #16]
   15384:	cmp	r3, #0
   15388:	bne	155c4 <ftello64@plt+0x4130>
   1538c:	ldrb	r3, [sp, #4]
   15390:	ldr	r4, [sp, #20]
   15394:	cmp	r3, #0
   15398:	bne	15564 <ftello64@plt+0x40d0>
   1539c:	ldrb	r3, [r4]
   153a0:	and	r2, r3, #31
   153a4:	lsr	r3, r3, #5
   153a8:	ldr	r3, [r8, r3, lsl #2]
   153ac:	lsr	r3, r3, r2
   153b0:	tst	r3, #1
   153b4:	beq	15550 <ftello64@plt+0x40bc>
   153b8:	str	r7, [sp, #24]
   153bc:	ldrb	r4, [r4]
   153c0:	strb	r7, [sp, #28]
   153c4:	strb	r7, [sp, #16]
   153c8:	str	r4, [sp, #32]
   153cc:	cmp	r4, #0
   153d0:	beq	152a8 <ftello64@plt+0x3e14>
   153d4:	ldr	r4, [sp, #20]
   153d8:	ldr	r5, [sp, #76]	; 0x4c
   153dc:	ldr	r3, [sp, #24]
   153e0:	ldr	r2, [sp, #80]	; 0x50
   153e4:	add	r4, r4, r3
   153e8:	add	r5, r5, r2
   153ec:	strb	r6, [sp, #16]
   153f0:	strb	r6, [sp, #72]	; 0x48
   153f4:	str	r4, [sp, #20]
   153f8:	str	r5, [sp, #76]	; 0x4c
   153fc:	ldrb	r3, [sp, #60]	; 0x3c
   15400:	cmp	r3, #0
   15404:	beq	15348 <ftello64@plt+0x3eb4>
   15408:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1540c:	mov	r1, r0
   15410:	mov	r0, r5
   15414:	bl	17fd8 <ftello64@plt+0x6b44>
   15418:	add	r3, sp, #64	; 0x40
   1541c:	mov	r1, r5
   15420:	mov	r2, r0
   15424:	add	r0, sp, #88	; 0x58
   15428:	bl	19a28 <ftello64@plt+0x8594>
   1542c:	cmn	r0, #1
   15430:	str	r0, [sp, #80]	; 0x50
   15434:	strbeq	r6, [sp, #84]	; 0x54
   15438:	streq	r7, [sp, #80]	; 0x50
   1543c:	strbeq	r7, [sp, #72]	; 0x48
   15440:	beq	15380 <ftello64@plt+0x3eec>
   15444:	cmn	r0, #2
   15448:	beq	15600 <ftello64@plt+0x416c>
   1544c:	cmp	r0, #0
   15450:	beq	15618 <ftello64@plt+0x4184>
   15454:	ldr	r4, [sp, #88]	; 0x58
   15458:	add	r0, sp, #64	; 0x40
   1545c:	strb	r7, [sp, #84]	; 0x54
   15460:	bl	111ac <mbsinit@plt>
   15464:	strb	r7, [sp, #72]	; 0x48
   15468:	cmp	r0, #0
   1546c:	strbne	r6, [sp, #60]	; 0x3c
   15470:	cmp	r4, #0
   15474:	bne	15380 <ftello64@plt+0x3eec>
   15478:	ldrb	r3, [sp, #16]
   1547c:	cmp	r3, #0
   15480:	bne	15710 <ftello64@plt+0x427c>
   15484:	ldrb	r3, [sp, #4]
   15488:	ldr	r4, [sp, #20]
   1548c:	cmp	r3, #0
   15490:	bne	156a8 <ftello64@plt+0x4214>
   15494:	ldrb	r3, [r4]
   15498:	and	r2, r3, #31
   1549c:	lsr	r3, r3, #5
   154a0:	ldr	r3, [r8, r3, lsl #2]
   154a4:	lsr	r3, r3, r2
   154a8:	tst	r3, #1
   154ac:	beq	15690 <ftello64@plt+0x41fc>
   154b0:	mov	r3, #1
   154b4:	str	r3, [sp, #24]
   154b8:	ldrb	r4, [r4]
   154bc:	strb	r3, [sp, #28]
   154c0:	strb	r3, [sp, #16]
   154c4:	str	r4, [sp, #32]
   154c8:	cmp	r4, #0
   154cc:	beq	154ec <ftello64@plt+0x4058>
   154d0:	ldrb	r3, [sp, #28]
   154d4:	cmp	r3, #0
   154d8:	beq	154ec <ftello64@plt+0x4058>
   154dc:	mov	r0, r4
   154e0:	bl	11368 <iswalnum@plt>
   154e4:	cmp	r0, #0
   154e8:	bne	154f4 <ftello64@plt+0x4060>
   154ec:	cmp	fp, #0
   154f0:	bne	15178 <ftello64@plt+0x3ce4>
   154f4:	str	r9, [sp, #20]
   154f8:	strb	r6, [sp, #4]
   154fc:	str	r6, [sp, #8]
   15500:	str	r6, [sp, #12]
   15504:	strb	r6, [sp, #16]
   15508:	ldrb	r3, [r9]
   1550c:	and	r2, r3, #31
   15510:	lsr	r3, r3, #5
   15514:	ldr	r3, [r8, r3, lsl #2]
   15518:	lsr	r3, r3, r2
   1551c:	tst	r3, #1
   15520:	beq	15724 <ftello64@plt+0x4290>
   15524:	mov	r3, #1
   15528:	str	r3, [sp, #24]
   1552c:	ldrb	r4, [r9]
   15530:	strb	r3, [sp, #28]
   15534:	strb	r3, [sp, #16]
   15538:	str	r4, [sp, #32]
   1553c:	cmp	r4, #0
   15540:	beq	15174 <ftello64@plt+0x3ce0>
   15544:	ldr	r4, [sp, #24]
   15548:	add	r4, r9, r4
   1554c:	b	150d8 <ftello64@plt+0x3c44>
   15550:	add	r0, sp, #8
   15554:	bl	111ac <mbsinit@plt>
   15558:	cmp	r0, #0
   1555c:	beq	1583c <ftello64@plt+0x43a8>
   15560:	strb	r7, [sp, #4]
   15564:	bl	11260 <__ctype_get_mb_cur_max@plt>
   15568:	mov	r1, r0
   1556c:	mov	r0, r4
   15570:	bl	17fd8 <ftello64@plt+0x6b44>
   15574:	add	r3, sp, #8
   15578:	mov	r1, r4
   1557c:	mov	r2, r0
   15580:	add	r0, sp, #32
   15584:	bl	19a28 <ftello64@plt+0x8594>
   15588:	cmn	r0, #1
   1558c:	str	r0, [sp, #24]
   15590:	beq	155f0 <ftello64@plt+0x415c>
   15594:	cmn	r0, #2
   15598:	beq	1564c <ftello64@plt+0x41b8>
   1559c:	cmp	r0, #0
   155a0:	beq	15664 <ftello64@plt+0x41d0>
   155a4:	ldr	r4, [sp, #32]
   155a8:	add	r0, sp, #8
   155ac:	strb	r7, [sp, #28]
   155b0:	bl	111ac <mbsinit@plt>
   155b4:	strb	r7, [sp, #16]
   155b8:	cmp	r0, #0
   155bc:	strbne	r6, [sp, #4]
   155c0:	b	153cc <ftello64@plt+0x3f38>
   155c4:	ldrb	r3, [sp, #28]
   155c8:	cmp	r3, #0
   155cc:	ldrne	r4, [sp, #32]
   155d0:	beq	153d4 <ftello64@plt+0x3f40>
   155d4:	b	153cc <ftello64@plt+0x3f38>
   155d8:	add	r0, sp, #64	; 0x40
   155dc:	bl	111ac <mbsinit@plt>
   155e0:	cmp	r0, #0
   155e4:	beq	1583c <ftello64@plt+0x43a8>
   155e8:	strb	r7, [sp, #60]	; 0x3c
   155ec:	b	15408 <ftello64@plt+0x3f74>
   155f0:	str	r7, [sp, #24]
   155f4:	strb	r6, [sp, #28]
   155f8:	ldr	r4, [sp, #20]
   155fc:	b	153d8 <ftello64@plt+0x3f44>
   15600:	ldr	r0, [sp, #76]	; 0x4c
   15604:	bl	1132c <strlen@plt>
   15608:	strb	r6, [sp, #84]	; 0x54
   1560c:	strb	r7, [sp, #72]	; 0x48
   15610:	str	r0, [sp, #80]	; 0x50
   15614:	b	15380 <ftello64@plt+0x3eec>
   15618:	ldr	r3, [sp, #76]	; 0x4c
   1561c:	str	r7, [sp, #80]	; 0x50
   15620:	ldrb	r3, [r3]
   15624:	cmp	r3, #0
   15628:	bne	15850 <ftello64@plt+0x43bc>
   1562c:	ldr	r4, [sp, #88]	; 0x58
   15630:	cmp	r4, #0
   15634:	beq	15458 <ftello64@plt+0x3fc4>
   15638:	ldr	r3, [pc, #560]	; 15870 <ftello64@plt+0x43dc>
   1563c:	mov	r2, #179	; 0xb3
   15640:	ldr	r1, [pc, #556]	; 15874 <ftello64@plt+0x43e0>
   15644:	ldr	r0, [pc, #556]	; 15878 <ftello64@plt+0x43e4>
   15648:	bl	11488 <__assert_fail@plt>
   1564c:	ldr	r4, [sp, #20]
   15650:	mov	r0, r4
   15654:	bl	1132c <strlen@plt>
   15658:	strb	r6, [sp, #28]
   1565c:	str	r0, [sp, #24]
   15660:	b	153d8 <ftello64@plt+0x3f44>
   15664:	ldr	r4, [sp, #20]
   15668:	str	r7, [sp, #24]
   1566c:	ldrb	r3, [r4]
   15670:	cmp	r3, #0
   15674:	bne	15850 <ftello64@plt+0x43bc>
   15678:	ldr	r4, [sp, #32]
   1567c:	cmp	r4, #0
   15680:	beq	155a8 <ftello64@plt+0x4114>
   15684:	b	15638 <ftello64@plt+0x41a4>
   15688:	mov	fp, #1
   1568c:	b	15314 <ftello64@plt+0x3e80>
   15690:	add	r0, sp, #8
   15694:	bl	111ac <mbsinit@plt>
   15698:	cmp	r0, #0
   1569c:	beq	1583c <ftello64@plt+0x43a8>
   156a0:	mov	r3, #1
   156a4:	strb	r3, [sp, #4]
   156a8:	bl	11260 <__ctype_get_mb_cur_max@plt>
   156ac:	mov	r1, r0
   156b0:	mov	r0, r4
   156b4:	bl	17fd8 <ftello64@plt+0x6b44>
   156b8:	add	r3, sp, #8
   156bc:	mov	r1, r4
   156c0:	mov	r2, r0
   156c4:	add	r0, sp, #32
   156c8:	bl	19a28 <ftello64@plt+0x8594>
   156cc:	cmn	r0, #1
   156d0:	str	r0, [sp, #24]
   156d4:	beq	157a4 <ftello64@plt+0x4310>
   156d8:	cmn	r0, #2
   156dc:	beq	15814 <ftello64@plt+0x4380>
   156e0:	cmp	r0, #0
   156e4:	bne	157e0 <ftello64@plt+0x434c>
   156e8:	ldr	r3, [sp, #20]
   156ec:	mov	r2, #1
   156f0:	str	r2, [sp, #24]
   156f4:	ldrb	r3, [r3]
   156f8:	cmp	r3, #0
   156fc:	bne	15850 <ftello64@plt+0x43bc>
   15700:	ldr	r4, [sp, #32]
   15704:	cmp	r4, #0
   15708:	beq	157e4 <ftello64@plt+0x4350>
   1570c:	bl	15084 <ftello64@plt+0x3bf0>
   15710:	ldrb	r3, [sp, #28]
   15714:	ldr	r4, [sp, #32]
   15718:	cmp	r3, #0
   1571c:	beq	154d0 <ftello64@plt+0x403c>
   15720:	b	154c8 <ftello64@plt+0x4034>
   15724:	add	r0, sp, #8
   15728:	bl	111ac <mbsinit@plt>
   1572c:	cmp	r0, #0
   15730:	beq	1583c <ftello64@plt+0x43a8>
   15734:	mov	r4, #1
   15738:	strb	r4, [sp, #4]
   1573c:	bl	11260 <__ctype_get_mb_cur_max@plt>
   15740:	mov	r1, r0
   15744:	mov	r0, r9
   15748:	bl	17fd8 <ftello64@plt+0x6b44>
   1574c:	add	r3, sp, #8
   15750:	mov	r1, r9
   15754:	mov	r2, r0
   15758:	add	r0, sp, #32
   1575c:	bl	19a28 <ftello64@plt+0x8594>
   15760:	cmn	r0, #1
   15764:	str	r0, [sp, #24]
   15768:	streq	r4, [sp, #24]
   1576c:	beq	15544 <ftello64@plt+0x40b0>
   15770:	cmn	r0, #2
   15774:	beq	15804 <ftello64@plt+0x4370>
   15778:	cmp	r0, #0
   1577c:	bne	157bc <ftello64@plt+0x4328>
   15780:	ldr	r3, [sp, #20]
   15784:	str	r4, [sp, #24]
   15788:	ldrb	r3, [r3]
   1578c:	cmp	r3, #0
   15790:	bne	15850 <ftello64@plt+0x43bc>
   15794:	ldr	r4, [sp, #32]
   15798:	cmp	r4, #0
   1579c:	beq	157c0 <ftello64@plt+0x432c>
   157a0:	b	1570c <ftello64@plt+0x4278>
   157a4:	mov	r3, #1
   157a8:	strb	r6, [sp, #28]
   157ac:	str	r3, [sp, #24]
   157b0:	strb	r3, [sp, #16]
   157b4:	ldr	r4, [sp, #32]
   157b8:	b	154d0 <ftello64@plt+0x403c>
   157bc:	ldr	r4, [sp, #32]
   157c0:	mov	r5, #1
   157c4:	add	r0, sp, #8
   157c8:	strb	r5, [sp, #28]
   157cc:	bl	111ac <mbsinit@plt>
   157d0:	strb	r5, [sp, #16]
   157d4:	cmp	r0, #0
   157d8:	strbne	r6, [sp, #4]
   157dc:	b	1553c <ftello64@plt+0x40a8>
   157e0:	ldr	r4, [sp, #32]
   157e4:	mov	r5, #1
   157e8:	add	r0, sp, #8
   157ec:	strb	r5, [sp, #28]
   157f0:	bl	111ac <mbsinit@plt>
   157f4:	strb	r5, [sp, #16]
   157f8:	cmp	r0, #0
   157fc:	strbne	r6, [sp, #4]
   15800:	b	154c8 <ftello64@plt+0x4034>
   15804:	ldr	r0, [sp, #20]
   15808:	bl	1132c <strlen@plt>
   1580c:	str	r0, [sp, #24]
   15810:	b	15544 <ftello64@plt+0x40b0>
   15814:	ldr	r0, [sp, #20]
   15818:	bl	1132c <strlen@plt>
   1581c:	mov	r3, #1
   15820:	strb	r6, [sp, #28]
   15824:	strb	r3, [sp, #16]
   15828:	ldr	r4, [sp, #32]
   1582c:	str	r0, [sp, #24]
   15830:	b	154d0 <ftello64@plt+0x403c>
   15834:	mov	fp, #1
   15838:	b	15178 <ftello64@plt+0x3ce4>
   1583c:	ldr	r3, [pc, #44]	; 15870 <ftello64@plt+0x43dc>
   15840:	mov	r2, #150	; 0x96
   15844:	ldr	r1, [pc, #40]	; 15874 <ftello64@plt+0x43e0>
   15848:	ldr	r0, [pc, #44]	; 1587c <ftello64@plt+0x43e8>
   1584c:	bl	11488 <__assert_fail@plt>
   15850:	ldr	r3, [pc, #24]	; 15870 <ftello64@plt+0x43dc>
   15854:	mov	r2, #178	; 0xb2
   15858:	ldr	r1, [pc, #20]	; 15874 <ftello64@plt+0x43e0>
   1585c:	ldr	r0, [pc, #28]	; 15880 <ftello64@plt+0x43ec>
   15860:	bl	11488 <__assert_fail@plt>
   15864:	bl	111f4 <__stack_chk_fail@plt>
   15868:	andeq	sp, r2, r8, lsl #30
   1586c:	ldrdeq	sp, [r1], -r0
   15870:	andeq	ip, r1, ip, asr #29
   15874:	andeq	ip, r1, r0, ror #29
   15878:	strdeq	ip, [r1], -r0
   1587c:	andeq	ip, r1, r4, lsl #30
   15880:	andeq	ip, r1, ip, lsl pc
   15884:	push	{r4, r5, r6, lr}
   15888:	mov	r1, r0
   1588c:	mov	r4, r0
   15890:	sub	sp, sp, #8
   15894:	mov	r2, #5
   15898:	mov	r0, #0
   1589c:	bl	111dc <dcgettext@plt>
   158a0:	cmp	r4, r0
   158a4:	mov	r5, r0
   158a8:	beq	158bc <ftello64@plt+0x4428>
   158ac:	mov	r1, r4
   158b0:	bl	150a8 <ftello64@plt+0x3c14>
   158b4:	cmp	r0, #0
   158b8:	beq	158c8 <ftello64@plt+0x4434>
   158bc:	mov	r0, r5
   158c0:	add	sp, sp, #8
   158c4:	pop	{r4, r5, r6, pc}
   158c8:	mov	r0, r5
   158cc:	bl	1132c <strlen@plt>
   158d0:	mov	r6, r0
   158d4:	mov	r0, r4
   158d8:	bl	1132c <strlen@plt>
   158dc:	add	r0, r6, r0
   158e0:	add	r0, r0, #4
   158e4:	bl	18a78 <ftello64@plt+0x75e4>
   158e8:	str	r5, [sp]
   158ec:	str	r4, [sp, #4]
   158f0:	ldr	r3, [pc, #28]	; 15914 <ftello64@plt+0x4480>
   158f4:	mvn	r2, #0
   158f8:	mov	r1, #1
   158fc:	mov	r6, r0
   15900:	bl	11374 <__sprintf_chk@plt>
   15904:	mov	r5, r6
   15908:	mov	r0, r5
   1590c:	add	sp, sp, #8
   15910:	pop	{r4, r5, r6, pc}
   15914:	andeq	ip, r1, r4, lsr pc
   15918:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1591c:	mov	r2, #5
   15920:	sub	sp, sp, #8
   15924:	mov	r6, r0
   15928:	mov	r5, r1
   1592c:	mov	r1, r0
   15930:	mov	r0, #0
   15934:	bl	111dc <dcgettext@plt>
   15938:	mov	r8, r0
   1593c:	bl	19bd8 <ftello64@plt+0x8744>
   15940:	ldr	r1, [pc, #624]	; 15bb8 <ftello64@plt+0x4724>
   15944:	mov	r9, r0
   15948:	bl	19aa8 <ftello64@plt+0x8614>
   1594c:	subs	r4, r0, #0
   15950:	bne	15a68 <ftello64@plt+0x45d4>
   15954:	subs	r9, r5, #0
   15958:	movne	r7, r5
   1595c:	beq	159d8 <ftello64@plt+0x4544>
   15960:	mov	r1, r6
   15964:	mov	r0, r8
   15968:	bl	1114c <strcmp@plt>
   1596c:	cmp	r0, #0
   15970:	beq	159cc <ftello64@plt+0x4538>
   15974:	mov	r1, r6
   15978:	mov	r0, r8
   1597c:	bl	150a8 <ftello64@plt+0x3c14>
   15980:	subs	r6, r0, #0
   15984:	bne	159b4 <ftello64@plt+0x4520>
   15988:	cmp	r5, #0
   1598c:	beq	159e4 <ftello64@plt+0x4550>
   15990:	mov	r1, r5
   15994:	mov	r0, r8
   15998:	bl	150a8 <ftello64@plt+0x3c14>
   1599c:	cmp	r0, #0
   159a0:	beq	159e4 <ftello64@plt+0x4550>
   159a4:	cmp	r6, #0
   159a8:	beq	159b4 <ftello64@plt+0x4520>
   159ac:	mov	r0, r6
   159b0:	bl	1117c <free@plt>
   159b4:	cmp	r4, #0
   159b8:	moveq	r7, r8
   159bc:	beq	159cc <ftello64@plt+0x4538>
   159c0:	mov	r0, r4
   159c4:	bl	1117c <free@plt>
   159c8:	mov	r7, r8
   159cc:	mov	r0, r7
   159d0:	add	sp, sp, #8
   159d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   159d8:	mov	r4, r5
   159dc:	mov	r7, r6
   159e0:	b	15960 <ftello64@plt+0x44cc>
   159e4:	cmp	r9, #0
   159e8:	beq	15a00 <ftello64@plt+0x456c>
   159ec:	mov	r1, r9
   159f0:	mov	r0, r8
   159f4:	bl	150a8 <ftello64@plt+0x3c14>
   159f8:	cmp	r0, #0
   159fc:	bne	159a4 <ftello64@plt+0x4510>
   15a00:	mov	r0, r8
   15a04:	bl	1132c <strlen@plt>
   15a08:	mov	r5, r0
   15a0c:	mov	r0, r7
   15a10:	bl	1132c <strlen@plt>
   15a14:	add	r0, r5, r0
   15a18:	add	r0, r0, #4
   15a1c:	bl	18a78 <ftello64@plt+0x75e4>
   15a20:	str	r7, [sp, #4]
   15a24:	str	r8, [sp]
   15a28:	ldr	r3, [pc, #396]	; 15bbc <ftello64@plt+0x4728>
   15a2c:	mvn	r2, #0
   15a30:	mov	r1, #1
   15a34:	mov	r5, r0
   15a38:	bl	11374 <__sprintf_chk@plt>
   15a3c:	cmp	r6, #0
   15a40:	beq	15a4c <ftello64@plt+0x45b8>
   15a44:	mov	r0, r6
   15a48:	bl	1117c <free@plt>
   15a4c:	cmp	r4, #0
   15a50:	moveq	r7, r5
   15a54:	beq	159cc <ftello64@plt+0x4538>
   15a58:	mov	r0, r4
   15a5c:	bl	1117c <free@plt>
   15a60:	mov	r7, r5
   15a64:	b	159cc <ftello64@plt+0x4538>
   15a68:	mov	r2, r9
   15a6c:	ldr	r1, [pc, #324]	; 15bb8 <ftello64@plt+0x4724>
   15a70:	mov	r0, r5
   15a74:	bl	18d68 <ftello64@plt+0x78d4>
   15a78:	mov	r7, r0
   15a7c:	mov	r0, r9
   15a80:	bl	1132c <strlen@plt>
   15a84:	mov	r4, r0
   15a88:	add	r0, r0, #11
   15a8c:	bl	18a78 <ftello64@plt+0x75e4>
   15a90:	mov	r2, r4
   15a94:	mov	r1, r9
   15a98:	mov	sl, r0
   15a9c:	bl	111a0 <memcpy@plt>
   15aa0:	ldr	r3, [pc, #280]	; 15bc0 <ftello64@plt+0x472c>
   15aa4:	add	ip, sl, r4
   15aa8:	mov	r2, sl
   15aac:	ldm	r3!, {r0, r1}
   15ab0:	ldrh	lr, [r3]
   15ab4:	ldrb	r3, [r3, #2]
   15ab8:	str	r0, [sl, r4]
   15abc:	str	r1, [ip, #4]
   15ac0:	strh	lr, [ip, #8]
   15ac4:	ldr	r1, [pc, #236]	; 15bb8 <ftello64@plt+0x4724>
   15ac8:	strb	r3, [ip, #10]
   15acc:	mov	r0, r5
   15ad0:	bl	18d68 <ftello64@plt+0x78d4>
   15ad4:	mov	r4, r0
   15ad8:	mov	r0, sl
   15adc:	bl	1117c <free@plt>
   15ae0:	cmp	r4, #0
   15ae4:	beq	15b84 <ftello64@plt+0x46f0>
   15ae8:	mov	r1, #63	; 0x3f
   15aec:	mov	r0, r4
   15af0:	bl	11338 <strchr@plt>
   15af4:	cmp	r0, #0
   15af8:	beq	15b48 <ftello64@plt+0x46b4>
   15afc:	mov	r0, r4
   15b00:	bl	1117c <free@plt>
   15b04:	cmp	r7, #0
   15b08:	beq	15b8c <ftello64@plt+0x46f8>
   15b0c:	mov	r1, r6
   15b10:	mov	r0, r8
   15b14:	bl	1114c <strcmp@plt>
   15b18:	cmp	r0, #0
   15b1c:	beq	159cc <ftello64@plt+0x4538>
   15b20:	mov	r9, #0
   15b24:	mov	r4, r9
   15b28:	mov	r1, r6
   15b2c:	mov	r0, r8
   15b30:	bl	150a8 <ftello64@plt+0x3c14>
   15b34:	cmp	r0, #0
   15b38:	bne	15bb0 <ftello64@plt+0x471c>
   15b3c:	mov	r5, r7
   15b40:	mov	r6, r7
   15b44:	b	15988 <ftello64@plt+0x44f4>
   15b48:	cmp	r7, #0
   15b4c:	beq	15ba0 <ftello64@plt+0x470c>
   15b50:	mov	r1, r6
   15b54:	mov	r0, r8
   15b58:	bl	1114c <strcmp@plt>
   15b5c:	cmp	r0, #0
   15b60:	movne	r9, r4
   15b64:	bne	15b28 <ftello64@plt+0x4694>
   15b68:	cmp	r7, r4
   15b6c:	beq	159cc <ftello64@plt+0x4538>
   15b70:	mov	r0, r4
   15b74:	bl	1117c <free@plt>
   15b78:	mov	r0, r7
   15b7c:	add	sp, sp, #8
   15b80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15b84:	cmp	r7, #0
   15b88:	bne	15b0c <ftello64@plt+0x4678>
   15b8c:	mov	r9, #0
   15b90:	mov	r5, r9
   15b94:	mov	r4, r9
   15b98:	mov	r7, r6
   15b9c:	b	15960 <ftello64@plt+0x44cc>
   15ba0:	mov	r5, r7
   15ba4:	mov	r9, r4
   15ba8:	mov	r7, r4
   15bac:	b	15960 <ftello64@plt+0x44cc>
   15bb0:	mov	r6, r7
   15bb4:	b	159ac <ftello64@plt+0x4518>
   15bb8:	andeq	ip, r1, ip, lsr pc
   15bbc:	andeq	ip, r1, r4, lsr pc
   15bc0:	andeq	ip, r1, r4, asr #30
   15bc4:	push	{r4, lr}
   15bc8:	mov	r2, #48	; 0x30
   15bcc:	mov	r4, r1
   15bd0:	mov	r1, #0
   15bd4:	bl	1138c <memset@plt>
   15bd8:	cmp	r4, #10
   15bdc:	beq	15be8 <ftello64@plt+0x4754>
   15be0:	str	r4, [r0]
   15be4:	pop	{r4, pc}
   15be8:	bl	11470 <abort@plt>
   15bec:	push	{r4, r5, r6, lr}
   15bf0:	mov	r2, #5
   15bf4:	mov	r5, r0
   15bf8:	mov	r6, r1
   15bfc:	mov	r1, r0
   15c00:	mov	r0, #0
   15c04:	bl	111dc <dcgettext@plt>
   15c08:	cmp	r5, r0
   15c0c:	mov	r4, r0
   15c10:	beq	15c1c <ftello64@plt+0x4788>
   15c14:	mov	r0, r4
   15c18:	pop	{r4, r5, r6, pc}
   15c1c:	bl	19bd8 <ftello64@plt+0x8744>
   15c20:	ldrb	r3, [r0]
   15c24:	bic	r3, r3, #32
   15c28:	cmp	r3, #85	; 0x55
   15c2c:	bne	15c8c <ftello64@plt+0x47f8>
   15c30:	ldrb	r3, [r0, #1]
   15c34:	bic	r3, r3, #32
   15c38:	cmp	r3, #84	; 0x54
   15c3c:	bne	15d04 <ftello64@plt+0x4870>
   15c40:	ldrb	r3, [r0, #2]
   15c44:	bic	r3, r3, #32
   15c48:	cmp	r3, #70	; 0x46
   15c4c:	bne	15d04 <ftello64@plt+0x4870>
   15c50:	ldrb	r3, [r0, #3]
   15c54:	cmp	r3, #45	; 0x2d
   15c58:	bne	15d04 <ftello64@plt+0x4870>
   15c5c:	ldrb	r3, [r0, #4]
   15c60:	cmp	r3, #56	; 0x38
   15c64:	bne	15d04 <ftello64@plt+0x4870>
   15c68:	ldrb	r3, [r0, #5]
   15c6c:	cmp	r3, #0
   15c70:	bne	15d04 <ftello64@plt+0x4870>
   15c74:	ldrb	r2, [r4]
   15c78:	ldr	r3, [pc, #156]	; 15d1c <ftello64@plt+0x4888>
   15c7c:	ldr	r4, [pc, #156]	; 15d20 <ftello64@plt+0x488c>
   15c80:	cmp	r2, #96	; 0x60
   15c84:	movne	r4, r3
   15c88:	b	15c14 <ftello64@plt+0x4780>
   15c8c:	cmp	r3, #71	; 0x47
   15c90:	bne	15d04 <ftello64@plt+0x4870>
   15c94:	ldrb	r3, [r0, #1]
   15c98:	bic	r3, r3, #32
   15c9c:	cmp	r3, #66	; 0x42
   15ca0:	bne	15d04 <ftello64@plt+0x4870>
   15ca4:	ldrb	r3, [r0, #2]
   15ca8:	cmp	r3, #49	; 0x31
   15cac:	bne	15d04 <ftello64@plt+0x4870>
   15cb0:	ldrb	r3, [r0, #3]
   15cb4:	cmp	r3, #56	; 0x38
   15cb8:	bne	15d04 <ftello64@plt+0x4870>
   15cbc:	ldrb	r3, [r0, #4]
   15cc0:	cmp	r3, #48	; 0x30
   15cc4:	bne	15d04 <ftello64@plt+0x4870>
   15cc8:	ldrb	r3, [r0, #5]
   15ccc:	cmp	r3, #51	; 0x33
   15cd0:	bne	15d04 <ftello64@plt+0x4870>
   15cd4:	ldrb	r3, [r0, #6]
   15cd8:	cmp	r3, #48	; 0x30
   15cdc:	bne	15d04 <ftello64@plt+0x4870>
   15ce0:	ldrb	r3, [r0, #7]
   15ce4:	cmp	r3, #0
   15ce8:	bne	15d04 <ftello64@plt+0x4870>
   15cec:	ldrb	r2, [r4]
   15cf0:	ldr	r3, [pc, #44]	; 15d24 <ftello64@plt+0x4890>
   15cf4:	ldr	r4, [pc, #44]	; 15d28 <ftello64@plt+0x4894>
   15cf8:	cmp	r2, #96	; 0x60
   15cfc:	movne	r4, r3
   15d00:	b	15c14 <ftello64@plt+0x4780>
   15d04:	ldr	r3, [pc, #32]	; 15d2c <ftello64@plt+0x4898>
   15d08:	ldr	r4, [pc, #32]	; 15d30 <ftello64@plt+0x489c>
   15d0c:	cmp	r6, #9
   15d10:	movne	r4, r3
   15d14:	mov	r0, r4
   15d18:	pop	{r4, r5, r6, pc}
   15d1c:	andeq	ip, r1, r4, lsr #31
   15d20:			; <UNDEFINED> instruction: 0x0001cfb0
   15d24:	andeq	ip, r1, r8, lsr #31
   15d28:	andeq	ip, r1, ip, lsr #31
   15d2c:			; <UNDEFINED> instruction: 0x0001cfb4
   15d30:	andeq	ip, r1, ip, lsl #21
   15d34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d38:	sub	sp, sp, #124	; 0x7c
   15d3c:	ldr	ip, [pc, #3576]	; 16b3c <ftello64@plt+0x56a8>
   15d40:	str	r3, [sp, #24]
   15d44:	ldr	r3, [sp, #168]	; 0xa8
   15d48:	ldr	ip, [ip]
   15d4c:	str	r3, [sp, #56]	; 0x38
   15d50:	ldr	r3, [sp, #172]	; 0xac
   15d54:	ldr	r8, [sp, #160]	; 0xa0
   15d58:	str	r3, [sp, #80]	; 0x50
   15d5c:	ldr	r3, [sp, #176]	; 0xb0
   15d60:	mov	fp, r0
   15d64:	str	r3, [sp, #76]	; 0x4c
   15d68:	mov	sl, r1
   15d6c:	str	r2, [sp, #36]	; 0x24
   15d70:	str	ip, [sp, #116]	; 0x74
   15d74:	bl	11260 <__ctype_get_mb_cur_max@plt>
   15d78:	ldr	r3, [sp, #164]	; 0xa4
   15d7c:	ands	r4, r3, #2
   15d80:	movne	r3, #1
   15d84:	moveq	r3, #0
   15d88:	str	r3, [sp, #32]
   15d8c:	str	r0, [sp, #64]	; 0x40
   15d90:	cmp	r8, #10
   15d94:	ldrls	pc, [pc, r8, lsl #2]
   15d98:	b	17548 <ftello64@plt+0x60b4>
   15d9c:	muleq	r1, r0, r1
   15da0:	andeq	r6, r1, r8, lsr #4
   15da4:	andeq	r6, r1, r8, lsr #16
   15da8:	andeq	r6, r1, r8, asr #4
   15dac:	strdeq	r6, [r1], -ip
   15db0:	andeq	r6, r1, r4, asr #2
   15db4:	andeq	r6, r1, r0, asr #3
   15db8:	strdeq	r6, [r1], -r8
   15dbc:	andeq	r5, r1, r8, asr #27
   15dc0:	andeq	r5, r1, r8, asr #27
   15dc4:	andeq	r5, r1, r8, asr #27
   15dc8:	cmp	r8, #10
   15dcc:	beq	15df0 <ftello64@plt+0x495c>
   15dd0:	mov	r1, r8
   15dd4:	ldr	r0, [pc, #3428]	; 16b40 <ftello64@plt+0x56ac>
   15dd8:	bl	15bec <ftello64@plt+0x4758>
   15ddc:	mov	r1, r8
   15de0:	str	r0, [sp, #80]	; 0x50
   15de4:	ldr	r0, [pc, #3420]	; 16b48 <ftello64@plt+0x56b4>
   15de8:	bl	15bec <ftello64@plt+0x4758>
   15dec:	str	r0, [sp, #76]	; 0x4c
   15df0:	cmp	r4, #0
   15df4:	movne	r4, #0
   15df8:	beq	17208 <ftello64@plt+0x5d74>
   15dfc:	ldr	r7, [sp, #76]	; 0x4c
   15e00:	mov	r5, #0
   15e04:	mov	r6, #1
   15e08:	mov	r0, r7
   15e0c:	str	r6, [sp, #40]	; 0x28
   15e10:	str	r5, [sp, #68]	; 0x44
   15e14:	bl	1132c <strlen@plt>
   15e18:	str	r6, [sp, #28]
   15e1c:	str	r5, [sp, #44]	; 0x2c
   15e20:	str	r5, [sp, #72]	; 0x48
   15e24:	str	r7, [sp, #60]	; 0x3c
   15e28:	str	r0, [sp, #52]	; 0x34
   15e2c:	str	r8, [sp, #160]	; 0xa0
   15e30:	mov	r8, fp
   15e34:	ldr	fp, [sp, #160]	; 0xa0
   15e38:	mov	r9, #0
   15e3c:	ldr	r3, [sp, #24]
   15e40:	cmn	r3, #1
   15e44:	beq	163ac <ftello64@plt+0x4f18>
   15e48:	ldr	r3, [sp, #24]
   15e4c:	subs	r6, r3, r9
   15e50:	movne	r6, #1
   15e54:	cmp	r6, #0
   15e58:	beq	163c4 <ftello64@plt+0x4f30>
   15e5c:	ldr	r7, [sp, #28]
   15e60:	ldr	r0, [sp, #36]	; 0x24
   15e64:	cmp	fp, #2
   15e68:	moveq	r7, #0
   15e6c:	andne	r7, r7, #1
   15e70:	add	r3, r0, r9
   15e74:	cmp	r7, #0
   15e78:	str	r3, [sp, #48]	; 0x30
   15e7c:	beq	16868 <ftello64@plt+0x53d4>
   15e80:	ldr	r2, [sp, #52]	; 0x34
   15e84:	cmp	r2, #0
   15e88:	beq	16b4c <ftello64@plt+0x56b8>
   15e8c:	ldr	r1, [sp, #24]
   15e90:	cmp	r2, #1
   15e94:	mov	r3, r2
   15e98:	movls	r3, #0
   15e9c:	movhi	r3, #1
   15ea0:	cmn	r1, #1
   15ea4:	movne	r3, #0
   15ea8:	cmp	r3, #0
   15eac:	add	r5, r9, r2
   15eb0:	beq	15ebc <ftello64@plt+0x4a28>
   15eb4:	bl	1132c <strlen@plt>
   15eb8:	str	r0, [sp, #24]
   15ebc:	ldr	r3, [sp, #24]
   15ec0:	cmp	r5, r3
   15ec4:	bhi	16b4c <ftello64@plt+0x56b8>
   15ec8:	ldr	r2, [sp, #52]	; 0x34
   15ecc:	ldr	r1, [sp, #60]	; 0x3c
   15ed0:	ldr	r0, [sp, #48]	; 0x30
   15ed4:	bl	111c4 <memcmp@plt>
   15ed8:	cmp	r0, #0
   15edc:	bne	16b4c <ftello64@plt+0x56b8>
   15ee0:	ldr	r3, [sp, #32]
   15ee4:	cmp	r3, #0
   15ee8:	bne	17408 <ftello64@plt+0x5f74>
   15eec:	ldr	r3, [sp, #48]	; 0x30
   15ef0:	ldrb	r5, [r3]
   15ef4:	cmp	r5, #126	; 0x7e
   15ef8:	ldrls	pc, [pc, r5, lsl #2]
   15efc:	b	167cc <ftello64@plt+0x5338>
   15f00:			; <UNDEFINED> instruction: 0x000166b8
   15f04:	andeq	r6, r1, ip, asr #15
   15f08:	andeq	r6, r1, ip, asr #15
   15f0c:	andeq	r6, r1, ip, asr #15
   15f10:	andeq	r6, r1, ip, asr #15
   15f14:	andeq	r6, r1, ip, asr #15
   15f18:	andeq	r6, r1, ip, asr #15
   15f1c:	andeq	r6, r1, r4, lsl #15
   15f20:	andeq	r6, r1, r4, ror r7
   15f24:	andeq	r6, r1, r4, ror r6
   15f28:	andeq	r6, r1, ip, lsr r6
   15f2c:	muleq	r1, r4, r6
   15f30:	andeq	r6, r1, ip, ror r6
   15f34:	andeq	r6, r1, ip, lsr #11
   15f38:	andeq	r6, r1, ip, asr #15
   15f3c:	andeq	r6, r1, ip, asr #15
   15f40:	andeq	r6, r1, ip, asr #15
   15f44:	andeq	r6, r1, ip, asr #15
   15f48:	andeq	r6, r1, ip, asr #15
   15f4c:	andeq	r6, r1, ip, asr #15
   15f50:	andeq	r6, r1, ip, asr #15
   15f54:	andeq	r6, r1, ip, asr #15
   15f58:	andeq	r6, r1, ip, asr #15
   15f5c:	andeq	r6, r1, ip, asr #15
   15f60:	andeq	r6, r1, ip, asr #15
   15f64:	andeq	r6, r1, ip, asr #15
   15f68:	andeq	r6, r1, ip, asr #15
   15f6c:	andeq	r6, r1, ip, asr #15
   15f70:	andeq	r6, r1, ip, asr #15
   15f74:	andeq	r6, r1, ip, asr #15
   15f78:	andeq	r6, r1, ip, asr #15
   15f7c:	andeq	r6, r1, ip, asr #15
   15f80:	andeq	r6, r1, ip, lsl #15
   15f84:	andeq	r6, r1, r0, lsr #13
   15f88:	andeq	r6, r1, r0, lsr #13
   15f8c:	andeq	r6, r1, r4, lsr #15
   15f90:	andeq	r6, r1, r0, lsr #13
   15f94:	andeq	r6, r1, r0, asr #15
   15f98:	andeq	r6, r1, r0, lsr #13
   15f9c:	andeq	r6, r1, r0, ror #9
   15fa0:	andeq	r6, r1, r0, lsr #13
   15fa4:	andeq	r6, r1, r0, lsr #13
   15fa8:	andeq	r6, r1, r0, lsr #13
   15fac:	andeq	r6, r1, r0, asr #15
   15fb0:	andeq	r6, r1, r0, asr #15
   15fb4:	andeq	r6, r1, r0, asr #15
   15fb8:	andeq	r6, r1, r0, asr #15
   15fbc:	andeq	r6, r1, r0, asr #15
   15fc0:	andeq	r6, r1, r0, asr #15
   15fc4:	andeq	r6, r1, r0, asr #15
   15fc8:	andeq	r6, r1, r0, asr #15
   15fcc:	andeq	r6, r1, r0, asr #15
   15fd0:	andeq	r6, r1, r0, asr #15
   15fd4:	andeq	r6, r1, r0, asr #15
   15fd8:	andeq	r6, r1, r0, asr #15
   15fdc:	andeq	r6, r1, r0, asr #15
   15fe0:	andeq	r6, r1, r0, asr #15
   15fe4:	andeq	r6, r1, r0, asr #15
   15fe8:	andeq	r6, r1, r0, asr #15
   15fec:	andeq	r6, r1, r0, lsr #13
   15ff0:	andeq	r6, r1, r0, lsr #13
   15ff4:	andeq	r6, r1, r0, lsr #13
   15ff8:	andeq	r6, r1, r0, lsr #13
   15ffc:			; <UNDEFINED> instruction: 0x000164b4
   16000:	andeq	r6, r1, ip, asr #15
   16004:	andeq	r6, r1, r0, asr #15
   16008:	andeq	r6, r1, r0, asr #15
   1600c:	andeq	r6, r1, r0, asr #15
   16010:	andeq	r6, r1, r0, asr #15
   16014:	andeq	r6, r1, r0, asr #15
   16018:	andeq	r6, r1, r0, asr #15
   1601c:	andeq	r6, r1, r0, asr #15
   16020:	andeq	r6, r1, r0, asr #15
   16024:	andeq	r6, r1, r0, asr #15
   16028:	andeq	r6, r1, r0, asr #15
   1602c:	andeq	r6, r1, r0, asr #15
   16030:	andeq	r6, r1, r0, asr #15
   16034:	andeq	r6, r1, r0, asr #15
   16038:	andeq	r6, r1, r0, asr #15
   1603c:	andeq	r6, r1, r0, asr #15
   16040:	andeq	r6, r1, r0, asr #15
   16044:	andeq	r6, r1, r0, asr #15
   16048:	andeq	r6, r1, r0, asr #15
   1604c:	andeq	r6, r1, r0, asr #15
   16050:	andeq	r6, r1, r0, asr #15
   16054:	andeq	r6, r1, r0, asr #15
   16058:	andeq	r6, r1, r0, asr #15
   1605c:	andeq	r6, r1, r0, asr #15
   16060:	andeq	r6, r1, r0, asr #15
   16064:	andeq	r6, r1, r0, asr #15
   16068:	andeq	r6, r1, r0, asr #15
   1606c:	andeq	r6, r1, r0, lsr #13
   16070:	andeq	r6, r1, ip, ror #8
   16074:	andeq	r6, r1, r0, asr #15
   16078:	andeq	r6, r1, r0, lsr #13
   1607c:	andeq	r6, r1, r0, asr #15
   16080:	andeq	r6, r1, r0, lsr #13
   16084:	andeq	r6, r1, r0, asr #15
   16088:	andeq	r6, r1, r0, asr #15
   1608c:	andeq	r6, r1, r0, asr #15
   16090:	andeq	r6, r1, r0, asr #15
   16094:	andeq	r6, r1, r0, asr #15
   16098:	andeq	r6, r1, r0, asr #15
   1609c:	andeq	r6, r1, r0, asr #15
   160a0:	andeq	r6, r1, r0, asr #15
   160a4:	andeq	r6, r1, r0, asr #15
   160a8:	andeq	r6, r1, r0, asr #15
   160ac:	andeq	r6, r1, r0, asr #15
   160b0:	andeq	r6, r1, r0, asr #15
   160b4:	andeq	r6, r1, r0, asr #15
   160b8:	andeq	r6, r1, r0, asr #15
   160bc:	andeq	r6, r1, r0, asr #15
   160c0:	andeq	r6, r1, r0, asr #15
   160c4:	andeq	r6, r1, r0, asr #15
   160c8:	andeq	r6, r1, r0, asr #15
   160cc:	andeq	r6, r1, r0, asr #15
   160d0:	andeq	r6, r1, r0, asr #15
   160d4:	andeq	r6, r1, r0, asr #15
   160d8:	andeq	r6, r1, r0, asr #15
   160dc:	andeq	r6, r1, r0, asr #15
   160e0:	andeq	r6, r1, r0, asr #15
   160e4:	andeq	r6, r1, r0, asr #15
   160e8:	andeq	r6, r1, r0, asr #15
   160ec:	andeq	r6, r1, r4, lsl #5
   160f0:	andeq	r6, r1, r0, lsr #13
   160f4:	andeq	r6, r1, r4, lsl #5
   160f8:	andeq	r6, r1, r4, lsr #15
   160fc:	cmp	r4, #0
   16100:	moveq	r3, #1
   16104:	streq	r3, [sp, #28]
   16108:	beq	16834 <ftello64@plt+0x53a0>
   1610c:	mov	r3, #0
   16110:	mov	r4, r3
   16114:	mov	r2, #1
   16118:	str	r2, [sp, #40]	; 0x28
   1611c:	str	r3, [sp, #68]	; 0x44
   16120:	str	r2, [sp, #32]
   16124:	str	r2, [sp, #52]	; 0x34
   16128:	ldr	r3, [pc, #2584]	; 16b48 <ftello64@plt+0x56b4>
   1612c:	str	r4, [sp, #44]	; 0x2c
   16130:	str	r4, [sp, #72]	; 0x48
   16134:	str	r4, [sp, #28]
   16138:	str	r3, [sp, #60]	; 0x3c
   1613c:	mov	r8, #2
   16140:	b	15e2c <ftello64@plt+0x4998>
   16144:	cmp	r4, #0
   16148:	bne	173d4 <ftello64@plt+0x5f40>
   1614c:	cmp	sl, #0
   16150:	beq	17194 <ftello64@plt+0x5d00>
   16154:	mov	r3, #34	; 0x22
   16158:	strb	r3, [fp]
   1615c:	ldr	r3, [pc, #2528]	; 16b44 <ftello64@plt+0x56b0>
   16160:	mov	r1, r4
   16164:	mov	r2, #1
   16168:	str	r4, [sp, #68]	; 0x44
   1616c:	str	r2, [sp, #40]	; 0x28
   16170:	mov	r4, r2
   16174:	str	r1, [sp, #44]	; 0x2c
   16178:	str	r1, [sp, #72]	; 0x48
   1617c:	str	r1, [sp, #32]
   16180:	str	r2, [sp, #28]
   16184:	str	r2, [sp, #52]	; 0x34
   16188:	str	r3, [sp, #60]	; 0x3c
   1618c:	b	15e2c <ftello64@plt+0x4998>
   16190:	mov	r3, #0
   16194:	str	r3, [sp, #68]	; 0x44
   16198:	str	r3, [sp, #44]	; 0x2c
   1619c:	str	r3, [sp, #32]
   161a0:	str	r3, [sp, #28]
   161a4:	str	r3, [sp, #60]	; 0x3c
   161a8:	mov	r3, #1
   161ac:	str	r8, [sp, #72]	; 0x48
   161b0:	str	r8, [sp, #52]	; 0x34
   161b4:	mov	r4, r8
   161b8:	str	r3, [sp, #40]	; 0x28
   161bc:	b	15e2c <ftello64@plt+0x4998>
   161c0:	mov	r3, #1
   161c4:	str	r3, [sp, #40]	; 0x28
   161c8:	str	r3, [sp, #32]
   161cc:	str	r3, [sp, #28]
   161d0:	str	r3, [sp, #52]	; 0x34
   161d4:	ldr	r3, [pc, #2408]	; 16b44 <ftello64@plt+0x56b0>
   161d8:	mov	r2, #0
   161dc:	mov	r4, r2
   161e0:	str	r2, [sp, #68]	; 0x44
   161e4:	str	r2, [sp, #44]	; 0x2c
   161e8:	str	r2, [sp, #72]	; 0x48
   161ec:	str	r3, [sp, #60]	; 0x3c
   161f0:	mov	r8, #5
   161f4:	b	15e2c <ftello64@plt+0x4998>
   161f8:	mov	r3, #0
   161fc:	mov	r2, #1
   16200:	str	r2, [sp, #40]	; 0x28
   16204:	mov	r4, r3
   16208:	str	r3, [sp, #68]	; 0x44
   1620c:	str	r2, [sp, #28]
   16210:	str	r3, [sp, #44]	; 0x2c
   16214:	str	r3, [sp, #72]	; 0x48
   16218:	str	r3, [sp, #32]
   1621c:	str	r3, [sp, #52]	; 0x34
   16220:	str	r3, [sp, #60]	; 0x3c
   16224:	b	15e2c <ftello64@plt+0x4998>
   16228:	mov	r2, #1
   1622c:	mov	r3, #0
   16230:	str	r2, [sp, #40]	; 0x28
   16234:	mov	r4, r3
   16238:	str	r3, [sp, #68]	; 0x44
   1623c:	str	r8, [sp, #52]	; 0x34
   16240:	str	r2, [sp, #32]
   16244:	b	16128 <ftello64@plt+0x4c94>
   16248:	mov	r3, #1
   1624c:	str	r3, [sp, #40]	; 0x28
   16250:	str	r3, [sp, #32]
   16254:	str	r3, [sp, #28]
   16258:	str	r3, [sp, #52]	; 0x34
   1625c:	ldr	r3, [pc, #2276]	; 16b48 <ftello64@plt+0x56b4>
   16260:	mov	r2, #0
   16264:	mov	r4, r2
   16268:	str	r2, [sp, #68]	; 0x44
   1626c:	str	r2, [sp, #44]	; 0x2c
   16270:	str	r2, [sp, #72]	; 0x48
   16274:	str	r3, [sp, #60]	; 0x3c
   16278:	mov	r8, #2
   1627c:	b	15e2c <ftello64@plt+0x4998>
   16280:	mov	r7, #0
   16284:	ldr	r3, [sp, #24]
   16288:	cmn	r3, #1
   1628c:	beq	16dc8 <ftello64@plt+0x5934>
   16290:	ldr	r3, [sp, #24]
   16294:	subs	r3, r3, #1
   16298:	movne	r3, #1
   1629c:	cmp	r3, #0
   162a0:	sub	r2, fp, #2
   162a4:	clz	r2, r2
   162a8:	lsr	r2, r2, #5
   162ac:	bne	164a8 <ftello64@plt+0x5014>
   162b0:	cmp	r9, #0
   162b4:	bne	164a8 <ftello64@plt+0x5014>
   162b8:	ldr	r3, [sp, #32]
   162bc:	tst	r3, r2
   162c0:	bne	165c8 <ftello64@plt+0x5134>
   162c4:	ldr	r3, [sp, #28]
   162c8:	eor	r3, r3, #1
   162cc:	orr	r3, r2, r3
   162d0:	ldr	r2, [sp, #32]
   162d4:	eor	r3, r3, #1
   162d8:	orrs	r3, r2, r3
   162dc:	beq	1630c <ftello64@plt+0x4e78>
   162e0:	mov	r3, #0
   162e4:	ldr	r1, [sp, #56]	; 0x38
   162e8:	cmp	r1, #0
   162ec:	beq	1630c <ftello64@plt+0x4e78>
   162f0:	lsr	r2, r5, #5
   162f4:	and	r0, r5, #31
   162f8:	uxtb	r2, r2
   162fc:	ldr	r1, [r1, r2, lsl #2]
   16300:	lsr	r2, r1, r0
   16304:	tst	r2, #1
   16308:	bne	16314 <ftello64@plt+0x4e80>
   1630c:	cmp	r7, #0
   16310:	beq	16564 <ftello64@plt+0x50d0>
   16314:	sub	r2, fp, #2
   16318:	clz	r2, r2
   1631c:	lsr	r2, r2, #5
   16320:	ldr	r3, [sp, #32]
   16324:	cmp	r3, #0
   16328:	bne	16654 <ftello64@plt+0x51c0>
   1632c:	ldr	r3, [sp, #44]	; 0x2c
   16330:	eor	r3, r3, #1
   16334:	ands	r3, r2, r3
   16338:	beq	16370 <ftello64@plt+0x4edc>
   1633c:	cmp	sl, r4
   16340:	movhi	r2, #39	; 0x27
   16344:	strbhi	r2, [r8, r4]
   16348:	add	r2, r4, #1
   1634c:	cmp	r2, sl
   16350:	movcc	r1, #36	; 0x24
   16354:	strbcc	r1, [r8, r2]
   16358:	add	r2, r4, #2
   1635c:	cmp	r2, sl
   16360:	add	r4, r4, #3
   16364:	movcc	r1, #39	; 0x27
   16368:	strbcc	r1, [r8, r2]
   1636c:	str	r3, [sp, #44]	; 0x2c
   16370:	cmp	r4, sl
   16374:	movcc	r3, #92	; 0x5c
   16378:	strbcc	r3, [r8, r4]
   1637c:	add	r9, r9, #1
   16380:	add	r4, r4, #1
   16384:	cmp	r4, sl
   16388:	ldr	r3, [sp, #40]	; 0x28
   1638c:	strbcc	r5, [r8, r4]
   16390:	cmp	r6, #0
   16394:	moveq	r3, #0
   16398:	str	r3, [sp, #40]	; 0x28
   1639c:	ldr	r3, [sp, #24]
   163a0:	add	r4, r4, #1
   163a4:	cmn	r3, #1
   163a8:	bne	15e48 <ftello64@plt+0x49b4>
   163ac:	ldr	r3, [sp, #36]	; 0x24
   163b0:	ldrb	r6, [r3, r9]
   163b4:	adds	r6, r6, #0
   163b8:	movne	r6, #1
   163bc:	cmp	r6, #0
   163c0:	bne	15e5c <ftello64@plt+0x49c8>
   163c4:	str	fp, [sp, #160]	; 0xa0
   163c8:	mov	fp, r8
   163cc:	ldr	r8, [sp, #160]	; 0xa0
   163d0:	ldr	r1, [sp, #32]
   163d4:	cmp	r4, #0
   163d8:	sub	r2, r8, #2
   163dc:	clz	r2, r2
   163e0:	lsr	r2, r2, #5
   163e4:	andeq	r3, r2, r1
   163e8:	movne	r3, #0
   163ec:	cmp	r3, #0
   163f0:	bne	174dc <ftello64@plt+0x6048>
   163f4:	eor	r3, r1, #1
   163f8:	ands	r2, r2, r3
   163fc:	beq	17418 <ftello64@plt+0x5f84>
   16400:	ldr	r3, [sp, #68]	; 0x44
   16404:	cmp	r3, #0
   16408:	beq	1741c <ftello64@plt+0x5f88>
   1640c:	ldr	r3, [sp, #40]	; 0x28
   16410:	cmp	r3, #0
   16414:	bne	17498 <ftello64@plt+0x6004>
   16418:	ldr	r3, [sp, #72]	; 0x48
   1641c:	adds	r3, r3, #0
   16420:	movne	r3, #1
   16424:	cmp	sl, #0
   16428:	movne	r3, #0
   1642c:	cmp	r3, #0
   16430:	ldreq	r2, [sp, #68]	; 0x44
   16434:	beq	1741c <ftello64@plt+0x5f88>
   16438:	ldr	sl, [sp, #72]	; 0x48
   1643c:	str	r3, [sp, #68]	; 0x44
   16440:	ldr	r3, [pc, #1792]	; 16b48 <ftello64@plt+0x56b4>
   16444:	mov	r2, #39	; 0x27
   16448:	mov	r4, #1
   1644c:	str	r3, [sp, #60]	; 0x3c
   16450:	mov	r3, #0
   16454:	strb	r2, [fp]
   16458:	str	r4, [sp, #52]	; 0x34
   1645c:	mov	r8, #2
   16460:	str	r3, [sp, #32]
   16464:	b	15e2c <ftello64@plt+0x4998>
   16468:	mov	r7, #0
   1646c:	cmp	fp, #2
   16470:	beq	16da8 <ftello64@plt+0x5914>
   16474:	ldr	r3, [sp, #52]	; 0x34
   16478:	ldr	r2, [sp, #28]
   1647c:	ldr	r1, [sp, #32]
   16480:	cmp	r3, #0
   16484:	andne	r2, r2, r1
   16488:	moveq	r2, #0
   1648c:	cmp	r2, #0
   16490:	moveq	r5, #92	; 0x5c
   16494:	moveq	r3, r5
   16498:	bne	16db4 <ftello64@plt+0x5920>
   1649c:	ldr	r1, [sp, #28]
   164a0:	cmp	r1, #0
   164a4:	bne	17524 <ftello64@plt+0x6090>
   164a8:	mov	r6, #0
   164ac:	b	162c4 <ftello64@plt+0x4e30>
   164b0:	mov	r7, #0
   164b4:	cmp	fp, #2
   164b8:	beq	16e18 <ftello64@plt+0x5984>
   164bc:	cmp	fp, #5
   164c0:	beq	16ddc <ftello64@plt+0x5948>
   164c4:	sub	r2, fp, #2
   164c8:	mov	r6, #0
   164cc:	clz	r2, r2
   164d0:	mov	r5, #63	; 0x3f
   164d4:	lsr	r2, r2, #5
   164d8:	b	162c4 <ftello64@plt+0x4e30>
   164dc:	mov	r7, #0
   164e0:	cmp	fp, #2
   164e4:	strne	r6, [sp, #68]	; 0x44
   164e8:	movne	r2, #0
   164ec:	movne	r5, #39	; 0x27
   164f0:	bne	162c4 <ftello64@plt+0x4e30>
   164f4:	ldr	r3, [sp, #32]
   164f8:	cmp	r3, #0
   164fc:	bne	171f8 <ftello64@plt+0x5d64>
   16500:	cmp	sl, #0
   16504:	ldr	r3, [sp, #72]	; 0x48
   16508:	clz	r3, r3
   1650c:	lsr	r3, r3, #5
   16510:	moveq	r3, #0
   16514:	cmp	r3, #0
   16518:	bne	1712c <ftello64@plt+0x5c98>
   1651c:	cmp	sl, r4
   16520:	movhi	r3, #39	; 0x27
   16524:	strbhi	r3, [r8, r4]
   16528:	add	r3, r4, #1
   1652c:	cmp	sl, r3
   16530:	movhi	r2, #92	; 0x5c
   16534:	strbhi	r2, [r8, r3]
   16538:	add	r3, r4, #2
   1653c:	cmp	sl, r3
   16540:	movhi	r2, #39	; 0x27
   16544:	strbhi	r2, [r8, r3]
   16548:	mov	r3, #0
   1654c:	cmp	r7, #0
   16550:	add	r4, r4, #3
   16554:	str	r3, [sp, #44]	; 0x2c
   16558:	str	r6, [sp, #68]	; 0x44
   1655c:	mov	r5, #39	; 0x27
   16560:	bne	16314 <ftello64@plt+0x4e80>
   16564:	ldr	r2, [sp, #44]	; 0x2c
   16568:	eor	r3, r3, #1
   1656c:	and	r3, r3, r2
   16570:	add	r9, r9, #1
   16574:	uxtb	r3, r3
   16578:	cmp	r3, #0
   1657c:	beq	16384 <ftello64@plt+0x4ef0>
   16580:	cmp	sl, r4
   16584:	movhi	r3, #39	; 0x27
   16588:	strbhi	r3, [r8, r4]
   1658c:	add	r3, r4, #1
   16590:	cmp	sl, r3
   16594:	movhi	r2, #39	; 0x27
   16598:	strbhi	r2, [r8, r3]
   1659c:	mov	r3, #0
   165a0:	add	r4, r4, #2
   165a4:	str	r3, [sp, #44]	; 0x2c
   165a8:	b	16384 <ftello64@plt+0x4ef0>
   165ac:	mov	r3, #114	; 0x72
   165b0:	ldr	r1, [sp, #32]
   165b4:	sub	r2, fp, #2
   165b8:	clz	r2, r2
   165bc:	lsr	r2, r2, #5
   165c0:	tst	r2, r1
   165c4:	beq	1649c <ftello64@plt+0x5008>
   165c8:	mov	fp, r8
   165cc:	mov	r8, #2
   165d0:	ldr	r3, [sp, #28]
   165d4:	cmp	r3, #0
   165d8:	movne	r8, #4
   165dc:	ldr	r3, [sp, #164]	; 0xa4
   165e0:	mov	ip, #0
   165e4:	bic	r3, r3, #2
   165e8:	str	r3, [sp, #4]
   165ec:	ldr	r3, [sp, #76]	; 0x4c
   165f0:	str	r8, [sp]
   165f4:	str	r3, [sp, #16]
   165f8:	ldr	r3, [sp, #80]	; 0x50
   165fc:	ldr	r2, [sp, #36]	; 0x24
   16600:	str	r3, [sp, #12]
   16604:	mov	r1, sl
   16608:	ldr	r3, [sp, #24]
   1660c:	mov	r0, fp
   16610:	str	ip, [sp, #8]
   16614:	bl	15d34 <ftello64@plt+0x48a0>
   16618:	mov	r4, r0
   1661c:	ldr	r3, [pc, #1304]	; 16b3c <ftello64@plt+0x56a8>
   16620:	ldr	r2, [sp, #116]	; 0x74
   16624:	mov	r0, r4
   16628:	ldr	r3, [r3]
   1662c:	cmp	r2, r3
   16630:	bne	17520 <ftello64@plt+0x608c>
   16634:	add	sp, sp, #124	; 0x7c
   16638:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1663c:	mov	r5, #110	; 0x6e
   16640:	ldr	r3, [sp, #32]
   16644:	mov	r2, #0
   16648:	cmp	r3, #0
   1664c:	mov	r6, r2
   16650:	beq	1632c <ftello64@plt+0x4e98>
   16654:	str	fp, [sp, #160]	; 0xa0
   16658:	mov	fp, r8
   1665c:	ldr	r8, [sp, #160]	; 0xa0
   16660:	mov	r3, r2
   16664:	ldr	r2, [sp, #28]
   16668:	and	r2, r2, r3
   1666c:	str	r2, [sp, #28]
   16670:	b	165d0 <ftello64@plt+0x513c>
   16674:	mov	r5, #116	; 0x74
   16678:	b	16640 <ftello64@plt+0x51ac>
   1667c:	mov	r5, #102	; 0x66
   16680:	ldr	r3, [sp, #32]
   16684:	cmp	r3, #0
   16688:	bne	17234 <ftello64@plt+0x5da0>
   1668c:	mov	r6, #0
   16690:	b	16370 <ftello64@plt+0x4edc>
   16694:	mov	r5, #118	; 0x76
   16698:	b	16680 <ftello64@plt+0x51ec>
   1669c:	mov	r7, #0
   166a0:	mov	r6, #0
   166a4:	b	162e0 <ftello64@plt+0x4e4c>
   166a8:	ldr	r3, [sp, #32]
   166ac:	cmp	r3, #0
   166b0:	bne	17478 <ftello64@plt+0x5fe4>
   166b4:	mov	r7, r3
   166b8:	ldr	r3, [sp, #44]	; 0x2c
   166bc:	sub	r2, fp, #2
   166c0:	eor	r3, r3, #1
   166c4:	clz	r2, r2
   166c8:	lsr	r2, r2, #5
   166cc:	ands	r3, r2, r3
   166d0:	beq	17118 <ftello64@plt+0x5c84>
   166d4:	cmp	sl, r4
   166d8:	movhi	r1, #39	; 0x27
   166dc:	strbhi	r1, [r8, r4]
   166e0:	add	r1, r4, #1
   166e4:	cmp	sl, r1
   166e8:	movhi	r0, #36	; 0x24
   166ec:	strbhi	r0, [r8, r1]
   166f0:	add	r1, r4, #2
   166f4:	cmp	sl, r1
   166f8:	movhi	r0, #39	; 0x27
   166fc:	strbhi	r0, [r8, r1]
   16700:	add	r1, r4, #3
   16704:	cmp	sl, r1
   16708:	bls	17178 <ftello64@plt+0x5ce4>
   1670c:	mov	r4, r1
   16710:	mov	r1, #92	; 0x5c
   16714:	strb	r1, [r8, r4]
   16718:	mov	r1, r4
   1671c:	str	r3, [sp, #44]	; 0x2c
   16720:	cmp	fp, #2
   16724:	add	r4, r4, #1
   16728:	beq	171c0 <ftello64@plt+0x5d2c>
   1672c:	ldr	r0, [sp, #24]
   16730:	add	r3, r9, #1
   16734:	cmp	r3, r0
   16738:	bcs	16750 <ftello64@plt+0x52bc>
   1673c:	ldr	r0, [sp, #36]	; 0x24
   16740:	ldrb	r3, [r0, r3]
   16744:	sub	r3, r3, #48	; 0x30
   16748:	cmp	r3, #9
   1674c:	bls	171d0 <ftello64@plt+0x5d3c>
   16750:	mov	r5, #48	; 0x30
   16754:	ldr	r3, [sp, #28]
   16758:	eor	r3, r3, #1
   1675c:	orrs	r2, r2, r3
   16760:	mov	r3, r6
   16764:	moveq	r6, r2
   16768:	beq	162e4 <ftello64@plt+0x4e50>
   1676c:	mov	r6, #0
   16770:	b	1630c <ftello64@plt+0x4e78>
   16774:	mov	r2, #0
   16778:	mov	r6, r2
   1677c:	mov	r5, #98	; 0x62
   16780:	b	1632c <ftello64@plt+0x4e98>
   16784:	mov	r5, #97	; 0x61
   16788:	b	1668c <ftello64@plt+0x51f8>
   1678c:	mov	r3, r7
   16790:	mov	r6, r7
   16794:	mov	r2, #0
   16798:	mov	r7, r3
   1679c:	mov	r5, #32
   167a0:	b	162c4 <ftello64@plt+0x4e30>
   167a4:	cmp	r9, #0
   167a8:	mov	r3, r7
   167ac:	bne	16d74 <ftello64@plt+0x58e0>
   167b0:	mov	r6, r7
   167b4:	mov	r2, r9
   167b8:	mov	r7, r3
   167bc:	b	162c4 <ftello64@plt+0x4e30>
   167c0:	mov	r6, r7
   167c4:	b	162e0 <ftello64@plt+0x4e4c>
   167c8:	mov	r7, #0
   167cc:	ldr	r3, [sp, #64]	; 0x40
   167d0:	cmp	r3, #1
   167d4:	bne	16e30 <ftello64@plt+0x599c>
   167d8:	bl	11308 <__ctype_b_loc@plt>
   167dc:	ldr	r2, [sp, #64]	; 0x40
   167e0:	sxth	r3, r5
   167e4:	mov	ip, r2
   167e8:	lsl	r3, r3, #1
   167ec:	ldr	r2, [r0]
   167f0:	ldrh	r3, [r2, r3]
   167f4:	and	r3, r3, #16384	; 0x4000
   167f8:	cmp	r3, #0
   167fc:	ldr	r3, [sp, #28]
   16800:	movne	r6, #1
   16804:	moveq	r6, #0
   16808:	movne	r2, #0
   1680c:	andeq	r2, r3, #1
   16810:	cmp	r2, #0
   16814:	bne	17140 <ftello64@plt+0x5cac>
   16818:	sub	r2, fp, #2
   1681c:	clz	r2, r2
   16820:	lsr	r2, r2, #5
   16824:	b	162c4 <ftello64@plt+0x4e30>
   16828:	cmp	r4, #0
   1682c:	bne	174ec <ftello64@plt+0x6058>
   16830:	str	r4, [sp, #28]
   16834:	cmp	sl, #0
   16838:	bne	17530 <ftello64@plt+0x609c>
   1683c:	ldr	r3, [pc, #772]	; 16b48 <ftello64@plt+0x56b4>
   16840:	mov	r4, #1
   16844:	str	r4, [sp, #40]	; 0x28
   16848:	str	r3, [sp, #60]	; 0x3c
   1684c:	str	r4, [sp, #52]	; 0x34
   16850:	str	sl, [sp, #72]	; 0x48
   16854:	str	sl, [sp, #68]	; 0x44
   16858:	str	sl, [sp, #44]	; 0x2c
   1685c:	str	sl, [sp, #32]
   16860:	mov	r8, #2
   16864:	b	15e2c <ftello64@plt+0x4998>
   16868:	ldr	r3, [sp, #36]	; 0x24
   1686c:	ldrb	r5, [r3, r9]
   16870:	cmp	r5, #126	; 0x7e
   16874:	ldrls	pc, [pc, r5, lsl #2]
   16878:	b	167cc <ftello64@plt+0x5338>
   1687c:			; <UNDEFINED> instruction: 0x00016ab0
   16880:	andeq	r6, r1, ip, asr #15
   16884:	andeq	r6, r1, ip, asr #15
   16888:	andeq	r6, r1, ip, asr #15
   1688c:	andeq	r6, r1, ip, asr #15
   16890:	andeq	r6, r1, ip, asr #15
   16894:	andeq	r6, r1, ip, asr #15
   16898:	muleq	r1, ip, sl
   1689c:	andeq	r6, r1, r8, lsl #21
   168a0:	andeq	r6, r1, r0, lsl #21
   168a4:	andeq	r6, r1, r8, ror sl
   168a8:	andeq	r6, r1, r8, lsr #22
   168ac:	andeq	r6, r1, r4, lsl fp
   168b0:	andeq	r6, r1, ip, lsr #11
   168b4:	andeq	r6, r1, ip, asr #15
   168b8:	andeq	r6, r1, ip, asr #15
   168bc:	andeq	r6, r1, ip, asr #15
   168c0:	andeq	r6, r1, ip, asr #15
   168c4:	andeq	r6, r1, ip, asr #15
   168c8:	andeq	r6, r1, ip, asr #15
   168cc:	andeq	r6, r1, ip, asr #15
   168d0:	andeq	r6, r1, ip, asr #15
   168d4:	andeq	r6, r1, ip, asr #15
   168d8:	andeq	r6, r1, ip, asr #15
   168dc:	andeq	r6, r1, ip, asr #15
   168e0:	andeq	r6, r1, ip, asr #15
   168e4:	andeq	r6, r1, ip, asr #15
   168e8:	andeq	r6, r1, ip, asr #15
   168ec:	andeq	r6, r1, ip, asr #15
   168f0:	andeq	r6, r1, ip, asr #15
   168f4:	andeq	r6, r1, ip, asr #15
   168f8:	andeq	r6, r1, ip, asr #15
   168fc:	andeq	r6, r1, r4, lsl #22
   16900:	strdeq	r6, [r1], -r0
   16904:	strdeq	r6, [r1], -r0
   16908:	andeq	r6, r1, r0, ror #21
   1690c:	strdeq	r6, [r1], -r0
   16910:	andeq	r6, r1, r8, lsl r8
   16914:	strdeq	r6, [r1], -r0
   16918:	andeq	r6, r1, r0, ror #9
   1691c:	strdeq	r6, [r1], -r0
   16920:	strdeq	r6, [r1], -r0
   16924:	strdeq	r6, [r1], -r0
   16928:	andeq	r6, r1, r8, lsl r8
   1692c:	andeq	r6, r1, r8, lsl r8
   16930:	andeq	r6, r1, r8, lsl r8
   16934:	andeq	r6, r1, r8, lsl r8
   16938:	andeq	r6, r1, r8, lsl r8
   1693c:	andeq	r6, r1, r8, lsl r8
   16940:	andeq	r6, r1, r8, lsl r8
   16944:	andeq	r6, r1, r8, lsl r8
   16948:	andeq	r6, r1, r8, lsl r8
   1694c:	andeq	r6, r1, r8, lsl r8
   16950:	andeq	r6, r1, r8, lsl r8
   16954:	andeq	r6, r1, r8, lsl r8
   16958:	andeq	r6, r1, r8, lsl r8
   1695c:	andeq	r6, r1, r8, lsl r8
   16960:	andeq	r6, r1, r8, lsl r8
   16964:	andeq	r6, r1, r8, lsl r8
   16968:	strdeq	r6, [r1], -r0
   1696c:	strdeq	r6, [r1], -r0
   16970:	strdeq	r6, [r1], -r0
   16974:	strdeq	r6, [r1], -r0
   16978:			; <UNDEFINED> instruction: 0x000164b4
   1697c:	andeq	r6, r1, ip, asr #15
   16980:	andeq	r6, r1, r8, lsl r8
   16984:	andeq	r6, r1, r8, lsl r8
   16988:	andeq	r6, r1, r8, lsl r8
   1698c:	andeq	r6, r1, r8, lsl r8
   16990:	andeq	r6, r1, r8, lsl r8
   16994:	andeq	r6, r1, r8, lsl r8
   16998:	andeq	r6, r1, r8, lsl r8
   1699c:	andeq	r6, r1, r8, lsl r8
   169a0:	andeq	r6, r1, r8, lsl r8
   169a4:	andeq	r6, r1, r8, lsl r8
   169a8:	andeq	r6, r1, r8, lsl r8
   169ac:	andeq	r6, r1, r8, lsl r8
   169b0:	andeq	r6, r1, r8, lsl r8
   169b4:	andeq	r6, r1, r8, lsl r8
   169b8:	andeq	r6, r1, r8, lsl r8
   169bc:	andeq	r6, r1, r8, lsl r8
   169c0:	andeq	r6, r1, r8, lsl r8
   169c4:	andeq	r6, r1, r8, lsl r8
   169c8:	andeq	r6, r1, r8, lsl r8
   169cc:	andeq	r6, r1, r8, lsl r8
   169d0:	andeq	r6, r1, r8, lsl r8
   169d4:	andeq	r6, r1, r8, lsl r8
   169d8:	andeq	r6, r1, r8, lsl r8
   169dc:	andeq	r6, r1, r8, lsl r8
   169e0:	andeq	r6, r1, r8, lsl r8
   169e4:	andeq	r6, r1, r8, lsl r8
   169e8:	strdeq	r6, [r1], -r0
   169ec:	andeq	r6, r1, ip, ror #8
   169f0:	andeq	r6, r1, r8, lsl r8
   169f4:	strdeq	r6, [r1], -r0
   169f8:	andeq	r6, r1, r8, lsl r8
   169fc:	strdeq	r6, [r1], -r0
   16a00:	andeq	r6, r1, r8, lsl r8
   16a04:	andeq	r6, r1, r8, lsl r8
   16a08:	andeq	r6, r1, r8, lsl r8
   16a0c:	andeq	r6, r1, r8, lsl r8
   16a10:	andeq	r6, r1, r8, lsl r8
   16a14:	andeq	r6, r1, r8, lsl r8
   16a18:	andeq	r6, r1, r8, lsl r8
   16a1c:	andeq	r6, r1, r8, lsl r8
   16a20:	andeq	r6, r1, r8, lsl r8
   16a24:	andeq	r6, r1, r8, lsl r8
   16a28:	andeq	r6, r1, r8, lsl r8
   16a2c:	andeq	r6, r1, r8, lsl r8
   16a30:	andeq	r6, r1, r8, lsl r8
   16a34:	andeq	r6, r1, r8, lsl r8
   16a38:	andeq	r6, r1, r8, lsl r8
   16a3c:	andeq	r6, r1, r8, lsl r8
   16a40:	andeq	r6, r1, r8, lsl r8
   16a44:	andeq	r6, r1, r8, lsl r8
   16a48:	andeq	r6, r1, r8, lsl r8
   16a4c:	andeq	r6, r1, r8, lsl r8
   16a50:	andeq	r6, r1, r8, lsl r8
   16a54:	andeq	r6, r1, r8, lsl r8
   16a58:	andeq	r6, r1, r8, lsl r8
   16a5c:	andeq	r6, r1, r8, lsl r8
   16a60:	andeq	r6, r1, r8, lsl r8
   16a64:	andeq	r6, r1, r8, lsl r8
   16a68:	andeq	r6, r1, r4, lsl #5
   16a6c:	strdeq	r6, [r1], -r0
   16a70:	andeq	r6, r1, r4, lsl #5
   16a74:	andeq	r6, r1, r0, ror #21
   16a78:	mov	r3, #110	; 0x6e
   16a7c:	b	165b0 <ftello64@plt+0x511c>
   16a80:	mov	r3, #116	; 0x74
   16a84:	b	165b0 <ftello64@plt+0x511c>
   16a88:	sub	r2, fp, #2
   16a8c:	mov	r3, #98	; 0x62
   16a90:	clz	r2, r2
   16a94:	lsr	r2, r2, #5
   16a98:	b	1649c <ftello64@plt+0x5008>
   16a9c:	sub	r2, fp, #2
   16aa0:	mov	r3, #97	; 0x61
   16aa4:	clz	r2, r2
   16aa8:	lsr	r2, r2, #5
   16aac:	b	1649c <ftello64@plt+0x5008>
   16ab0:	ldr	r3, [sp, #28]
   16ab4:	cmp	r3, #0
   16ab8:	bne	166a8 <ftello64@plt+0x5214>
   16abc:	ldr	r3, [sp, #164]	; 0xa4
   16ac0:	tst	r3, #1
   16ac4:	bne	17138 <ftello64@plt+0x5ca4>
   16ac8:	ldr	r6, [sp, #28]
   16acc:	sub	r2, fp, #2
   16ad0:	mov	r7, r6
   16ad4:	clz	r2, r2
   16ad8:	lsr	r2, r2, #5
   16adc:	b	162c4 <ftello64@plt+0x4e30>
   16ae0:	sub	r2, fp, #2
   16ae4:	clz	r2, r2
   16ae8:	lsr	r2, r2, #5
   16aec:	b	162b0 <ftello64@plt+0x4e1c>
   16af0:	sub	r2, fp, #2
   16af4:	mov	r6, #0
   16af8:	clz	r2, r2
   16afc:	lsr	r2, r2, #5
   16b00:	b	162b8 <ftello64@plt+0x4e24>
   16b04:	sub	r2, fp, #2
   16b08:	clz	r2, r2
   16b0c:	lsr	r2, r2, #5
   16b10:	b	162b8 <ftello64@plt+0x4e24>
   16b14:	sub	r2, fp, #2
   16b18:	mov	r3, #102	; 0x66
   16b1c:	clz	r2, r2
   16b20:	lsr	r2, r2, #5
   16b24:	b	1649c <ftello64@plt+0x5008>
   16b28:	sub	r2, fp, #2
   16b2c:	mov	r3, #118	; 0x76
   16b30:	clz	r2, r2
   16b34:	lsr	r2, r2, #5
   16b38:	b	1649c <ftello64@plt+0x5008>
   16b3c:	andeq	sp, r2, r8, lsl #30
   16b40:			; <UNDEFINED> instruction: 0x0001cfb8
   16b44:	andeq	ip, r1, ip, lsl #21
   16b48:			; <UNDEFINED> instruction: 0x0001cfb4
   16b4c:	ldr	r3, [sp, #48]	; 0x30
   16b50:	ldrb	r5, [r3]
   16b54:	cmp	r5, #126	; 0x7e
   16b58:	ldrls	pc, [pc, r5, lsl #2]
   16b5c:	b	167c8 <ftello64@plt+0x5334>
   16b60:	andeq	r6, r1, r8, lsr #13
   16b64:	andeq	r6, r1, r8, asr #15
   16b68:	andeq	r6, r1, r8, asr #15
   16b6c:	andeq	r6, r1, r8, asr #15
   16b70:	andeq	r6, r1, r8, asr #15
   16b74:	andeq	r6, r1, r8, asr #15
   16b78:	andeq	r6, r1, r8, asr #15
   16b7c:	andeq	r6, r1, r0, lsr #27
   16b80:	muleq	r1, r8, sp
   16b84:	andeq	r6, r1, r4, ror r6
   16b88:	andeq	r6, r1, ip, lsr r6
   16b8c:	muleq	r1, r4, r6
   16b90:	andeq	r6, r1, ip, ror r6
   16b94:	andeq	r6, r1, ip, lsl #27
   16b98:	andeq	r6, r1, r8, asr #15
   16b9c:	andeq	r6, r1, r8, asr #15
   16ba0:	andeq	r6, r1, r8, asr #15
   16ba4:	andeq	r6, r1, r8, asr #15
   16ba8:	andeq	r6, r1, r8, asr #15
   16bac:	andeq	r6, r1, r8, asr #15
   16bb0:	andeq	r6, r1, r8, asr #15
   16bb4:	andeq	r6, r1, r8, asr #15
   16bb8:	andeq	r6, r1, r8, asr #15
   16bbc:	andeq	r6, r1, r8, asr #15
   16bc0:	andeq	r6, r1, r8, asr #15
   16bc4:	andeq	r6, r1, r8, asr #15
   16bc8:	andeq	r6, r1, r8, asr #15
   16bcc:	andeq	r6, r1, r8, asr #15
   16bd0:	andeq	r6, r1, r8, asr #15
   16bd4:	andeq	r6, r1, r8, asr #15
   16bd8:	andeq	r6, r1, r8, asr #15
   16bdc:	andeq	r6, r1, r8, asr #15
   16be0:	andeq	r6, r1, r4, lsl #27
   16be4:	muleq	r1, ip, r6
   16be8:	muleq	r1, ip, r6
   16bec:	andeq	r6, r1, r8, ror #26
   16bf0:	muleq	r1, ip, r6
   16bf4:	andeq	r6, r1, ip, asr sp
   16bf8:	muleq	r1, ip, r6
   16bfc:	ldrdeq	r6, [r1], -ip
   16c00:	muleq	r1, ip, r6
   16c04:	muleq	r1, ip, r6
   16c08:	muleq	r1, ip, r6
   16c0c:	andeq	r6, r1, ip, asr sp
   16c10:	andeq	r6, r1, ip, asr sp
   16c14:	andeq	r6, r1, ip, asr sp
   16c18:	andeq	r6, r1, ip, asr sp
   16c1c:	andeq	r6, r1, ip, asr sp
   16c20:	andeq	r6, r1, ip, asr sp
   16c24:	andeq	r6, r1, ip, asr sp
   16c28:	andeq	r6, r1, ip, asr sp
   16c2c:	andeq	r6, r1, ip, asr sp
   16c30:	andeq	r6, r1, ip, asr sp
   16c34:	andeq	r6, r1, ip, asr sp
   16c38:	andeq	r6, r1, ip, asr sp
   16c3c:	andeq	r6, r1, ip, asr sp
   16c40:	andeq	r6, r1, ip, asr sp
   16c44:	andeq	r6, r1, ip, asr sp
   16c48:	andeq	r6, r1, ip, asr sp
   16c4c:	muleq	r1, ip, r6
   16c50:	muleq	r1, ip, r6
   16c54:	muleq	r1, ip, r6
   16c58:	muleq	r1, ip, r6
   16c5c:			; <UNDEFINED> instruction: 0x000164b0
   16c60:	andeq	r6, r1, r8, asr #15
   16c64:	andeq	r6, r1, ip, asr sp
   16c68:	andeq	r6, r1, ip, asr sp
   16c6c:	andeq	r6, r1, ip, asr sp
   16c70:	andeq	r6, r1, ip, asr sp
   16c74:	andeq	r6, r1, ip, asr sp
   16c78:	andeq	r6, r1, ip, asr sp
   16c7c:	andeq	r6, r1, ip, asr sp
   16c80:	andeq	r6, r1, ip, asr sp
   16c84:	andeq	r6, r1, ip, asr sp
   16c88:	andeq	r6, r1, ip, asr sp
   16c8c:	andeq	r6, r1, ip, asr sp
   16c90:	andeq	r6, r1, ip, asr sp
   16c94:	andeq	r6, r1, ip, asr sp
   16c98:	andeq	r6, r1, ip, asr sp
   16c9c:	andeq	r6, r1, ip, asr sp
   16ca0:	andeq	r6, r1, ip, asr sp
   16ca4:	andeq	r6, r1, ip, asr sp
   16ca8:	andeq	r6, r1, ip, asr sp
   16cac:	andeq	r6, r1, ip, asr sp
   16cb0:	andeq	r6, r1, ip, asr sp
   16cb4:	andeq	r6, r1, ip, asr sp
   16cb8:	andeq	r6, r1, ip, asr sp
   16cbc:	andeq	r6, r1, ip, asr sp
   16cc0:	andeq	r6, r1, ip, asr sp
   16cc4:	andeq	r6, r1, ip, asr sp
   16cc8:	andeq	r6, r1, ip, asr sp
   16ccc:	muleq	r1, ip, r6
   16cd0:	andeq	r6, r1, r8, ror #8
   16cd4:	andeq	r6, r1, ip, asr sp
   16cd8:	muleq	r1, ip, r6
   16cdc:	andeq	r6, r1, ip, asr sp
   16ce0:	muleq	r1, ip, r6
   16ce4:	andeq	r6, r1, ip, asr sp
   16ce8:	andeq	r6, r1, ip, asr sp
   16cec:	andeq	r6, r1, ip, asr sp
   16cf0:	andeq	r6, r1, ip, asr sp
   16cf4:	andeq	r6, r1, ip, asr sp
   16cf8:	andeq	r6, r1, ip, asr sp
   16cfc:	andeq	r6, r1, ip, asr sp
   16d00:	andeq	r6, r1, ip, asr sp
   16d04:	andeq	r6, r1, ip, asr sp
   16d08:	andeq	r6, r1, ip, asr sp
   16d0c:	andeq	r6, r1, ip, asr sp
   16d10:	andeq	r6, r1, ip, asr sp
   16d14:	andeq	r6, r1, ip, asr sp
   16d18:	andeq	r6, r1, ip, asr sp
   16d1c:	andeq	r6, r1, ip, asr sp
   16d20:	andeq	r6, r1, ip, asr sp
   16d24:	andeq	r6, r1, ip, asr sp
   16d28:	andeq	r6, r1, ip, asr sp
   16d2c:	andeq	r6, r1, ip, asr sp
   16d30:	andeq	r6, r1, ip, asr sp
   16d34:	andeq	r6, r1, ip, asr sp
   16d38:	andeq	r6, r1, ip, asr sp
   16d3c:	andeq	r6, r1, ip, asr sp
   16d40:	andeq	r6, r1, ip, asr sp
   16d44:	andeq	r6, r1, ip, asr sp
   16d48:	andeq	r6, r1, ip, asr sp
   16d4c:	andeq	r6, r1, r0, lsl #5
   16d50:	muleq	r1, ip, r6
   16d54:	andeq	r6, r1, r0, lsl #5
   16d58:	andeq	r6, r1, r8, ror #26
   16d5c:	mov	r6, r7
   16d60:	mov	r7, #0
   16d64:	b	162e0 <ftello64@plt+0x4e4c>
   16d68:	cmp	r9, #0
   16d6c:	mov	r3, #0
   16d70:	beq	167b0 <ftello64@plt+0x531c>
   16d74:	mov	r6, #0
   16d78:	mov	r7, r3
   16d7c:	mov	r3, r6
   16d80:	b	162e4 <ftello64@plt+0x4e50>
   16d84:	mov	r3, #0
   16d88:	b	16790 <ftello64@plt+0x52fc>
   16d8c:	mov	r7, #0
   16d90:	mov	r3, #114	; 0x72
   16d94:	b	165b0 <ftello64@plt+0x511c>
   16d98:	mov	r5, #98	; 0x62
   16d9c:	b	16640 <ftello64@plt+0x51ac>
   16da0:	mov	r5, #97	; 0x61
   16da4:	b	16680 <ftello64@plt+0x51ec>
   16da8:	ldr	r3, [sp, #32]
   16dac:	cmp	r3, #0
   16db0:	bne	171f8 <ftello64@plt+0x5d64>
   16db4:	add	r9, r9, #1
   16db8:	ldr	r3, [sp, #44]	; 0x2c
   16dbc:	mov	r6, #0
   16dc0:	mov	r5, #92	; 0x5c
   16dc4:	b	16578 <ftello64@plt+0x50e4>
   16dc8:	ldr	r3, [sp, #36]	; 0x24
   16dcc:	ldrb	r3, [r3, #1]
   16dd0:	adds	r3, r3, #0
   16dd4:	movne	r3, #1
   16dd8:	b	1629c <ftello64@plt+0x4e08>
   16ddc:	ldr	r3, [sp, #164]	; 0xa4
   16de0:	ands	r3, r3, #4
   16de4:	beq	16e08 <ftello64@plt+0x5974>
   16de8:	ldr	r2, [sp, #24]
   16dec:	add	r3, r9, #2
   16df0:	cmp	r3, r2
   16df4:	bcs	16e08 <ftello64@plt+0x5974>
   16df8:	ldr	r2, [sp, #48]	; 0x30
   16dfc:	ldrb	r5, [r2, #1]
   16e00:	cmp	r5, #63	; 0x3f
   16e04:	beq	1726c <ftello64@plt+0x5dd8>
   16e08:	mov	r2, #0
   16e0c:	mov	r6, r2
   16e10:	mov	r5, #63	; 0x3f
   16e14:	b	162c4 <ftello64@plt+0x4e30>
   16e18:	ldr	r3, [sp, #32]
   16e1c:	cmp	r3, #0
   16e20:	bne	171f8 <ftello64@plt+0x5d64>
   16e24:	mov	r6, r3
   16e28:	mov	r5, #63	; 0x3f
   16e2c:	b	1630c <ftello64@plt+0x4e78>
   16e30:	ldr	r3, [sp, #24]
   16e34:	cmn	r3, #1
   16e38:	mov	r3, #0
   16e3c:	str	r3, [sp, #108]	; 0x6c
   16e40:	str	r3, [sp, #112]	; 0x70
   16e44:	bne	16e54 <ftello64@plt+0x59c0>
   16e48:	ldr	r0, [sp, #36]	; 0x24
   16e4c:	bl	1132c <strlen@plt>
   16e50:	str	r0, [sp, #24]
   16e54:	mov	r3, #0
   16e58:	str	sl, [sp, #88]	; 0x58
   16e5c:	ldr	sl, [sp, #36]	; 0x24
   16e60:	str	r5, [sp, #92]	; 0x5c
   16e64:	mov	r5, r3
   16e68:	str	r7, [sp, #96]	; 0x60
   16e6c:	str	r4, [sp, #100]	; 0x64
   16e70:	str	r8, [sp, #84]	; 0x54
   16e74:	ldr	r3, [sp, #24]
   16e78:	add	r4, r9, r5
   16e7c:	add	r7, sl, r4
   16e80:	sub	r2, r3, r4
   16e84:	mov	r1, r7
   16e88:	add	r3, sp, #108	; 0x6c
   16e8c:	add	r0, sp, #104	; 0x68
   16e90:	bl	19a28 <ftello64@plt+0x8594>
   16e94:	subs	r8, r0, #0
   16e98:	beq	16ee8 <ftello64@plt+0x5a54>
   16e9c:	cmn	r8, #1
   16ea0:	beq	17248 <ftello64@plt+0x5db4>
   16ea4:	cmn	r8, #2
   16ea8:	beq	17368 <ftello64@plt+0x5ed4>
   16eac:	ldr	r3, [sp, #32]
   16eb0:	cmp	fp, #2
   16eb4:	movne	r3, #0
   16eb8:	andeq	r3, r3, #1
   16ebc:	cmp	r3, #0
   16ec0:	bne	17048 <ftello64@plt+0x5bb4>
   16ec4:	ldr	r0, [sp, #104]	; 0x68
   16ec8:	bl	11230 <iswprint@plt>
   16ecc:	add	r5, r5, r8
   16ed0:	cmp	r0, #0
   16ed4:	add	r0, sp, #108	; 0x6c
   16ed8:	moveq	r6, #0
   16edc:	bl	111ac <mbsinit@plt>
   16ee0:	cmp	r0, #0
   16ee4:	beq	16e74 <ftello64@plt+0x59e0>
   16ee8:	ldr	r3, [sp, #28]
   16eec:	mov	ip, r5
   16ef0:	eor	r2, r6, #1
   16ef4:	ldr	r5, [sp, #92]	; 0x5c
   16ef8:	ldr	r7, [sp, #96]	; 0x60
   16efc:	ldr	r4, [sp, #100]	; 0x64
   16f00:	ldr	r8, [sp, #84]	; 0x54
   16f04:	ldr	sl, [sp, #88]	; 0x58
   16f08:	and	r2, r2, r3
   16f0c:	cmp	ip, #1
   16f10:	bls	16810 <ftello64@plt+0x537c>
   16f14:	add	r1, ip, r9
   16f18:	ldr	lr, [sp, #48]	; 0x30
   16f1c:	mov	r0, #0
   16f20:	str	r6, [sp, #48]	; 0x30
   16f24:	mov	ip, #39	; 0x27
   16f28:	ldr	r6, [sp, #44]	; 0x2c
   16f2c:	b	16fe4 <ftello64@plt+0x5b50>
   16f30:	ldr	r0, [sp, #32]
   16f34:	sub	r3, fp, #2
   16f38:	cmp	r0, #0
   16f3c:	clz	r3, r3
   16f40:	lsr	r3, r3, #5
   16f44:	bne	1714c <ftello64@plt+0x5cb8>
   16f48:	eor	r0, r6, #1
   16f4c:	ands	r3, r3, r0
   16f50:	beq	16f80 <ftello64@plt+0x5aec>
   16f54:	add	r0, r4, #1
   16f58:	cmp	sl, r4
   16f5c:	strbhi	ip, [r8, r4]
   16f60:	cmp	sl, r0
   16f64:	movhi	r6, #36	; 0x24
   16f68:	strbhi	r6, [r8, r0]
   16f6c:	add	r0, r4, #2
   16f70:	mov	r6, r3
   16f74:	add	r4, r4, #3
   16f78:	cmp	sl, r0
   16f7c:	strbhi	ip, [r8, r0]
   16f80:	cmp	sl, r4
   16f84:	movhi	r3, #92	; 0x5c
   16f88:	strbhi	r3, [r8, r4]
   16f8c:	add	r3, r4, #1
   16f90:	cmp	sl, r3
   16f94:	lsrhi	r0, r5, #6
   16f98:	addhi	r0, r0, #48	; 0x30
   16f9c:	strbhi	r0, [r8, r3]
   16fa0:	add	r0, r4, #2
   16fa4:	cmp	sl, r0
   16fa8:	lsrhi	r3, r5, #3
   16fac:	andhi	r3, r3, #7
   16fb0:	addhi	r3, r3, #48	; 0x30
   16fb4:	add	r9, r9, #1
   16fb8:	strbhi	r3, [r8, r0]
   16fbc:	and	r5, r5, #7
   16fc0:	cmp	r9, r1
   16fc4:	add	r5, r5, #48	; 0x30
   16fc8:	add	r4, r4, #3
   16fcc:	bcs	1716c <ftello64@plt+0x5cd8>
   16fd0:	mov	r0, r2
   16fd4:	cmp	sl, r4
   16fd8:	strbhi	r5, [r8, r4]
   16fdc:	ldrb	r5, [lr, #1]!
   16fe0:	add	r4, r4, #1
   16fe4:	cmp	r2, #0
   16fe8:	bne	16f30 <ftello64@plt+0x5a9c>
   16fec:	eor	r3, r0, #1
   16ff0:	and	r3, r3, r6
   16ff4:	cmp	r7, #0
   16ff8:	uxtb	r3, r3
   16ffc:	beq	17010 <ftello64@plt+0x5b7c>
   17000:	cmp	sl, r4
   17004:	movhi	r7, #92	; 0x5c
   17008:	strbhi	r7, [r8, r4]
   1700c:	add	r4, r4, #1
   17010:	add	r9, r9, #1
   17014:	cmp	r9, r1
   17018:	bcs	17160 <ftello64@plt+0x5ccc>
   1701c:	cmp	r3, #0
   17020:	beq	1718c <ftello64@plt+0x5cf8>
   17024:	cmp	sl, r4
   17028:	add	r3, r4, #1
   1702c:	strbhi	ip, [r8, r4]
   17030:	mov	r7, #0
   17034:	cmp	sl, r3
   17038:	strbhi	ip, [r8, r3]
   1703c:	add	r4, r4, #2
   17040:	mov	r6, r7
   17044:	b	16fd4 <ftello64@plt+0x5b40>
   17048:	cmp	r8, #1
   1704c:	beq	16ec4 <ftello64@plt+0x5a30>
   17050:	add	r1, r4, #1
   17054:	add	r3, sl, r8
   17058:	add	r1, sl, r1
   1705c:	add	r4, r3, r4
   17060:	ldrb	r3, [r1], #1
   17064:	sub	r3, r3, #91	; 0x5b
   17068:	cmp	r3, #33	; 0x21
   1706c:	ldrls	pc, [pc, r3, lsl #2]
   17070:	b	170fc <ftello64@plt+0x5c68>
   17074:	andeq	r7, r1, r8, lsl #2
   17078:	andeq	r7, r1, r8, lsl #2
   1707c:	strdeq	r7, [r1], -ip
   17080:	andeq	r7, r1, r8, lsl #2
   17084:	strdeq	r7, [r1], -ip
   17088:	andeq	r7, r1, r8, lsl #2
   1708c:	strdeq	r7, [r1], -ip
   17090:	strdeq	r7, [r1], -ip
   17094:	strdeq	r7, [r1], -ip
   17098:	strdeq	r7, [r1], -ip
   1709c:	strdeq	r7, [r1], -ip
   170a0:	strdeq	r7, [r1], -ip
   170a4:	strdeq	r7, [r1], -ip
   170a8:	strdeq	r7, [r1], -ip
   170ac:	strdeq	r7, [r1], -ip
   170b0:	strdeq	r7, [r1], -ip
   170b4:	strdeq	r7, [r1], -ip
   170b8:	strdeq	r7, [r1], -ip
   170bc:	strdeq	r7, [r1], -ip
   170c0:	strdeq	r7, [r1], -ip
   170c4:	strdeq	r7, [r1], -ip
   170c8:	strdeq	r7, [r1], -ip
   170cc:	strdeq	r7, [r1], -ip
   170d0:	strdeq	r7, [r1], -ip
   170d4:	strdeq	r7, [r1], -ip
   170d8:	strdeq	r7, [r1], -ip
   170dc:	strdeq	r7, [r1], -ip
   170e0:	strdeq	r7, [r1], -ip
   170e4:	strdeq	r7, [r1], -ip
   170e8:	strdeq	r7, [r1], -ip
   170ec:	strdeq	r7, [r1], -ip
   170f0:	strdeq	r7, [r1], -ip
   170f4:	strdeq	r7, [r1], -ip
   170f8:	andeq	r7, r1, r8, lsl #2
   170fc:	cmp	r4, r1
   17100:	bne	17060 <ftello64@plt+0x5bcc>
   17104:	b	16ec4 <ftello64@plt+0x5a30>
   17108:	ldr	fp, [sp, #84]	; 0x54
   1710c:	ldr	sl, [sp, #88]	; 0x58
   17110:	mov	r8, #2
   17114:	b	165d0 <ftello64@plt+0x513c>
   17118:	cmp	sl, r4
   1711c:	movls	r1, r4
   17120:	bls	16720 <ftello64@plt+0x528c>
   17124:	ldr	r3, [sp, #44]	; 0x2c
   17128:	b	16710 <ftello64@plt+0x527c>
   1712c:	str	sl, [sp, #72]	; 0x48
   17130:	ldr	sl, [sp, #32]
   17134:	b	16548 <ftello64@plt+0x50b4>
   17138:	add	r9, r9, #1
   1713c:	b	15e3c <ftello64@plt+0x49a8>
   17140:	ldr	r2, [sp, #28]
   17144:	mov	r6, #0
   17148:	b	16f14 <ftello64@plt+0x5a80>
   1714c:	str	fp, [sp, #160]	; 0xa0
   17150:	str	r3, [sp, #28]
   17154:	mov	fp, r8
   17158:	ldr	r8, [sp, #160]	; 0xa0
   1715c:	b	165d0 <ftello64@plt+0x513c>
   17160:	str	r6, [sp, #44]	; 0x2c
   17164:	ldr	r6, [sp, #48]	; 0x30
   17168:	b	16578 <ftello64@plt+0x50e4>
   1716c:	str	r6, [sp, #44]	; 0x2c
   17170:	ldr	r6, [sp, #48]	; 0x30
   17174:	b	16384 <ftello64@plt+0x4ef0>
   17178:	add	r4, r4, #4
   1717c:	str	r3, [sp, #44]	; 0x2c
   17180:	mov	r6, #0
   17184:	mov	r5, #48	; 0x30
   17188:	b	1630c <ftello64@plt+0x4e78>
   1718c:	mov	r7, r3
   17190:	b	16fd4 <ftello64@plt+0x5b40>
   17194:	ldr	r3, [pc, #-1624]	; 16b44 <ftello64@plt+0x56b0>
   17198:	mov	r4, #1
   1719c:	str	r4, [sp, #40]	; 0x28
   171a0:	str	r4, [sp, #28]
   171a4:	str	r4, [sp, #52]	; 0x34
   171a8:	str	sl, [sp, #72]	; 0x48
   171ac:	str	sl, [sp, #68]	; 0x44
   171b0:	str	sl, [sp, #44]	; 0x2c
   171b4:	str	sl, [sp, #32]
   171b8:	str	r3, [sp, #60]	; 0x3c
   171bc:	b	15e2c <ftello64@plt+0x4998>
   171c0:	mov	r3, r6
   171c4:	mov	r5, #48	; 0x30
   171c8:	mov	r6, #0
   171cc:	b	1630c <ftello64@plt+0x4e78>
   171d0:	cmp	sl, r4
   171d4:	movhi	r3, #48	; 0x30
   171d8:	strbhi	r3, [r8, r4]
   171dc:	add	r3, r1, #2
   171e0:	cmp	sl, r3
   171e4:	movhi	r0, #48	; 0x30
   171e8:	strbhi	r0, [r8, r3]
   171ec:	add	r4, r1, #3
   171f0:	mov	r5, #48	; 0x30
   171f4:	b	16754 <ftello64@plt+0x52c0>
   171f8:	str	fp, [sp, #160]	; 0xa0
   171fc:	mov	fp, r8
   17200:	ldr	r8, [sp, #160]	; 0xa0
   17204:	b	165d0 <ftello64@plt+0x513c>
   17208:	ldr	r2, [sp, #80]	; 0x50
   1720c:	ldrb	r3, [r2]
   17210:	cmp	r3, #0
   17214:	beq	15dfc <ftello64@plt+0x4968>
   17218:	cmp	sl, r4
   1721c:	strbhi	r3, [fp, r4]
   17220:	ldrb	r3, [r2, #1]!
   17224:	add	r4, r4, #1
   17228:	cmp	r3, #0
   1722c:	bne	17218 <ftello64@plt+0x5d84>
   17230:	b	15dfc <ftello64@plt+0x4968>
   17234:	str	fp, [sp, #160]	; 0xa0
   17238:	mov	r3, #0
   1723c:	mov	fp, r8
   17240:	ldr	r8, [sp, #160]	; 0xa0
   17244:	b	16664 <ftello64@plt+0x51d0>
   17248:	mov	ip, r5
   1724c:	ldr	r7, [sp, #96]	; 0x60
   17250:	ldr	r5, [sp, #92]	; 0x5c
   17254:	ldr	r4, [sp, #100]	; 0x64
   17258:	ldr	r8, [sp, #84]	; 0x54
   1725c:	ldr	sl, [sp, #88]	; 0x58
   17260:	ldr	r2, [sp, #28]
   17264:	mov	r6, #0
   17268:	b	16f0c <ftello64@plt+0x5a78>
   1726c:	ldr	r2, [sp, #36]	; 0x24
   17270:	ldrb	r1, [r2, r3]
   17274:	sub	r2, r1, #33	; 0x21
   17278:	cmp	r2, #29
   1727c:	ldrls	pc, [pc, r2, lsl #2]
   17280:	b	1735c <ftello64@plt+0x5ec8>
   17284:	strdeq	r7, [r1], -ip
   17288:	andeq	r7, r1, ip, asr r3
   1728c:	andeq	r7, r1, ip, asr r3
   17290:	andeq	r7, r1, ip, asr r3
   17294:	andeq	r7, r1, ip, asr r3
   17298:	andeq	r7, r1, ip, asr r3
   1729c:	strdeq	r7, [r1], -ip
   172a0:	strdeq	r7, [r1], -ip
   172a4:	strdeq	r7, [r1], -ip
   172a8:	andeq	r7, r1, ip, asr r3
   172ac:	andeq	r7, r1, ip, asr r3
   172b0:	andeq	r7, r1, ip, asr r3
   172b4:	strdeq	r7, [r1], -ip
   172b8:	andeq	r7, r1, ip, asr r3
   172bc:	strdeq	r7, [r1], -ip
   172c0:	andeq	r7, r1, ip, asr r3
   172c4:	andeq	r7, r1, ip, asr r3
   172c8:	andeq	r7, r1, ip, asr r3
   172cc:	andeq	r7, r1, ip, asr r3
   172d0:	andeq	r7, r1, ip, asr r3
   172d4:	andeq	r7, r1, ip, asr r3
   172d8:	andeq	r7, r1, ip, asr r3
   172dc:	andeq	r7, r1, ip, asr r3
   172e0:	andeq	r7, r1, ip, asr r3
   172e4:	andeq	r7, r1, ip, asr r3
   172e8:	andeq	r7, r1, ip, asr r3
   172ec:	andeq	r7, r1, ip, asr r3
   172f0:	strdeq	r7, [r1], -ip
   172f4:	strdeq	r7, [r1], -ip
   172f8:	strdeq	r7, [r1], -ip
   172fc:	ldr	r2, [sp, #32]
   17300:	cmp	r2, #0
   17304:	bne	17408 <ftello64@plt+0x5f74>
   17308:	cmp	sl, r4
   1730c:	movhi	r2, #63	; 0x3f
   17310:	strbhi	r2, [r8, r4]
   17314:	add	r2, r4, #1
   17318:	cmp	sl, r2
   1731c:	movhi	r0, #34	; 0x22
   17320:	strbhi	r0, [r8, r2]
   17324:	add	r2, r4, #2
   17328:	cmp	sl, r2
   1732c:	movhi	r0, #34	; 0x22
   17330:	strbhi	r0, [r8, r2]
   17334:	add	r2, r4, #3
   17338:	cmp	sl, r2
   1733c:	movhi	r0, #63	; 0x3f
   17340:	strbhi	r0, [r8, r2]
   17344:	mov	r2, #0
   17348:	add	r4, r4, #4
   1734c:	mov	r5, r1
   17350:	mov	r9, r3
   17354:	mov	r6, r2
   17358:	b	16754 <ftello64@plt+0x52c0>
   1735c:	mov	r2, #0
   17360:	mov	r6, r2
   17364:	b	162c4 <ftello64@plt+0x4e30>
   17368:	ldr	r0, [sp, #24]
   1736c:	mov	r1, r4
   17370:	cmp	r1, r0
   17374:	mov	r2, r7
   17378:	mov	r3, r5
   1737c:	mov	ip, r5
   17380:	ldr	r7, [sp, #96]	; 0x60
   17384:	ldr	r5, [sp, #92]	; 0x5c
   17388:	ldr	r4, [sp, #100]	; 0x64
   1738c:	ldr	r8, [sp, #84]	; 0x54
   17390:	ldr	sl, [sp, #88]	; 0x58
   17394:	bcs	173c8 <ftello64@plt+0x5f34>
   17398:	ldrb	r6, [r2]
   1739c:	cmp	r6, #0
   173a0:	bne	173b4 <ftello64@plt+0x5f20>
   173a4:	b	174e4 <ftello64@plt+0x6050>
   173a8:	ldrb	r6, [r2, #1]!
   173ac:	cmp	r6, #0
   173b0:	beq	1746c <ftello64@plt+0x5fd8>
   173b4:	add	r3, r3, #1
   173b8:	add	r1, r9, r3
   173bc:	cmp	r1, r0
   173c0:	bcc	173a8 <ftello64@plt+0x5f14>
   173c4:	mov	ip, r3
   173c8:	ldr	r2, [sp, #28]
   173cc:	mov	r6, #0
   173d0:	b	16f0c <ftello64@plt+0x5a78>
   173d4:	mov	r3, #1
   173d8:	str	r3, [sp, #40]	; 0x28
   173dc:	str	r3, [sp, #32]
   173e0:	str	r3, [sp, #28]
   173e4:	str	r3, [sp, #52]	; 0x34
   173e8:	ldr	r3, [pc, #-2220]	; 16b44 <ftello64@plt+0x56b0>
   173ec:	mov	r2, #0
   173f0:	str	r2, [sp, #68]	; 0x44
   173f4:	str	r2, [sp, #44]	; 0x2c
   173f8:	str	r2, [sp, #72]	; 0x48
   173fc:	mov	r4, r2
   17400:	str	r3, [sp, #60]	; 0x3c
   17404:	b	15e2c <ftello64@plt+0x4998>
   17408:	str	fp, [sp, #160]	; 0xa0
   1740c:	mov	fp, r8
   17410:	ldr	r8, [sp, #160]	; 0xa0
   17414:	b	165dc <ftello64@plt+0x5148>
   17418:	mov	r2, r3
   1741c:	ldr	r3, [sp, #60]	; 0x3c
   17420:	cmp	r3, #0
   17424:	moveq	r2, #0
   17428:	andne	r2, r2, #1
   1742c:	cmp	r2, #0
   17430:	beq	1745c <ftello64@plt+0x5fc8>
   17434:	mov	r2, r3
   17438:	ldrb	r3, [r3]
   1743c:	cmp	r3, #0
   17440:	beq	1745c <ftello64@plt+0x5fc8>
   17444:	cmp	sl, r4
   17448:	strbhi	r3, [fp, r4]
   1744c:	ldrb	r3, [r2, #1]!
   17450:	add	r4, r4, #1
   17454:	cmp	r3, #0
   17458:	bne	17444 <ftello64@plt+0x5fb0>
   1745c:	cmp	sl, r4
   17460:	movhi	r3, #0
   17464:	strbhi	r3, [fp, r4]
   17468:	b	1661c <ftello64@plt+0x5188>
   1746c:	mov	ip, r3
   17470:	ldr	r2, [sp, #28]
   17474:	b	16f0c <ftello64@plt+0x5a78>
   17478:	str	fp, [sp, #160]	; 0xa0
   1747c:	mov	fp, r8
   17480:	ldr	r8, [sp, #160]	; 0xa0
   17484:	sub	r3, r8, #2
   17488:	clz	r3, r3
   1748c:	lsr	r3, r3, #5
   17490:	str	r3, [sp, #28]
   17494:	b	165d0 <ftello64@plt+0x513c>
   17498:	ldr	r3, [sp, #76]	; 0x4c
   1749c:	mov	ip, #5
   174a0:	str	r3, [sp, #16]
   174a4:	ldr	r3, [sp, #80]	; 0x50
   174a8:	ldr	r2, [sp, #36]	; 0x24
   174ac:	str	r3, [sp, #12]
   174b0:	ldr	r3, [sp, #56]	; 0x38
   174b4:	ldr	r1, [sp, #72]	; 0x48
   174b8:	str	r3, [sp, #8]
   174bc:	ldr	r3, [sp, #164]	; 0xa4
   174c0:	mov	r0, fp
   174c4:	str	r3, [sp, #4]
   174c8:	str	ip, [sp]
   174cc:	ldr	r3, [sp, #24]
   174d0:	bl	15d34 <ftello64@plt+0x48a0>
   174d4:	mov	r4, r0
   174d8:	b	1661c <ftello64@plt+0x5188>
   174dc:	mov	r8, #2
   174e0:	b	165d0 <ftello64@plt+0x513c>
   174e4:	ldr	r2, [sp, #28]
   174e8:	b	16f0c <ftello64@plt+0x5a78>
   174ec:	mov	r3, #0
   174f0:	str	r3, [sp, #68]	; 0x44
   174f4:	str	r3, [sp, #44]	; 0x2c
   174f8:	str	r3, [sp, #72]	; 0x48
   174fc:	str	r3, [sp, #28]
   17500:	mov	r4, r3
   17504:	ldr	r3, [pc, #-2500]	; 16b48 <ftello64@plt+0x56b4>
   17508:	mov	r2, #1
   1750c:	str	r2, [sp, #40]	; 0x28
   17510:	str	r2, [sp, #32]
   17514:	str	r2, [sp, #52]	; 0x34
   17518:	str	r3, [sp, #60]	; 0x3c
   1751c:	b	15e2c <ftello64@plt+0x4998>
   17520:	bl	111f4 <__stack_chk_fail@plt>
   17524:	mov	r5, r3
   17528:	mov	r6, #0
   1752c:	b	16320 <ftello64@plt+0x4e8c>
   17530:	mov	r3, #0
   17534:	mov	r2, #1
   17538:	str	r3, [sp, #44]	; 0x2c
   1753c:	str	r3, [sp, #72]	; 0x48
   17540:	str	r2, [sp, #40]	; 0x28
   17544:	b	1643c <ftello64@plt+0x4fa8>
   17548:	bl	11470 <abort@plt>
   1754c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17550:	sub	sp, sp, #44	; 0x2c
   17554:	mov	r6, r0
   17558:	mov	r4, r3
   1755c:	mov	sl, r1
   17560:	mov	fp, r2
   17564:	bl	1135c <__errno_location@plt>
   17568:	ldr	r7, [pc, #364]	; 176dc <ftello64@plt+0x6248>
   1756c:	cmp	r6, #0
   17570:	ldr	r5, [r7]
   17574:	ldr	r3, [r0]
   17578:	str	r3, [sp, #24]
   1757c:	blt	176d8 <ftello64@plt+0x6244>
   17580:	ldr	r3, [r7, #4]
   17584:	mov	r8, r0
   17588:	cmp	r3, r6
   1758c:	bgt	175d8 <ftello64@plt+0x6144>
   17590:	cmn	r6, #-268435454	; 0xf0000002
   17594:	bgt	176d4 <ftello64@plt+0x6240>
   17598:	add	r9, r6, #1
   1759c:	add	r3, r7, #8
   175a0:	cmp	r5, r3
   175a4:	lsl	r1, r9, #3
   175a8:	beq	176b4 <ftello64@plt+0x6220>
   175ac:	mov	r0, r5
   175b0:	bl	18ad4 <ftello64@plt+0x7640>
   175b4:	mov	r5, r0
   175b8:	str	r0, [r7]
   175bc:	ldr	r0, [r7, #4]
   175c0:	mov	r1, #0
   175c4:	sub	r2, r9, r0
   175c8:	add	r0, r5, r0, lsl #3
   175cc:	lsl	r2, r2, #3
   175d0:	bl	1138c <memset@plt>
   175d4:	str	r9, [r7, #4]
   175d8:	add	r3, r5, r6, lsl #3
   175dc:	ldr	r1, [r4, #4]
   175e0:	ldr	r7, [r3, #4]
   175e4:	ldr	r9, [r5, r6, lsl #3]
   175e8:	ldr	r2, [r4, #40]	; 0x28
   175ec:	ldr	ip, [r4, #44]	; 0x2c
   175f0:	str	r3, [sp, #28]
   175f4:	ldr	r3, [r4]
   175f8:	orr	r1, r1, #1
   175fc:	add	lr, r4, #8
   17600:	str	r1, [sp, #36]	; 0x24
   17604:	str	r1, [sp, #4]
   17608:	str	r2, [sp, #12]
   1760c:	str	r3, [sp]
   17610:	mov	r0, r7
   17614:	mov	r1, r9
   17618:	str	ip, [sp, #16]
   1761c:	str	lr, [sp, #8]
   17620:	mov	r3, fp
   17624:	mov	r2, sl
   17628:	str	lr, [sp, #32]
   1762c:	bl	15d34 <ftello64@plt+0x48a0>
   17630:	cmp	r9, r0
   17634:	bhi	176a0 <ftello64@plt+0x620c>
   17638:	ldr	r3, [pc, #160]	; 176e0 <ftello64@plt+0x624c>
   1763c:	add	r9, r0, #1
   17640:	cmp	r7, r3
   17644:	str	r9, [r5, r6, lsl #3]
   17648:	beq	17654 <ftello64@plt+0x61c0>
   1764c:	mov	r0, r7
   17650:	bl	1117c <free@plt>
   17654:	mov	r0, r9
   17658:	bl	18a78 <ftello64@plt+0x75e4>
   1765c:	ldr	lr, [sp, #28]
   17660:	ldr	ip, [r4, #44]	; 0x2c
   17664:	ldr	r5, [r4, #40]	; 0x28
   17668:	mov	r3, fp
   1766c:	mov	r2, sl
   17670:	mov	r1, r9
   17674:	str	r0, [lr, #4]
   17678:	ldr	lr, [r4]
   1767c:	ldr	r4, [sp, #32]
   17680:	str	ip, [sp, #16]
   17684:	str	r4, [sp, #8]
   17688:	ldr	r4, [sp, #36]	; 0x24
   1768c:	str	r5, [sp, #12]
   17690:	str	r4, [sp, #4]
   17694:	str	lr, [sp]
   17698:	mov	r7, r0
   1769c:	bl	15d34 <ftello64@plt+0x48a0>
   176a0:	ldr	r3, [sp, #24]
   176a4:	mov	r0, r7
   176a8:	str	r3, [r8]
   176ac:	add	sp, sp, #44	; 0x2c
   176b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   176b4:	mov	r0, #0
   176b8:	bl	18ad4 <ftello64@plt+0x7640>
   176bc:	ldr	r3, [pc, #32]	; 176e4 <ftello64@plt+0x6250>
   176c0:	mov	r5, r0
   176c4:	ldm	r3, {r0, r1}
   176c8:	str	r5, [r7]
   176cc:	stm	r5, {r0, r1}
   176d0:	b	175bc <ftello64@plt+0x6128>
   176d4:	bl	18cc0 <ftello64@plt+0x782c>
   176d8:	bl	11470 <abort@plt>
   176dc:	andeq	lr, r2, r8, ror #2
   176e0:	andeq	lr, r2, r4, ror #15
   176e4:	andeq	lr, r2, r0, ror r1
   176e8:	push	{r4, r5, r6, lr}
   176ec:	mov	r5, r0
   176f0:	bl	1135c <__errno_location@plt>
   176f4:	cmp	r5, #0
   176f8:	mov	r1, #48	; 0x30
   176fc:	mov	r4, r0
   17700:	ldr	r0, [pc, #16]	; 17718 <ftello64@plt+0x6284>
   17704:	ldr	r6, [r4]
   17708:	movne	r0, r5
   1770c:	bl	18c80 <ftello64@plt+0x77ec>
   17710:	str	r6, [r4]
   17714:	pop	{r4, r5, r6, pc}
   17718:	andeq	lr, r2, r4, ror #17
   1771c:	ldr	r3, [pc, #12]	; 17730 <ftello64@plt+0x629c>
   17720:	cmp	r0, #0
   17724:	moveq	r0, r3
   17728:	ldr	r0, [r0]
   1772c:	bx	lr
   17730:	andeq	lr, r2, r4, ror #17
   17734:	ldr	r3, [pc, #12]	; 17748 <ftello64@plt+0x62b4>
   17738:	cmp	r0, #0
   1773c:	moveq	r0, r3
   17740:	str	r1, [r0]
   17744:	bx	lr
   17748:	andeq	lr, r2, r4, ror #17
   1774c:	ldr	r3, [pc, #52]	; 17788 <ftello64@plt+0x62f4>
   17750:	cmp	r0, #0
   17754:	moveq	r0, r3
   17758:	add	r3, r0, #8
   1775c:	push	{lr}		; (str lr, [sp, #-4]!)
   17760:	lsr	lr, r1, #5
   17764:	and	r1, r1, #31
   17768:	ldr	ip, [r3, lr, lsl #2]
   1776c:	lsr	r0, ip, r1
   17770:	eor	r2, r2, r0
   17774:	and	r2, r2, #1
   17778:	and	r0, r0, #1
   1777c:	eor	r1, ip, r2, lsl r1
   17780:	str	r1, [r3, lr, lsl #2]
   17784:	pop	{pc}		; (ldr pc, [sp], #4)
   17788:	andeq	lr, r2, r4, ror #17
   1778c:	ldr	r3, [pc, #16]	; 177a4 <ftello64@plt+0x6310>
   17790:	cmp	r0, #0
   17794:	movne	r3, r0
   17798:	ldr	r0, [r3, #4]
   1779c:	str	r1, [r3, #4]
   177a0:	bx	lr
   177a4:	andeq	lr, r2, r4, ror #17
   177a8:	ldr	r3, [pc, #44]	; 177dc <ftello64@plt+0x6348>
   177ac:	cmp	r0, #0
   177b0:	moveq	r0, r3
   177b4:	mov	ip, #10
   177b8:	cmp	r2, #0
   177bc:	cmpne	r1, #0
   177c0:	str	ip, [r0]
   177c4:	beq	177d4 <ftello64@plt+0x6340>
   177c8:	str	r1, [r0, #40]	; 0x28
   177cc:	str	r2, [r0, #44]	; 0x2c
   177d0:	bx	lr
   177d4:	push	{r4, lr}
   177d8:	bl	11470 <abort@plt>
   177dc:	andeq	lr, r2, r4, ror #17
   177e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   177e4:	sub	sp, sp, #24
   177e8:	ldr	ip, [pc, #108]	; 1785c <ftello64@plt+0x63c8>
   177ec:	ldr	r4, [sp, #56]	; 0x38
   177f0:	mov	r9, r2
   177f4:	cmp	r4, #0
   177f8:	moveq	r4, ip
   177fc:	mov	sl, r3
   17800:	mov	r7, r0
   17804:	mov	r8, r1
   17808:	bl	1135c <__errno_location@plt>
   1780c:	ldr	r3, [r4, #44]	; 0x2c
   17810:	mov	r1, r8
   17814:	ldr	r6, [r0]
   17818:	str	r3, [sp, #16]
   1781c:	ldr	r2, [r4, #40]	; 0x28
   17820:	add	r3, r4, #8
   17824:	str	r3, [sp, #8]
   17828:	str	r2, [sp, #12]
   1782c:	ldr	r2, [r4, #4]
   17830:	mov	r5, r0
   17834:	str	r2, [sp, #4]
   17838:	ldr	ip, [r4]
   1783c:	mov	r3, sl
   17840:	mov	r2, r9
   17844:	mov	r0, r7
   17848:	str	ip, [sp]
   1784c:	bl	15d34 <ftello64@plt+0x48a0>
   17850:	str	r6, [r5]
   17854:	add	sp, sp, #24
   17858:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1785c:	andeq	lr, r2, r4, ror #17
   17860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17864:	cmp	r3, #0
   17868:	sub	sp, sp, #44	; 0x2c
   1786c:	ldr	r4, [pc, #192]	; 17934 <ftello64@plt+0x64a0>
   17870:	mov	r6, r2
   17874:	movne	r4, r3
   17878:	mov	r9, r1
   1787c:	mov	r8, r0
   17880:	bl	1135c <__errno_location@plt>
   17884:	ldr	r3, [r4, #44]	; 0x2c
   17888:	ldr	r5, [r4, #4]
   1788c:	add	sl, r4, #8
   17890:	cmp	r6, #0
   17894:	orreq	r5, r5, #1
   17898:	mov	r1, #0
   1789c:	ldr	r2, [r0]
   178a0:	str	r3, [sp, #16]
   178a4:	ldr	r3, [r4, #40]	; 0x28
   178a8:	stmib	sp, {r5, sl}
   178ac:	str	r3, [sp, #12]
   178b0:	ldr	r3, [r4]
   178b4:	mov	r7, r0
   178b8:	str	r2, [sp, #28]
   178bc:	str	r3, [sp]
   178c0:	mov	r2, r8
   178c4:	mov	r3, r9
   178c8:	mov	r0, r1
   178cc:	bl	15d34 <ftello64@plt+0x48a0>
   178d0:	add	r1, r0, #1
   178d4:	mov	fp, r0
   178d8:	mov	r0, r1
   178dc:	str	r1, [sp, #36]	; 0x24
   178e0:	bl	18a78 <ftello64@plt+0x75e4>
   178e4:	ldr	r3, [r4, #44]	; 0x2c
   178e8:	mov	r2, r8
   178ec:	str	r3, [sp, #16]
   178f0:	ldr	r3, [r4, #40]	; 0x28
   178f4:	str	r5, [sp, #4]
   178f8:	str	r3, [sp, #12]
   178fc:	str	sl, [sp, #8]
   17900:	ldr	ip, [r4]
   17904:	ldr	r1, [sp, #36]	; 0x24
   17908:	mov	r3, r9
   1790c:	str	ip, [sp]
   17910:	str	r0, [sp, #32]
   17914:	bl	15d34 <ftello64@plt+0x48a0>
   17918:	ldr	r2, [sp, #28]
   1791c:	cmp	r6, #0
   17920:	str	r2, [r7]
   17924:	ldr	r0, [sp, #32]
   17928:	strne	fp, [r6]
   1792c:	add	sp, sp, #44	; 0x2c
   17930:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17934:	andeq	lr, r2, r4, ror #17
   17938:	mov	r3, r2
   1793c:	mov	r2, #0
   17940:	b	17860 <ftello64@plt+0x63cc>
   17944:	push	{r4, r5, r6, r7, r8, lr}
   17948:	ldr	r6, [pc, #112]	; 179c0 <ftello64@plt+0x652c>
   1794c:	ldr	r3, [r6, #4]
   17950:	ldr	r7, [r6]
   17954:	cmp	r3, #1
   17958:	ble	1797c <ftello64@plt+0x64e8>
   1795c:	sub	r5, r7, #8
   17960:	add	r5, r5, r3, lsl #3
   17964:	mov	r4, r7
   17968:	ldr	r0, [r4, #12]
   1796c:	add	r4, r4, #8
   17970:	bl	1117c <free@plt>
   17974:	cmp	r4, r5
   17978:	bne	17968 <ftello64@plt+0x64d4>
   1797c:	ldr	r0, [r7, #4]
   17980:	ldr	r4, [pc, #60]	; 179c4 <ftello64@plt+0x6530>
   17984:	cmp	r0, r4
   17988:	beq	1799c <ftello64@plt+0x6508>
   1798c:	bl	1117c <free@plt>
   17990:	mov	r3, #256	; 0x100
   17994:	str	r4, [r6, #12]
   17998:	str	r3, [r6, #8]
   1799c:	ldr	r4, [pc, #36]	; 179c8 <ftello64@plt+0x6534>
   179a0:	cmp	r7, r4
   179a4:	beq	179b4 <ftello64@plt+0x6520>
   179a8:	mov	r0, r7
   179ac:	bl	1117c <free@plt>
   179b0:	str	r4, [r6]
   179b4:	mov	r3, #1
   179b8:	str	r3, [r6, #4]
   179bc:	pop	{r4, r5, r6, r7, r8, pc}
   179c0:	andeq	lr, r2, r8, ror #2
   179c4:	andeq	lr, r2, r4, ror #15
   179c8:	andeq	lr, r2, r0, ror r1
   179cc:	ldr	r3, [pc, #4]	; 179d8 <ftello64@plt+0x6544>
   179d0:	mvn	r2, #0
   179d4:	b	1754c <ftello64@plt+0x60b8>
   179d8:	andeq	lr, r2, r4, ror #17
   179dc:	ldr	r3, [pc]	; 179e4 <ftello64@plt+0x6550>
   179e0:	b	1754c <ftello64@plt+0x60b8>
   179e4:	andeq	lr, r2, r4, ror #17
   179e8:	mov	r1, r0
   179ec:	ldr	r3, [pc, #8]	; 179fc <ftello64@plt+0x6568>
   179f0:	mvn	r2, #0
   179f4:	mov	r0, #0
   179f8:	b	1754c <ftello64@plt+0x60b8>
   179fc:	andeq	lr, r2, r4, ror #17
   17a00:	mov	r2, r1
   17a04:	ldr	r3, [pc, #8]	; 17a14 <ftello64@plt+0x6580>
   17a08:	mov	r1, r0
   17a0c:	mov	r0, #0
   17a10:	b	1754c <ftello64@plt+0x60b8>
   17a14:	andeq	lr, r2, r4, ror #17
   17a18:	push	{r4, r5, r6, lr}
   17a1c:	sub	sp, sp, #56	; 0x38
   17a20:	ldr	r4, [pc, #68]	; 17a6c <ftello64@plt+0x65d8>
   17a24:	mov	r6, r2
   17a28:	mov	r5, r0
   17a2c:	ldr	r3, [r4]
   17a30:	add	r0, sp, #4
   17a34:	str	r3, [sp, #52]	; 0x34
   17a38:	bl	15bc4 <ftello64@plt+0x4730>
   17a3c:	add	r3, sp, #4
   17a40:	mvn	r2, #0
   17a44:	mov	r1, r6
   17a48:	mov	r0, r5
   17a4c:	bl	1754c <ftello64@plt+0x60b8>
   17a50:	ldr	r2, [sp, #52]	; 0x34
   17a54:	ldr	r3, [r4]
   17a58:	cmp	r2, r3
   17a5c:	bne	17a68 <ftello64@plt+0x65d4>
   17a60:	add	sp, sp, #56	; 0x38
   17a64:	pop	{r4, r5, r6, pc}
   17a68:	bl	111f4 <__stack_chk_fail@plt>
   17a6c:	andeq	sp, r2, r8, lsl #30
   17a70:	push	{r4, r5, r6, r7, lr}
   17a74:	sub	sp, sp, #60	; 0x3c
   17a78:	ldr	r4, [pc, #72]	; 17ac8 <ftello64@plt+0x6634>
   17a7c:	mov	r6, r2
   17a80:	mov	r7, r3
   17a84:	ldr	ip, [r4]
   17a88:	mov	r5, r0
   17a8c:	add	r0, sp, #4
   17a90:	str	ip, [sp, #52]	; 0x34
   17a94:	bl	15bc4 <ftello64@plt+0x4730>
   17a98:	add	r3, sp, #4
   17a9c:	mov	r2, r7
   17aa0:	mov	r1, r6
   17aa4:	mov	r0, r5
   17aa8:	bl	1754c <ftello64@plt+0x60b8>
   17aac:	ldr	r2, [sp, #52]	; 0x34
   17ab0:	ldr	r3, [r4]
   17ab4:	cmp	r2, r3
   17ab8:	bne	17ac4 <ftello64@plt+0x6630>
   17abc:	add	sp, sp, #60	; 0x3c
   17ac0:	pop	{r4, r5, r6, r7, pc}
   17ac4:	bl	111f4 <__stack_chk_fail@plt>
   17ac8:	andeq	sp, r2, r8, lsl #30
   17acc:	mov	r2, r1
   17ad0:	mov	r1, r0
   17ad4:	mov	r0, #0
   17ad8:	b	17a18 <ftello64@plt+0x6584>
   17adc:	mov	r3, r2
   17ae0:	mov	r2, r1
   17ae4:	mov	r1, r0
   17ae8:	mov	r0, #0
   17aec:	b	17a70 <ftello64@plt+0x65dc>
   17af0:	push	{r4, r5, r6, r7, r8, r9, lr}
   17af4:	mov	r4, r2
   17af8:	ldr	lr, [pc, #128]	; 17b80 <ftello64@plt+0x66ec>
   17afc:	mov	r8, r0
   17b00:	mov	r9, r1
   17b04:	ldm	lr!, {r0, r1, r2, r3}
   17b08:	sub	sp, sp, #60	; 0x3c
   17b0c:	add	ip, sp, #4
   17b10:	lsr	r6, r4, #5
   17b14:	stmia	ip!, {r0, r1, r2, r3}
   17b18:	add	r7, sp, #12
   17b1c:	ldm	lr!, {r0, r1, r2, r3}
   17b20:	and	r4, r4, #31
   17b24:	ldr	r5, [pc, #88]	; 17b84 <ftello64@plt+0x66f0>
   17b28:	stmia	ip!, {r0, r1, r2, r3}
   17b2c:	ldm	lr, {r0, r1, r2, r3}
   17b30:	stm	ip, {r0, r1, r2, r3}
   17b34:	mov	r2, r9
   17b38:	ldr	r3, [r7, r6, lsl #2]
   17b3c:	ldr	ip, [r5]
   17b40:	mov	r1, r8
   17b44:	mvn	r0, r3, lsr r4
   17b48:	and	r0, r0, #1
   17b4c:	str	ip, [sp, #52]	; 0x34
   17b50:	eor	r4, r3, r0, lsl r4
   17b54:	add	r3, sp, #4
   17b58:	mov	r0, #0
   17b5c:	str	r4, [r7, r6, lsl #2]
   17b60:	bl	1754c <ftello64@plt+0x60b8>
   17b64:	ldr	r2, [sp, #52]	; 0x34
   17b68:	ldr	r3, [r5]
   17b6c:	cmp	r2, r3
   17b70:	bne	17b7c <ftello64@plt+0x66e8>
   17b74:	add	sp, sp, #60	; 0x3c
   17b78:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17b7c:	bl	111f4 <__stack_chk_fail@plt>
   17b80:	andeq	lr, r2, r4, ror #17
   17b84:	andeq	sp, r2, r8, lsl #30
   17b88:	mov	r2, r1
   17b8c:	mvn	r1, #0
   17b90:	b	17af0 <ftello64@plt+0x665c>
   17b94:	mov	r2, #58	; 0x3a
   17b98:	mvn	r1, #0
   17b9c:	b	17af0 <ftello64@plt+0x665c>
   17ba0:	mov	r2, #58	; 0x3a
   17ba4:	b	17af0 <ftello64@plt+0x665c>
   17ba8:	push	{r4, r5, r6, r7, r8, lr}
   17bac:	sub	sp, sp, #104	; 0x68
   17bb0:	ldr	r5, [pc, #120]	; 17c30 <ftello64@plt+0x679c>
   17bb4:	mov	r6, r0
   17bb8:	mov	r0, sp
   17bbc:	ldr	r3, [r5]
   17bc0:	mov	r7, r2
   17bc4:	str	r3, [sp, #100]	; 0x64
   17bc8:	bl	15bc4 <ftello64@plt+0x4730>
   17bcc:	mov	ip, sp
   17bd0:	add	lr, sp, #52	; 0x34
   17bd4:	ldm	ip!, {r0, r1, r2, r3}
   17bd8:	stmia	lr!, {r0, r1, r2, r3}
   17bdc:	ldm	ip!, {r0, r1, r2, r3}
   17be0:	ldr	r8, [sp, #64]	; 0x40
   17be4:	stmia	lr!, {r0, r1, r2, r3}
   17be8:	mvn	r4, r8
   17bec:	ldm	ip, {r0, r1, r2, r3}
   17bf0:	and	ip, r4, #67108864	; 0x4000000
   17bf4:	eor	ip, ip, r8
   17bf8:	str	ip, [sp, #64]	; 0x40
   17bfc:	stm	lr, {r0, r1, r2, r3}
   17c00:	add	r3, sp, #52	; 0x34
   17c04:	mvn	r2, #0
   17c08:	mov	r1, r7
   17c0c:	mov	r0, r6
   17c10:	bl	1754c <ftello64@plt+0x60b8>
   17c14:	ldr	r2, [sp, #100]	; 0x64
   17c18:	ldr	r3, [r5]
   17c1c:	cmp	r2, r3
   17c20:	bne	17c2c <ftello64@plt+0x6798>
   17c24:	add	sp, sp, #104	; 0x68
   17c28:	pop	{r4, r5, r6, r7, r8, pc}
   17c2c:	bl	111f4 <__stack_chk_fail@plt>
   17c30:	andeq	sp, r2, r8, lsl #30
   17c34:	push	{r4, r5, r6, r7, r8, r9, lr}
   17c38:	mov	r6, r1
   17c3c:	ldr	lr, [pc, #132]	; 17cc8 <ftello64@plt+0x6834>
   17c40:	mov	r5, r2
   17c44:	mov	r8, r0
   17c48:	mov	r9, r3
   17c4c:	ldm	lr!, {r0, r1, r2, r3}
   17c50:	sub	sp, sp, #60	; 0x3c
   17c54:	add	ip, sp, #4
   17c58:	ldr	r4, [pc, #108]	; 17ccc <ftello64@plt+0x6838>
   17c5c:	stmia	ip!, {r0, r1, r2, r3}
   17c60:	mov	r7, #10
   17c64:	ldm	lr!, {r0, r1, r2, r3}
   17c68:	cmp	r5, #0
   17c6c:	cmpne	r6, #0
   17c70:	str	r7, [sp, #4]
   17c74:	stmia	ip!, {r0, r1, r2, r3}
   17c78:	ldm	lr, {r0, r1, r2, r3}
   17c7c:	ldr	lr, [r4]
   17c80:	stm	ip, {r0, r1, r2, r3}
   17c84:	str	lr, [sp, #52]	; 0x34
   17c88:	beq	17cc4 <ftello64@plt+0x6830>
   17c8c:	add	r3, sp, #4
   17c90:	ldr	r2, [sp, #88]	; 0x58
   17c94:	mov	r1, r9
   17c98:	mov	r0, r8
   17c9c:	str	r6, [sp, #44]	; 0x2c
   17ca0:	str	r5, [sp, #48]	; 0x30
   17ca4:	bl	1754c <ftello64@plt+0x60b8>
   17ca8:	ldr	r2, [sp, #52]	; 0x34
   17cac:	ldr	r3, [r4]
   17cb0:	cmp	r2, r3
   17cb4:	bne	17cc0 <ftello64@plt+0x682c>
   17cb8:	add	sp, sp, #60	; 0x3c
   17cbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17cc0:	bl	111f4 <__stack_chk_fail@plt>
   17cc4:	bl	11470 <abort@plt>
   17cc8:	andeq	lr, r2, r4, ror #17
   17ccc:	andeq	sp, r2, r8, lsl #30
   17cd0:	push	{lr}		; (str lr, [sp, #-4]!)
   17cd4:	sub	sp, sp, #12
   17cd8:	mvn	ip, #0
   17cdc:	str	ip, [sp]
   17ce0:	bl	17c34 <ftello64@plt+0x67a0>
   17ce4:	add	sp, sp, #12
   17ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   17cec:	push	{lr}		; (str lr, [sp, #-4]!)
   17cf0:	sub	sp, sp, #12
   17cf4:	mvn	ip, #0
   17cf8:	mov	r3, r2
   17cfc:	str	ip, [sp]
   17d00:	mov	r2, r1
   17d04:	mov	r1, r0
   17d08:	mov	r0, #0
   17d0c:	bl	17c34 <ftello64@plt+0x67a0>
   17d10:	add	sp, sp, #12
   17d14:	pop	{pc}		; (ldr pc, [sp], #4)
   17d18:	push	{lr}		; (str lr, [sp, #-4]!)
   17d1c:	sub	sp, sp, #12
   17d20:	str	r3, [sp]
   17d24:	mov	r3, r2
   17d28:	mov	r2, r1
   17d2c:	mov	r1, r0
   17d30:	mov	r0, #0
   17d34:	bl	17c34 <ftello64@plt+0x67a0>
   17d38:	add	sp, sp, #12
   17d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   17d40:	ldr	r3, [pc]	; 17d48 <ftello64@plt+0x68b4>
   17d44:	b	1754c <ftello64@plt+0x60b8>
   17d48:	andeq	lr, r2, r8, ror r1
   17d4c:	mov	r2, r1
   17d50:	ldr	r3, [pc, #8]	; 17d60 <ftello64@plt+0x68cc>
   17d54:	mov	r1, r0
   17d58:	mov	r0, #0
   17d5c:	b	1754c <ftello64@plt+0x60b8>
   17d60:	andeq	lr, r2, r8, ror r1
   17d64:	ldr	r3, [pc, #4]	; 17d70 <ftello64@plt+0x68dc>
   17d68:	mvn	r2, #0
   17d6c:	b	1754c <ftello64@plt+0x60b8>
   17d70:	andeq	lr, r2, r8, ror r1
   17d74:	mov	r1, r0
   17d78:	ldr	r3, [pc, #8]	; 17d88 <ftello64@plt+0x68f4>
   17d7c:	mvn	r2, #0
   17d80:	mov	r0, #0
   17d84:	b	1754c <ftello64@plt+0x60b8>
   17d88:	andeq	lr, r2, r8, ror r1
   17d8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17d90:	sub	sp, sp, #112	; 0x70
   17d94:	ldr	r8, [pc, #432]	; 17f4c <ftello64@plt+0x6ab8>
   17d98:	mov	r9, r1
   17d9c:	mov	sl, r0
   17da0:	ldr	r3, [r8]
   17da4:	str	r3, [sp, #108]	; 0x6c
   17da8:	bl	113b0 <fileno@plt>
   17dac:	mov	r2, sp
   17db0:	mov	r1, r0
   17db4:	mov	r0, #3
   17db8:	bl	1123c <__fxstat64@plt>
   17dbc:	cmp	r0, #0
   17dc0:	blt	17dd4 <ftello64@plt+0x6940>
   17dc4:	ldr	r3, [sp, #16]
   17dc8:	and	r3, r3, #61440	; 0xf000
   17dcc:	cmp	r3, #32768	; 0x8000
   17dd0:	beq	17ed8 <ftello64@plt+0x6a44>
   17dd4:	mov	r4, #8192	; 0x2000
   17dd8:	mov	r0, r4
   17ddc:	bl	112a8 <malloc@plt>
   17de0:	subs	r6, r0, #0
   17de4:	beq	17e7c <ftello64@plt+0x69e8>
   17de8:	mov	r5, #0
   17dec:	b	17e24 <ftello64@plt+0x6990>
   17df0:	cmn	r4, #1
   17df4:	beq	17eb8 <ftello64@plt+0x6a24>
   17df8:	lsr	r3, r4, #1
   17dfc:	mvn	r2, r3
   17e00:	cmp	r2, r4
   17e04:	addhi	r4, r4, r3
   17e08:	mvnls	r4, #0
   17e0c:	mov	r1, r4
   17e10:	mov	r0, r6
   17e14:	bl	1120c <realloc@plt>
   17e18:	cmp	r0, #0
   17e1c:	beq	17e98 <ftello64@plt+0x6a04>
   17e20:	mov	r6, r0
   17e24:	sub	r7, r4, r5
   17e28:	add	r0, r6, r5
   17e2c:	mov	r2, r7
   17e30:	mov	r3, sl
   17e34:	mov	r1, #1
   17e38:	bl	1126c <fread@plt>
   17e3c:	cmp	r7, r0
   17e40:	add	r5, r5, r0
   17e44:	beq	17df0 <ftello64@plt+0x695c>
   17e48:	bl	1135c <__errno_location@plt>
   17e4c:	mov	r7, r0
   17e50:	mov	r0, sl
   17e54:	ldr	sl, [r7]
   17e58:	bl	11188 <ferror@plt>
   17e5c:	cmp	r0, #0
   17e60:	bne	17ea4 <ftello64@plt+0x6a10>
   17e64:	sub	r4, r4, #1
   17e68:	cmp	r4, r5
   17e6c:	bhi	17f30 <ftello64@plt+0x6a9c>
   17e70:	mov	r3, #0
   17e74:	str	r5, [r9]
   17e78:	strb	r3, [r6, r5]
   17e7c:	ldr	r2, [sp, #108]	; 0x6c
   17e80:	ldr	r3, [r8]
   17e84:	mov	r0, r6
   17e88:	cmp	r2, r3
   17e8c:	bne	17f48 <ftello64@plt+0x6ab4>
   17e90:	add	sp, sp, #112	; 0x70
   17e94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17e98:	bl	1135c <__errno_location@plt>
   17e9c:	ldr	sl, [r0]
   17ea0:	mov	r7, r0
   17ea4:	mov	r0, r6
   17ea8:	bl	1117c <free@plt>
   17eac:	mov	r6, #0
   17eb0:	str	sl, [r7]
   17eb4:	b	17e7c <ftello64@plt+0x69e8>
   17eb8:	bl	1135c <__errno_location@plt>
   17ebc:	mov	sl, #12
   17ec0:	mov	r7, r0
   17ec4:	mov	r0, r6
   17ec8:	bl	1117c <free@plt>
   17ecc:	mov	r6, #0
   17ed0:	str	sl, [r7]
   17ed4:	b	17e7c <ftello64@plt+0x69e8>
   17ed8:	mov	r0, sl
   17edc:	bl	11494 <ftello64@plt>
   17ee0:	cmp	r0, #0
   17ee4:	sbcs	r3, r1, #0
   17ee8:	blt	17dd4 <ftello64@plt+0x6940>
   17eec:	ldrd	r2, [sp, #48]	; 0x30
   17ef0:	cmp	r0, r2
   17ef4:	sbcs	ip, r1, r3
   17ef8:	bge	17dd4 <ftello64@plt+0x6940>
   17efc:	subs	r4, r2, r0
   17f00:	mvn	r2, #1
   17f04:	sbc	r5, r3, r1
   17f08:	cmp	r2, r4
   17f0c:	mov	r3, #0
   17f10:	sbcs	r3, r3, r5
   17f14:	addge	r4, r4, #1
   17f18:	bge	17dd8 <ftello64@plt+0x6944>
   17f1c:	bl	1135c <__errno_location@plt>
   17f20:	mov	r3, #12
   17f24:	mov	r6, #0
   17f28:	str	r3, [r0]
   17f2c:	b	17e7c <ftello64@plt+0x69e8>
   17f30:	mov	r0, r6
   17f34:	add	r1, r5, #1
   17f38:	bl	1120c <realloc@plt>
   17f3c:	cmp	r0, #0
   17f40:	movne	r6, r0
   17f44:	b	17e70 <ftello64@plt+0x69dc>
   17f48:	bl	111f4 <__stack_chk_fail@plt>
   17f4c:	andeq	sp, r2, r8, lsl #30
   17f50:	push	{r4, r5, r6, lr}
   17f54:	mov	r4, r1
   17f58:	mov	r1, r2
   17f5c:	bl	11434 <fopen64@plt>
   17f60:	subs	r5, r0, #0
   17f64:	moveq	r4, r5
   17f68:	beq	17f94 <ftello64@plt+0x6b00>
   17f6c:	mov	r1, r4
   17f70:	bl	17d8c <ftello64@plt+0x68f8>
   17f74:	mov	r4, r0
   17f78:	bl	1135c <__errno_location@plt>
   17f7c:	mov	r6, r0
   17f80:	mov	r0, r5
   17f84:	ldr	r5, [r6]
   17f88:	bl	19888 <ftello64@plt+0x83f4>
   17f8c:	cmp	r0, #0
   17f90:	bne	17f9c <ftello64@plt+0x6b08>
   17f94:	mov	r0, r4
   17f98:	pop	{r4, r5, r6, pc}
   17f9c:	cmp	r4, #0
   17fa0:	beq	17fb0 <ftello64@plt+0x6b1c>
   17fa4:	mov	r0, r4
   17fa8:	ldr	r5, [r6]
   17fac:	bl	1117c <free@plt>
   17fb0:	mov	r4, #0
   17fb4:	str	r5, [r6]
   17fb8:	mov	r0, r4
   17fbc:	pop	{r4, r5, r6, pc}
   17fc0:	ldr	r2, [pc]	; 17fc8 <ftello64@plt+0x6b34>
   17fc4:	b	17f50 <ftello64@plt+0x6abc>
   17fc8:	andeq	sp, r1, r0, lsr #32
   17fcc:	ldr	r2, [pc]	; 17fd4 <ftello64@plt+0x6b40>
   17fd0:	b	17f50 <ftello64@plt+0x6abc>
   17fd4:	andeq	sp, r1, r4, lsr #32
   17fd8:	push	{r4, r5, r6, lr}
   17fdc:	mov	r2, r1
   17fe0:	mov	r4, r1
   17fe4:	mov	r1, #0
   17fe8:	mov	r5, r0
   17fec:	bl	113c8 <memchr@plt>
   17ff0:	cmp	r0, #0
   17ff4:	subne	r0, r0, r5
   17ff8:	addne	r0, r0, #1
   17ffc:	moveq	r0, r4
   18000:	pop	{r4, r5, r6, pc}
   18004:	push	{r4, lr}
   18008:	mov	r2, #170	; 0xaa
   1800c:	ldr	r3, [pc, #8]	; 1801c <ftello64@plt+0x6b88>
   18010:	ldr	r1, [pc, #8]	; 18020 <ftello64@plt+0x6b8c>
   18014:	ldr	r0, [pc, #8]	; 18024 <ftello64@plt+0x6b90>
   18018:	bl	11488 <__assert_fail@plt>
   1801c:	andeq	sp, r1, r8, lsr #32
   18020:	andeq	sp, r1, ip, lsr r0
   18024:	strdeq	ip, [r1], -r0
   18028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1802c:	sub	sp, sp, #76	; 0x4c
   18030:	ldr	r7, [pc, #1232]	; 18508 <ftello64@plt+0x7074>
   18034:	mov	r5, r1
   18038:	ldr	r3, [r7]
   1803c:	str	r3, [sp, #68]	; 0x44
   18040:	bl	111e8 <strdup@plt>
   18044:	subs	r6, r0, #0
   18048:	beq	184dc <ftello64@plt+0x7048>
   1804c:	bl	11260 <__ctype_get_mb_cur_max@plt>
   18050:	cmp	r0, #1
   18054:	bls	1826c <ftello64@plt+0x6dd8>
   18058:	cmp	r5, #0
   1805c:	bne	18360 <ftello64@plt+0x6ecc>
   18060:	add	r9, sp, #16
   18064:	mov	r0, r6
   18068:	str	r6, [sp, #28]
   1806c:	bl	1132c <strlen@plt>
   18070:	mov	r5, #0
   18074:	str	r5, [sp, #16]
   18078:	strb	r5, [sp, #12]
   1807c:	str	r5, [r9, #4]
   18080:	strb	r5, [sp, #24]
   18084:	add	sl, r6, r0
   18088:	cmp	sl, r6
   1808c:	str	sl, [sp, #8]
   18090:	movhi	r4, r6
   18094:	movhi	r8, #1
   18098:	bhi	180d0 <ftello64@plt+0x6c3c>
   1809c:	b	18224 <ftello64@plt+0x6d90>
   180a0:	ldrb	r3, [sp, #36]	; 0x24
   180a4:	cmp	r3, #0
   180a8:	beq	18154 <ftello64@plt+0x6cc0>
   180ac:	ldr	r0, [sp, #40]	; 0x28
   180b0:	bl	11320 <iswspace@plt>
   180b4:	clz	r5, r0
   180b8:	lsr	r5, r5, #5
   180bc:	mov	r3, #0
   180c0:	cmp	r4, sl
   180c4:	str	r4, [sp, #28]
   180c8:	strb	r3, [sp, #24]
   180cc:	bcs	18334 <ftello64@plt+0x6ea0>
   180d0:	ldrb	r3, [sp, #12]
   180d4:	cmp	r3, #0
   180d8:	bne	18170 <ftello64@plt+0x6cdc>
   180dc:	ldrb	r3, [r4]
   180e0:	ldr	r2, [pc, #1060]	; 1850c <ftello64@plt+0x7078>
   180e4:	and	r1, r3, #31
   180e8:	lsr	r3, r3, #5
   180ec:	ldr	r3, [r2, r3, lsl #2]
   180f0:	lsr	r3, r3, r1
   180f4:	tst	r3, #1
   180f8:	beq	1815c <ftello64@plt+0x6cc8>
   180fc:	ldr	fp, [sp, #28]
   18100:	str	r8, [sp, #32]
   18104:	ldr	sl, [sp, #8]
   18108:	ldrb	r2, [r4]
   1810c:	add	r4, fp, #1
   18110:	strb	r8, [sp, #36]	; 0x24
   18114:	str	r2, [sp, #40]	; 0x28
   18118:	cmp	r5, #0
   1811c:	strb	r8, [sp, #24]
   18120:	beq	180a0 <ftello64@plt+0x6c0c>
   18124:	cmp	r5, #1
   18128:	beq	18240 <ftello64@plt+0x6dac>
   1812c:	cmp	r5, #2
   18130:	bne	18154 <ftello64@plt+0x6cc0>
   18134:	ldrb	r3, [sp, #36]	; 0x24
   18138:	cmp	r3, #0
   1813c:	beq	18154 <ftello64@plt+0x6cc0>
   18140:	ldr	r0, [sp, #40]	; 0x28
   18144:	bl	11320 <iswspace@plt>
   18148:	cmp	r0, #0
   1814c:	moveq	r5, #1
   18150:	b	180bc <ftello64@plt+0x6c28>
   18154:	mov	r5, #1
   18158:	b	180bc <ftello64@plt+0x6c28>
   1815c:	mov	r0, r9
   18160:	bl	111ac <mbsinit@plt>
   18164:	cmp	r0, #0
   18168:	beq	184f4 <ftello64@plt+0x7060>
   1816c:	strb	r8, [sp, #12]
   18170:	sub	r2, sl, r4
   18174:	mov	r1, r4
   18178:	mov	r3, r9
   1817c:	add	r0, sp, #40	; 0x28
   18180:	bl	19a28 <ftello64@plt+0x8594>
   18184:	cmn	r0, #1
   18188:	mov	r4, r0
   1818c:	str	r0, [sp, #32]
   18190:	beq	18318 <ftello64@plt+0x6e84>
   18194:	cmn	r0, #2
   18198:	ldr	fp, [sp, #28]
   1819c:	beq	18344 <ftello64@plt+0x6eb0>
   181a0:	cmp	r0, #0
   181a4:	bne	181c8 <ftello64@plt+0x6d34>
   181a8:	str	r8, [sp, #32]
   181ac:	ldrb	r2, [fp]
   181b0:	cmp	r2, #0
   181b4:	bne	184e0 <ftello64@plt+0x704c>
   181b8:	ldr	r2, [sp, #40]	; 0x28
   181bc:	cmp	r2, #0
   181c0:	bne	184cc <ftello64@plt+0x7038>
   181c4:	mov	r4, #1
   181c8:	mov	r0, r9
   181cc:	strb	r8, [sp, #36]	; 0x24
   181d0:	bl	111ac <mbsinit@plt>
   181d4:	add	r4, fp, r4
   181d8:	ldr	sl, [sp, #8]
   181dc:	cmp	r0, #0
   181e0:	movne	r1, #0
   181e4:	strbne	r1, [sp, #12]
   181e8:	b	18118 <ftello64@plt+0x6c84>
   181ec:	ldr	r4, [sp, #28]
   181f0:	mov	r3, #1
   181f4:	mov	r2, #0
   181f8:	str	r3, [sp, #32]
   181fc:	strb	r3, [sp, #24]
   18200:	strb	r2, [sp, #36]	; 0x24
   18204:	mov	r0, r4
   18208:	bl	1132c <strlen@plt>
   1820c:	mov	r1, r4
   18210:	add	r2, r0, #1
   18214:	mov	r0, r6
   18218:	bl	11170 <memmove@plt>
   1821c:	cmp	r5, #1
   18220:	bne	18064 <ftello64@plt+0x6bd0>
   18224:	ldr	r2, [sp, #68]	; 0x44
   18228:	ldr	r3, [r7]
   1822c:	mov	r0, r6
   18230:	cmp	r2, r3
   18234:	bne	184d8 <ftello64@plt+0x7044>
   18238:	add	sp, sp, #76	; 0x4c
   1823c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18240:	ldrb	r1, [sp, #36]	; 0x24
   18244:	cmp	r1, #0
   18248:	beq	180bc <ftello64@plt+0x6c28>
   1824c:	ldr	r0, [sp, #40]	; 0x28
   18250:	bl	11320 <iswspace@plt>
   18254:	ldr	r3, [sp, #4]
   18258:	cmp	r0, #0
   1825c:	movne	r3, fp
   18260:	str	r3, [sp, #4]
   18264:	movne	r5, #2
   18268:	b	180bc <ftello64@plt+0x6c28>
   1826c:	cmp	r5, #0
   18270:	beq	182cc <ftello64@plt+0x6e38>
   18274:	ldrb	r4, [r6]
   18278:	cmp	r4, #0
   1827c:	beq	184d0 <ftello64@plt+0x703c>
   18280:	bl	11308 <__ctype_b_loc@plt>
   18284:	mov	r8, r6
   18288:	ldr	r2, [r0]
   1828c:	b	1829c <ftello64@plt+0x6e08>
   18290:	ldrb	r4, [r8, #1]!
   18294:	cmp	r4, #0
   18298:	beq	182ac <ftello64@plt+0x6e18>
   1829c:	lsl	r4, r4, #1
   182a0:	ldrh	r3, [r2, r4]
   182a4:	tst	r3, #8192	; 0x2000
   182a8:	bne	18290 <ftello64@plt+0x6dfc>
   182ac:	mov	r0, r8
   182b0:	bl	1132c <strlen@plt>
   182b4:	mov	r1, r8
   182b8:	add	r2, r0, #1
   182bc:	mov	r0, r6
   182c0:	bl	11170 <memmove@plt>
   182c4:	cmp	r5, #1
   182c8:	beq	18224 <ftello64@plt+0x6d90>
   182cc:	mov	r0, r6
   182d0:	bl	1132c <strlen@plt>
   182d4:	sub	r0, r0, #1
   182d8:	adds	r4, r6, r0
   182dc:	bcs	18224 <ftello64@plt+0x6d90>
   182e0:	bl	11308 <__ctype_b_loc@plt>
   182e4:	mov	r3, r4
   182e8:	mov	ip, #0
   182ec:	ldr	r1, [r0]
   182f0:	b	18300 <ftello64@plt+0x6e6c>
   182f4:	cmp	r6, r3
   182f8:	strb	ip, [r3, #1]
   182fc:	bhi	18224 <ftello64@plt+0x6d90>
   18300:	ldrb	r2, [r3], #-1
   18304:	lsl	r2, r2, #1
   18308:	ldrh	r2, [r1, r2]
   1830c:	tst	r2, #8192	; 0x2000
   18310:	bne	182f4 <ftello64@plt+0x6e60>
   18314:	b	18224 <ftello64@plt+0x6d90>
   18318:	ldr	fp, [sp, #28]
   1831c:	mov	r2, #0
   18320:	str	r8, [sp, #32]
   18324:	add	r4, fp, #1
   18328:	strb	r2, [sp, #36]	; 0x24
   1832c:	ldr	sl, [sp, #8]
   18330:	b	18118 <ftello64@plt+0x6c84>
   18334:	cmp	r5, #2
   18338:	ldreq	r2, [sp, #4]
   1833c:	strbeq	r3, [r2]
   18340:	b	18224 <ftello64@plt+0x6d90>
   18344:	ldr	r4, [sp, #8]
   18348:	mov	r1, #0
   1834c:	sub	r2, r4, fp
   18350:	str	r2, [sp, #32]
   18354:	mov	sl, r4
   18358:	strb	r1, [sp, #36]	; 0x24
   1835c:	b	18118 <ftello64@plt+0x6c84>
   18360:	mov	r0, r6
   18364:	str	r6, [sp, #28]
   18368:	bl	1132c <strlen@plt>
   1836c:	add	r9, sp, #16
   18370:	mov	r3, #0
   18374:	str	r3, [sp, #16]
   18378:	strb	r3, [sp, #12]
   1837c:	str	r3, [r9, #4]
   18380:	strb	r3, [sp, #24]
   18384:	add	sl, r6, r0
   18388:	cmp	sl, r6
   1838c:	str	sl, [sp, #8]
   18390:	movls	r4, r6
   18394:	bls	18204 <ftello64@plt+0x6d70>
   18398:	ldr	fp, [pc, #364]	; 1850c <ftello64@plt+0x7078>
   1839c:	mov	r4, r6
   183a0:	mov	r8, #1
   183a4:	b	18410 <ftello64@plt+0x6f7c>
   183a8:	ldrb	r3, [r4]
   183ac:	and	r1, r3, #31
   183b0:	lsr	r3, r3, #5
   183b4:	ldr	r3, [fp, r3, lsl #2]
   183b8:	lsr	r3, r3, r1
   183bc:	tst	r3, #1
   183c0:	beq	18478 <ftello64@plt+0x6fe4>
   183c4:	str	r8, [sp, #32]
   183c8:	ldrb	r3, [r4]
   183cc:	ldr	r4, [sp, #28]
   183d0:	strb	r8, [sp, #36]	; 0x24
   183d4:	mov	sl, r3
   183d8:	strb	r8, [sp, #24]
   183dc:	str	r3, [sp, #40]	; 0x28
   183e0:	mov	r0, sl
   183e4:	bl	11320 <iswspace@plt>
   183e8:	cmp	r0, #0
   183ec:	beq	18204 <ftello64@plt+0x6d70>
   183f0:	ldr	r3, [sp, #32]
   183f4:	ldr	sl, [sp, #8]
   183f8:	add	r4, r4, r3
   183fc:	cmp	r4, sl
   18400:	mov	r3, #0
   18404:	str	r4, [sp, #28]
   18408:	strb	r3, [sp, #24]
   1840c:	bcs	18204 <ftello64@plt+0x6d70>
   18410:	ldrb	r3, [sp, #12]
   18414:	cmp	r3, #0
   18418:	beq	183a8 <ftello64@plt+0x6f14>
   1841c:	sub	r2, sl, r4
   18420:	mov	r1, r4
   18424:	mov	r3, r9
   18428:	add	r0, sp, #40	; 0x28
   1842c:	bl	19a28 <ftello64@plt+0x8594>
   18430:	cmn	r0, #1
   18434:	str	r0, [sp, #32]
   18438:	beq	181ec <ftello64@plt+0x6d58>
   1843c:	cmn	r0, #2
   18440:	ldr	r4, [sp, #28]
   18444:	beq	18490 <ftello64@plt+0x6ffc>
   18448:	cmp	r0, #0
   1844c:	beq	184b0 <ftello64@plt+0x701c>
   18450:	ldr	sl, [sp, #40]	; 0x28
   18454:	mov	r0, r9
   18458:	strb	r8, [sp, #36]	; 0x24
   1845c:	bl	111ac <mbsinit@plt>
   18460:	cmp	r0, #0
   18464:	movne	r2, #0
   18468:	strbeq	r8, [sp, #24]
   1846c:	strbne	r8, [sp, #24]
   18470:	strbne	r2, [sp, #12]
   18474:	b	183e0 <ftello64@plt+0x6f4c>
   18478:	mov	r0, r9
   1847c:	bl	111ac <mbsinit@plt>
   18480:	cmp	r0, #0
   18484:	beq	184f4 <ftello64@plt+0x7060>
   18488:	strb	r8, [sp, #12]
   1848c:	b	1841c <ftello64@plt+0x6f88>
   18490:	ldr	r3, [sp, #8]
   18494:	mov	r2, #0
   18498:	sub	r3, r3, r4
   1849c:	str	r3, [sp, #32]
   184a0:	mov	r3, #1
   184a4:	strb	r2, [sp, #36]	; 0x24
   184a8:	strb	r3, [sp, #24]
   184ac:	b	18204 <ftello64@plt+0x6d70>
   184b0:	str	r8, [sp, #32]
   184b4:	ldrb	r3, [r4]
   184b8:	cmp	r3, #0
   184bc:	bne	184e0 <ftello64@plt+0x704c>
   184c0:	ldr	sl, [sp, #40]	; 0x28
   184c4:	cmp	sl, #0
   184c8:	beq	18454 <ftello64@plt+0x6fc0>
   184cc:	bl	18004 <ftello64@plt+0x6b70>
   184d0:	mov	r8, r6
   184d4:	b	182ac <ftello64@plt+0x6e18>
   184d8:	bl	111f4 <__stack_chk_fail@plt>
   184dc:	bl	18cc0 <ftello64@plt+0x782c>
   184e0:	ldr	r3, [pc, #40]	; 18510 <ftello64@plt+0x707c>
   184e4:	mov	r2, #169	; 0xa9
   184e8:	ldr	r1, [pc, #36]	; 18514 <ftello64@plt+0x7080>
   184ec:	ldr	r0, [pc, #36]	; 18518 <ftello64@plt+0x7084>
   184f0:	bl	11488 <__assert_fail@plt>
   184f4:	ldr	r3, [pc, #20]	; 18510 <ftello64@plt+0x707c>
   184f8:	mov	r2, #142	; 0x8e
   184fc:	ldr	r1, [pc, #16]	; 18514 <ftello64@plt+0x7080>
   18500:	ldr	r0, [pc, #20]	; 1851c <ftello64@plt+0x7088>
   18504:	bl	11488 <__assert_fail@plt>
   18508:	andeq	sp, r2, r8, lsl #30
   1850c:	ldrdeq	sp, [r1], -r0
   18510:	andeq	sp, r1, r8, lsr #32
   18514:	andeq	sp, r1, ip, lsr r0
   18518:	andeq	ip, r1, ip, lsl pc
   1851c:	andeq	ip, r1, r4, lsl #30
   18520:	push	{r4, r5, r6, lr}
   18524:	sub	sp, sp, #32
   18528:	cmp	r1, #0
   1852c:	mov	r5, r0
   18530:	ldr	r4, [sp, #48]	; 0x30
   18534:	ldr	r6, [sp, #52]	; 0x34
   18538:	beq	185c8 <ftello64@plt+0x7134>
   1853c:	strd	r2, [sp]
   18540:	mov	r3, r1
   18544:	ldr	r2, [pc, #828]	; 18888 <ftello64@plt+0x73f4>
   18548:	mov	r1, #1
   1854c:	bl	113bc <__fprintf_chk@plt>
   18550:	mov	r2, #5
   18554:	ldr	r1, [pc, #816]	; 1888c <ftello64@plt+0x73f8>
   18558:	mov	r0, #0
   1855c:	bl	111dc <dcgettext@plt>
   18560:	ldr	r3, [pc, #808]	; 18890 <ftello64@plt+0x73fc>
   18564:	ldr	r2, [pc, #808]	; 18894 <ftello64@plt+0x7400>
   18568:	str	r3, [sp]
   1856c:	mov	r1, #1
   18570:	mov	r3, r0
   18574:	mov	r0, r5
   18578:	bl	113bc <__fprintf_chk@plt>
   1857c:	ldr	r1, [pc, #788]	; 18898 <ftello64@plt+0x7404>
   18580:	mov	r2, #5
   18584:	mov	r0, #0
   18588:	bl	111dc <dcgettext@plt>
   1858c:	mov	r1, r5
   18590:	bl	1111c <fputs_unlocked@plt>
   18594:	cmp	r6, #9
   18598:	ldrls	pc, [pc, r6, lsl #2]
   1859c:	b	18878 <ftello64@plt+0x73e4>
   185a0:	andeq	r8, r1, r4, lsl #17
   185a4:	andeq	r8, r1, ip, asr #12
   185a8:	andeq	r8, r1, r8, ror r6
   185ac:	andeq	r8, r1, ip, lsr #13
   185b0:	andeq	r8, r1, r8, ror #13
   185b4:	andeq	r8, r1, r8, lsr #14
   185b8:	andeq	r8, r1, r0, ror r7
   185bc:	andeq	r8, r1, r0, asr #15
   185c0:	andeq	r8, r1, r8, lsl r8
   185c4:	andeq	r8, r1, r0, ror #11
   185c8:	str	r3, [sp]
   185cc:	mov	r1, #1
   185d0:	mov	r3, r2
   185d4:	ldr	r2, [pc, #704]	; 1889c <ftello64@plt+0x7408>
   185d8:	bl	113bc <__fprintf_chk@plt>
   185dc:	b	18550 <ftello64@plt+0x70bc>
   185e0:	ldr	r1, [pc, #696]	; 188a0 <ftello64@plt+0x740c>
   185e4:	mov	r2, #5
   185e8:	mov	r0, #0
   185ec:	bl	111dc <dcgettext@plt>
   185f0:	ldr	r2, [r4, #32]
   185f4:	ldr	r3, [r4, #28]
   185f8:	ldr	r1, [r4, #24]
   185fc:	str	r2, [sp, #28]
   18600:	ldr	r2, [r4, #20]
   18604:	str	r3, [sp, #24]
   18608:	ldr	r3, [r4, #16]
   1860c:	str	r1, [sp, #20]
   18610:	ldr	r1, [r4, #12]
   18614:	str	r2, [sp, #16]
   18618:	ldr	r2, [r4, #8]
   1861c:	str	r3, [sp, #12]
   18620:	ldr	r3, [r4, #4]
   18624:	str	r1, [sp, #8]
   18628:	str	r2, [sp, #4]
   1862c:	str	r3, [sp]
   18630:	mov	r1, #1
   18634:	ldr	r3, [r4]
   18638:	mov	r2, r0
   1863c:	mov	r0, r5
   18640:	bl	113bc <__fprintf_chk@plt>
   18644:	add	sp, sp, #32
   18648:	pop	{r4, r5, r6, pc}
   1864c:	mov	r2, #5
   18650:	ldr	r1, [pc, #588]	; 188a4 <ftello64@plt+0x7410>
   18654:	mov	r0, #0
   18658:	bl	111dc <dcgettext@plt>
   1865c:	ldr	r3, [r4]
   18660:	mov	r1, #1
   18664:	mov	r2, r0
   18668:	mov	r0, r5
   1866c:	add	sp, sp, #32
   18670:	pop	{r4, r5, r6, lr}
   18674:	b	113bc <__fprintf_chk@plt>
   18678:	mov	r2, #5
   1867c:	ldr	r1, [pc, #548]	; 188a8 <ftello64@plt+0x7414>
   18680:	mov	r0, #0
   18684:	bl	111dc <dcgettext@plt>
   18688:	ldr	r2, [r4, #4]
   1868c:	ldr	r3, [r4]
   18690:	mov	r1, #1
   18694:	str	r2, [sp, #48]	; 0x30
   18698:	mov	r2, r0
   1869c:	mov	r0, r5
   186a0:	add	sp, sp, #32
   186a4:	pop	{r4, r5, r6, lr}
   186a8:	b	113bc <__fprintf_chk@plt>
   186ac:	mov	r2, #5
   186b0:	ldr	r1, [pc, #500]	; 188ac <ftello64@plt+0x7418>
   186b4:	mov	r0, #0
   186b8:	bl	111dc <dcgettext@plt>
   186bc:	ldr	r2, [r4, #8]
   186c0:	ldr	r3, [r4, #4]
   186c4:	mov	r1, #1
   186c8:	str	r2, [sp, #52]	; 0x34
   186cc:	str	r3, [sp, #48]	; 0x30
   186d0:	ldr	r3, [r4]
   186d4:	mov	r2, r0
   186d8:	mov	r0, r5
   186dc:	add	sp, sp, #32
   186e0:	pop	{r4, r5, r6, lr}
   186e4:	b	113bc <__fprintf_chk@plt>
   186e8:	mov	r2, #5
   186ec:	ldr	r1, [pc, #444]	; 188b0 <ftello64@plt+0x741c>
   186f0:	mov	r0, #0
   186f4:	bl	111dc <dcgettext@plt>
   186f8:	ldr	r1, [r4, #12]
   186fc:	ldr	r2, [r4, #8]
   18700:	ldr	r3, [r4, #4]
   18704:	str	r1, [sp, #8]
   18708:	str	r2, [sp, #4]
   1870c:	str	r3, [sp]
   18710:	mov	r1, #1
   18714:	ldr	r3, [r4]
   18718:	mov	r2, r0
   1871c:	mov	r0, r5
   18720:	bl	113bc <__fprintf_chk@plt>
   18724:	b	18644 <ftello64@plt+0x71b0>
   18728:	mov	r2, #5
   1872c:	ldr	r1, [pc, #384]	; 188b4 <ftello64@plt+0x7420>
   18730:	mov	r0, #0
   18734:	bl	111dc <dcgettext@plt>
   18738:	ldr	r3, [r4, #16]
   1873c:	ldr	r1, [r4, #12]
   18740:	ldr	r2, [r4, #8]
   18744:	str	r3, [sp, #12]
   18748:	ldr	r3, [r4, #4]
   1874c:	str	r1, [sp, #8]
   18750:	str	r2, [sp, #4]
   18754:	str	r3, [sp]
   18758:	mov	r1, #1
   1875c:	ldr	r3, [r4]
   18760:	mov	r2, r0
   18764:	mov	r0, r5
   18768:	bl	113bc <__fprintf_chk@plt>
   1876c:	b	18644 <ftello64@plt+0x71b0>
   18770:	mov	r2, #5
   18774:	ldr	r1, [pc, #316]	; 188b8 <ftello64@plt+0x7424>
   18778:	mov	r0, #0
   1877c:	bl	111dc <dcgettext@plt>
   18780:	ldr	r2, [r4, #20]
   18784:	ldr	r3, [r4, #16]
   18788:	ldr	r1, [r4, #12]
   1878c:	str	r2, [sp, #16]
   18790:	ldr	r2, [r4, #8]
   18794:	str	r3, [sp, #12]
   18798:	ldr	r3, [r4, #4]
   1879c:	str	r1, [sp, #8]
   187a0:	str	r2, [sp, #4]
   187a4:	str	r3, [sp]
   187a8:	mov	r1, #1
   187ac:	ldr	r3, [r4]
   187b0:	mov	r2, r0
   187b4:	mov	r0, r5
   187b8:	bl	113bc <__fprintf_chk@plt>
   187bc:	b	18644 <ftello64@plt+0x71b0>
   187c0:	mov	r2, #5
   187c4:	ldr	r1, [pc, #240]	; 188bc <ftello64@plt+0x7428>
   187c8:	mov	r0, #0
   187cc:	bl	111dc <dcgettext@plt>
   187d0:	ldr	r1, [r4, #24]
   187d4:	ldr	r2, [r4, #20]
   187d8:	ldr	r3, [r4, #16]
   187dc:	str	r1, [sp, #20]
   187e0:	ldr	r1, [r4, #12]
   187e4:	str	r2, [sp, #16]
   187e8:	ldr	r2, [r4, #8]
   187ec:	str	r3, [sp, #12]
   187f0:	ldr	r3, [r4, #4]
   187f4:	str	r1, [sp, #8]
   187f8:	str	r2, [sp, #4]
   187fc:	str	r3, [sp]
   18800:	mov	r1, #1
   18804:	ldr	r3, [r4]
   18808:	mov	r2, r0
   1880c:	mov	r0, r5
   18810:	bl	113bc <__fprintf_chk@plt>
   18814:	b	18644 <ftello64@plt+0x71b0>
   18818:	mov	r2, #5
   1881c:	ldr	r1, [pc, #156]	; 188c0 <ftello64@plt+0x742c>
   18820:	mov	r0, #0
   18824:	bl	111dc <dcgettext@plt>
   18828:	ldr	r3, [r4, #28]
   1882c:	ldr	r1, [r4, #24]
   18830:	ldr	r2, [r4, #20]
   18834:	str	r3, [sp, #24]
   18838:	ldr	r3, [r4, #16]
   1883c:	str	r1, [sp, #20]
   18840:	ldr	r1, [r4, #12]
   18844:	str	r2, [sp, #16]
   18848:	ldr	r2, [r4, #8]
   1884c:	str	r3, [sp, #12]
   18850:	ldr	r3, [r4, #4]
   18854:	str	r1, [sp, #8]
   18858:	str	r2, [sp, #4]
   1885c:	str	r3, [sp]
   18860:	mov	r1, #1
   18864:	ldr	r3, [r4]
   18868:	mov	r2, r0
   1886c:	mov	r0, r5
   18870:	bl	113bc <__fprintf_chk@plt>
   18874:	b	18644 <ftello64@plt+0x71b0>
   18878:	mov	r2, #5
   1887c:	ldr	r1, [pc, #64]	; 188c4 <ftello64@plt+0x7430>
   18880:	b	185e8 <ftello64@plt+0x7154>
   18884:	bl	11470 <abort@plt>
   18888:	andeq	sp, r1, ip, asr #32
   1888c:	andeq	sp, r1, r0, rrx
   18890:	andeq	r0, r0, r2, ror #15
   18894:	andeq	sp, r1, r4, lsr r3
   18898:	andeq	sp, r1, r4, rrx
   1889c:	andeq	sp, r1, r8, asr r0
   188a0:	andeq	sp, r1, ip, lsr r2
   188a4:	andeq	sp, r1, r0, lsr r1
   188a8:	andeq	sp, r1, r0, asr #2
   188ac:	andeq	sp, r1, r8, asr r1
   188b0:	andeq	sp, r1, r4, ror r1
   188b4:	muleq	r1, r4, r1
   188b8:			; <UNDEFINED> instruction: 0x0001d1b8
   188bc:	andeq	sp, r1, r0, ror #3
   188c0:	andeq	sp, r1, ip, lsl #4
   188c4:	andeq	sp, r1, r0, ror r2
   188c8:	push	{r4, r5, lr}
   188cc:	sub	sp, sp, #12
   188d0:	ldr	r5, [sp, #24]
   188d4:	ldr	ip, [r5]
   188d8:	cmp	ip, #0
   188dc:	beq	188f8 <ftello64@plt+0x7464>
   188e0:	mov	lr, r5
   188e4:	mov	ip, #0
   188e8:	ldr	r4, [lr, #4]!
   188ec:	add	ip, ip, #1
   188f0:	cmp	r4, #0
   188f4:	bne	188e8 <ftello64@plt+0x7454>
   188f8:	stm	sp, {r5, ip}
   188fc:	bl	18520 <ftello64@plt+0x708c>
   18900:	add	sp, sp, #12
   18904:	pop	{r4, r5, pc}
   18908:	push	{r4, r5, r6, lr}
   1890c:	sub	sp, sp, #56	; 0x38
   18910:	ldr	r6, [pc, #88]	; 18970 <ftello64@plt+0x74dc>
   18914:	ldr	r5, [sp, #72]	; 0x48
   18918:	add	r4, sp, #8
   1891c:	ldr	ip, [r6]
   18920:	str	ip, [sp, #52]	; 0x34
   18924:	mov	ip, #0
   18928:	ldr	lr, [r5], #4
   1892c:	cmp	lr, #0
   18930:	str	lr, [r4, #4]!
   18934:	beq	18944 <ftello64@plt+0x74b0>
   18938:	add	ip, ip, #1
   1893c:	cmp	ip, #10
   18940:	bne	18928 <ftello64@plt+0x7494>
   18944:	add	lr, sp, #12
   18948:	str	ip, [sp, #4]
   1894c:	str	lr, [sp]
   18950:	bl	18520 <ftello64@plt+0x708c>
   18954:	ldr	r2, [sp, #52]	; 0x34
   18958:	ldr	r3, [r6]
   1895c:	cmp	r2, r3
   18960:	bne	1896c <ftello64@plt+0x74d8>
   18964:	add	sp, sp, #56	; 0x38
   18968:	pop	{r4, r5, r6, pc}
   1896c:	bl	111f4 <__stack_chk_fail@plt>
   18970:	andeq	sp, r2, r8, lsl #30
   18974:	push	{r3}		; (str r3, [sp, #-4]!)
   18978:	mov	ip, #0
   1897c:	push	{r4, r5, r6, lr}
   18980:	sub	sp, sp, #60	; 0x3c
   18984:	ldr	r6, [pc, #100]	; 189f0 <ftello64@plt+0x755c>
   18988:	add	r5, sp, #8
   1898c:	add	r4, sp, #80	; 0x50
   18990:	ldr	r3, [r6]
   18994:	str	r4, [sp, #8]
   18998:	str	r3, [sp, #52]	; 0x34
   1899c:	ldr	r3, [sp, #76]	; 0x4c
   189a0:	ldr	lr, [r4], #4
   189a4:	cmp	lr, #0
   189a8:	str	lr, [r5, #4]!
   189ac:	beq	189bc <ftello64@plt+0x7528>
   189b0:	add	ip, ip, #1
   189b4:	cmp	ip, #10
   189b8:	bne	189a0 <ftello64@plt+0x750c>
   189bc:	add	lr, sp, #12
   189c0:	str	ip, [sp, #4]
   189c4:	str	lr, [sp]
   189c8:	bl	18520 <ftello64@plt+0x708c>
   189cc:	ldr	r2, [sp, #52]	; 0x34
   189d0:	ldr	r3, [r6]
   189d4:	cmp	r2, r3
   189d8:	bne	189ec <ftello64@plt+0x7558>
   189dc:	add	sp, sp, #60	; 0x3c
   189e0:	pop	{r4, r5, r6, lr}
   189e4:	add	sp, sp, #4
   189e8:	bx	lr
   189ec:	bl	111f4 <__stack_chk_fail@plt>
   189f0:	andeq	sp, r2, r8, lsl #30
   189f4:	push	{r4, lr}
   189f8:	mov	r2, #5
   189fc:	ldr	r1, [pc, #88]	; 18a5c <ftello64@plt+0x75c8>
   18a00:	mov	r0, #0
   18a04:	bl	111dc <dcgettext@plt>
   18a08:	ldr	r2, [pc, #80]	; 18a60 <ftello64@plt+0x75cc>
   18a0c:	mov	r1, r0
   18a10:	mov	r0, #1
   18a14:	bl	113a4 <__printf_chk@plt>
   18a18:	mov	r2, #5
   18a1c:	ldr	r1, [pc, #64]	; 18a64 <ftello64@plt+0x75d0>
   18a20:	mov	r0, #0
   18a24:	bl	111dc <dcgettext@plt>
   18a28:	ldr	r3, [pc, #56]	; 18a68 <ftello64@plt+0x75d4>
   18a2c:	ldr	r2, [pc, #56]	; 18a6c <ftello64@plt+0x75d8>
   18a30:	mov	r1, r0
   18a34:	mov	r0, #1
   18a38:	bl	113a4 <__printf_chk@plt>
   18a3c:	ldr	r1, [pc, #44]	; 18a70 <ftello64@plt+0x75dc>
   18a40:	mov	r2, #5
   18a44:	mov	r0, #0
   18a48:	bl	111dc <dcgettext@plt>
   18a4c:	ldr	r3, [pc, #32]	; 18a74 <ftello64@plt+0x75e0>
   18a50:	pop	{r4, lr}
   18a54:	ldr	r1, [r3]
   18a58:	b	1111c <fputs_unlocked@plt>
   18a5c:	andeq	sp, r1, ip, lsr #5
   18a60:	andeq	sp, r1, r4, asr #5
   18a64:	ldrdeq	sp, [r1], -ip
   18a68:	muleq	r1, r4, r8
   18a6c:			; <UNDEFINED> instruction: 0x0001c8bc
   18a70:	strdeq	sp, [r1], -r0
   18a74:	andeq	lr, r2, r4, asr #3
   18a78:	push	{r4, lr}
   18a7c:	mov	r4, r0
   18a80:	bl	112a8 <malloc@plt>
   18a84:	adds	r4, r4, #0
   18a88:	movne	r4, #1
   18a8c:	cmp	r0, #0
   18a90:	movne	r4, #0
   18a94:	cmp	r4, #0
   18a98:	popeq	{r4, pc}
   18a9c:	bl	18cc0 <ftello64@plt+0x782c>
   18aa0:	push	{r4, r5, r6, lr}
   18aa4:	umull	r4, r5, r0, r1
   18aa8:	adds	r3, r5, #0
   18aac:	movne	r3, #1
   18ab0:	cmp	r4, #0
   18ab4:	blt	18acc <ftello64@plt+0x7638>
   18ab8:	cmp	r3, #0
   18abc:	bne	18acc <ftello64@plt+0x7638>
   18ac0:	mul	r0, r1, r0
   18ac4:	pop	{r4, r5, r6, lr}
   18ac8:	b	18a78 <ftello64@plt+0x75e4>
   18acc:	bl	18cc0 <ftello64@plt+0x782c>
   18ad0:	b	18a78 <ftello64@plt+0x75e4>
   18ad4:	adds	r3, r0, #0
   18ad8:	movne	r3, #1
   18adc:	cmp	r1, #0
   18ae0:	movne	r3, #0
   18ae4:	cmp	r3, #0
   18ae8:	push	{r4, lr}
   18aec:	bne	18b14 <ftello64@plt+0x7680>
   18af0:	mov	r4, r1
   18af4:	bl	1120c <realloc@plt>
   18af8:	adds	r4, r4, #0
   18afc:	movne	r4, #1
   18b00:	cmp	r0, #0
   18b04:	movne	r4, #0
   18b08:	cmp	r4, #0
   18b0c:	popeq	{r4, pc}
   18b10:	bl	18cc0 <ftello64@plt+0x782c>
   18b14:	bl	1117c <free@plt>
   18b18:	mov	r0, #0
   18b1c:	pop	{r4, pc}
   18b20:	push	{r4, r5, r6, lr}
   18b24:	umull	r4, r5, r1, r2
   18b28:	adds	r3, r5, #0
   18b2c:	movne	r3, #1
   18b30:	cmp	r4, #0
   18b34:	blt	18b4c <ftello64@plt+0x76b8>
   18b38:	cmp	r3, #0
   18b3c:	bne	18b4c <ftello64@plt+0x76b8>
   18b40:	mul	r1, r2, r1
   18b44:	pop	{r4, r5, r6, lr}
   18b48:	b	18ad4 <ftello64@plt+0x7640>
   18b4c:	bl	18cc0 <ftello64@plt+0x782c>
   18b50:	push	{r4, r5, r6, r7, r8, lr}
   18b54:	subs	r7, r0, #0
   18b58:	mov	r6, r1
   18b5c:	mov	r5, r2
   18b60:	ldr	r4, [r1]
   18b64:	beq	18b98 <ftello64@plt+0x7704>
   18b68:	mov	r1, r2
   18b6c:	ldr	r0, [pc, #104]	; 18bdc <ftello64@plt+0x7748>
   18b70:	bl	1babc <ftello64@plt+0xa628>
   18b74:	cmp	r0, r4
   18b78:	bls	18bbc <ftello64@plt+0x7728>
   18b7c:	add	r3, r4, #1
   18b80:	add	r4, r3, r4, lsr #1
   18b84:	str	r4, [r6]
   18b88:	mul	r1, r5, r4
   18b8c:	mov	r0, r7
   18b90:	pop	{r4, r5, r6, r7, r8, lr}
   18b94:	b	18ad4 <ftello64@plt+0x7640>
   18b98:	cmp	r4, #0
   18b9c:	beq	18bc0 <ftello64@plt+0x772c>
   18ba0:	umull	r0, r1, r4, r5
   18ba4:	adds	r3, r1, #0
   18ba8:	movne	r3, #1
   18bac:	cmp	r0, #0
   18bb0:	blt	18bbc <ftello64@plt+0x7728>
   18bb4:	cmp	r3, #0
   18bb8:	beq	18b84 <ftello64@plt+0x76f0>
   18bbc:	bl	18cc0 <ftello64@plt+0x782c>
   18bc0:	mov	r1, r2
   18bc4:	mov	r0, #64	; 0x40
   18bc8:	bl	1babc <ftello64@plt+0xa628>
   18bcc:	cmp	r5, #64	; 0x40
   18bd0:	movls	r4, r0
   18bd4:	addhi	r4, r0, #1
   18bd8:	b	18ba0 <ftello64@plt+0x770c>
   18bdc:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   18be0:	cmp	r0, #0
   18be4:	ldr	r3, [r1]
   18be8:	beq	18c0c <ftello64@plt+0x7778>
   18bec:	ldr	r2, [pc, #60]	; 18c30 <ftello64@plt+0x779c>
   18bf0:	cmp	r3, r2
   18bf4:	bhi	18c28 <ftello64@plt+0x7794>
   18bf8:	add	r2, r3, #1
   18bfc:	add	r3, r2, r3, lsr #1
   18c00:	str	r3, [r1]
   18c04:	mov	r1, r3
   18c08:	b	18ad4 <ftello64@plt+0x7640>
   18c0c:	cmp	r3, #0
   18c10:	bne	18c24 <ftello64@plt+0x7790>
   18c14:	mov	r3, #64	; 0x40
   18c18:	str	r3, [r1]
   18c1c:	mov	r1, r3
   18c20:	b	18ad4 <ftello64@plt+0x7640>
   18c24:	bge	18c00 <ftello64@plt+0x776c>
   18c28:	push	{r4, lr}
   18c2c:	bl	18cc0 <ftello64@plt+0x782c>
   18c30:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   18c34:	push	{r4, lr}
   18c38:	mov	r4, r0
   18c3c:	bl	18a78 <ftello64@plt+0x75e4>
   18c40:	mov	r2, r4
   18c44:	mov	r1, #0
   18c48:	pop	{r4, lr}
   18c4c:	b	1138c <memset@plt>
   18c50:	push	{r4, r5, r6, lr}
   18c54:	umull	r4, r5, r0, r1
   18c58:	adds	r3, r5, #0
   18c5c:	movne	r3, #1
   18c60:	cmp	r4, #0
   18c64:	blt	18c7c <ftello64@plt+0x77e8>
   18c68:	cmp	r3, #0
   18c6c:	bne	18c7c <ftello64@plt+0x77e8>
   18c70:	bl	11110 <calloc@plt>
   18c74:	cmp	r0, #0
   18c78:	popne	{r4, r5, r6, pc}
   18c7c:	bl	18cc0 <ftello64@plt+0x782c>
   18c80:	push	{r4, r5, r6, lr}
   18c84:	mov	r4, r1
   18c88:	mov	r5, r0
   18c8c:	mov	r0, r1
   18c90:	bl	18a78 <ftello64@plt+0x75e4>
   18c94:	mov	r2, r4
   18c98:	mov	r1, r5
   18c9c:	pop	{r4, r5, r6, lr}
   18ca0:	b	111a0 <memcpy@plt>
   18ca4:	push	{r4, lr}
   18ca8:	mov	r4, r0
   18cac:	bl	1132c <strlen@plt>
   18cb0:	add	r1, r0, #1
   18cb4:	mov	r0, r4
   18cb8:	pop	{r4, lr}
   18cbc:	b	18c80 <ftello64@plt+0x77ec>
   18cc0:	ldr	r3, [pc, #44]	; 18cf4 <ftello64@plt+0x7860>
   18cc4:	push	{r4, lr}
   18cc8:	mov	r2, #5
   18ccc:	ldr	r1, [pc, #36]	; 18cf8 <ftello64@plt+0x7864>
   18cd0:	mov	r0, #0
   18cd4:	ldr	r4, [r3]
   18cd8:	bl	111dc <dcgettext@plt>
   18cdc:	ldr	r2, [pc, #24]	; 18cfc <ftello64@plt+0x7868>
   18ce0:	mov	r1, #0
   18ce4:	mov	r3, r0
   18ce8:	mov	r0, r4
   18cec:	bl	11290 <error@plt>
   18cf0:	bl	11470 <abort@plt>
   18cf4:	andeq	lr, r2, r4, ror #2
   18cf8:	andeq	sp, r1, r4, ror #6
   18cfc:			; <UNDEFINED> instruction: 0x0001c9b8
   18d00:	push	{r4, lr}
   18d04:	sub	sp, sp, #8
   18d08:	ldr	ip, [sp, #16]
   18d0c:	str	ip, [sp]
   18d10:	bl	1b308 <ftello64@plt+0x9e74>
   18d14:	subs	r4, r0, #0
   18d18:	blt	18d28 <ftello64@plt+0x7894>
   18d1c:	mov	r0, r4
   18d20:	add	sp, sp, #8
   18d24:	pop	{r4, pc}
   18d28:	bl	1135c <__errno_location@plt>
   18d2c:	ldr	r3, [r0]
   18d30:	cmp	r3, #12
   18d34:	bne	18d1c <ftello64@plt+0x7888>
   18d38:	bl	18cc0 <ftello64@plt+0x782c>
   18d3c:	push	{r4, lr}
   18d40:	bl	1b5a0 <ftello64@plt+0xa10c>
   18d44:	subs	r4, r0, #0
   18d48:	beq	18d54 <ftello64@plt+0x78c0>
   18d4c:	mov	r0, r4
   18d50:	pop	{r4, pc}
   18d54:	bl	1135c <__errno_location@plt>
   18d58:	ldr	r3, [r0]
   18d5c:	cmp	r3, #12
   18d60:	bne	18d4c <ftello64@plt+0x78b8>
   18d64:	bl	18cc0 <ftello64@plt+0x782c>
   18d68:	push	{r4, lr}
   18d6c:	bl	1b788 <ftello64@plt+0xa2f4>
   18d70:	subs	r4, r0, #0
   18d74:	beq	18d80 <ftello64@plt+0x78ec>
   18d78:	mov	r0, r4
   18d7c:	pop	{r4, pc}
   18d80:	bl	1135c <__errno_location@plt>
   18d84:	ldr	r3, [r0]
   18d88:	cmp	r3, #12
   18d8c:	bne	18d78 <ftello64@plt+0x78e4>
   18d90:	bl	18cc0 <ftello64@plt+0x782c>
   18d94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d98:	cmp	r2, #36	; 0x24
   18d9c:	mov	r6, r2
   18da0:	ldr	r2, [pc, #2760]	; 19870 <ftello64@plt+0x83dc>
   18da4:	sub	sp, sp, #36	; 0x24
   18da8:	ldr	r2, [r2]
   18dac:	ldr	r9, [sp, #72]	; 0x48
   18db0:	str	r2, [sp, #28]
   18db4:	bhi	19858 <ftello64@plt+0x83c4>
   18db8:	cmp	r1, #0
   18dbc:	mov	r5, r1
   18dc0:	mov	r8, r0
   18dc4:	addeq	r5, sp, #24
   18dc8:	mov	sl, r3
   18dcc:	bl	1135c <__errno_location@plt>
   18dd0:	mov	r4, #0
   18dd4:	mov	r2, r6
   18dd8:	mov	r3, r4
   18ddc:	mov	r1, r5
   18de0:	str	r4, [r0]
   18de4:	mov	fp, r0
   18de8:	mov	r0, r8
   18dec:	bl	11428 <__strtoll_internal@plt>
   18df0:	ldr	r3, [r5]
   18df4:	cmp	r3, r8
   18df8:	str	r3, [sp, #8]
   18dfc:	mov	r6, r0
   18e00:	mov	r7, r1
   18e04:	beq	18e5c <ftello64@plt+0x79c8>
   18e08:	ldr	r4, [fp]
   18e0c:	cmp	r4, #0
   18e10:	beq	18e20 <ftello64@plt+0x798c>
   18e14:	cmp	r4, #34	; 0x22
   18e18:	bne	18f5c <ftello64@plt+0x7ac8>
   18e1c:	mov	r4, #1
   18e20:	cmp	r9, #0
   18e24:	beq	18e38 <ftello64@plt+0x79a4>
   18e28:	ldr	r3, [sp, #8]
   18e2c:	ldrb	r8, [r3]
   18e30:	cmp	r8, #0
   18e34:	bne	19064 <ftello64@plt+0x7bd0>
   18e38:	strd	r6, [sl]
   18e3c:	ldr	r3, [pc, #2604]	; 19870 <ftello64@plt+0x83dc>
   18e40:	ldr	r2, [sp, #28]
   18e44:	mov	r0, r4
   18e48:	ldr	r3, [r3]
   18e4c:	cmp	r2, r3
   18e50:	bne	1986c <ftello64@plt+0x83d8>
   18e54:	add	sp, sp, #36	; 0x24
   18e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e5c:	cmp	r9, r4
   18e60:	beq	18f5c <ftello64@plt+0x7ac8>
   18e64:	ldrb	r8, [r8]
   18e68:	cmp	r8, r4
   18e6c:	beq	18f5c <ftello64@plt+0x7ac8>
   18e70:	mov	r1, r8
   18e74:	mov	r0, r9
   18e78:	bl	11338 <strchr@plt>
   18e7c:	cmp	r0, r4
   18e80:	movne	r6, #1
   18e84:	movne	r7, #0
   18e88:	beq	18f5c <ftello64@plt+0x7ac8>
   18e8c:	sub	fp, r8, #69	; 0x45
   18e90:	cmp	fp, #47	; 0x2f
   18e94:	ldrls	pc, [pc, fp, lsl #2]
   18e98:	b	19084 <ftello64@plt+0x7bf0>
   18e9c:	andeq	r8, r1, r4, ror #30
   18ea0:	andeq	r9, r1, r4, lsl #1
   18ea4:	andeq	r8, r1, r4, ror #30
   18ea8:	andeq	r9, r1, r4, lsl #1
   18eac:	andeq	r9, r1, r4, lsl #1
   18eb0:	andeq	r9, r1, r4, lsl #1
   18eb4:	andeq	r8, r1, r4, ror #30
   18eb8:	andeq	r9, r1, r4, lsl #1
   18ebc:	andeq	r8, r1, r4, ror #30
   18ec0:	andeq	r9, r1, r4, lsl #1
   18ec4:	andeq	r9, r1, r4, lsl #1
   18ec8:	andeq	r8, r1, r4, ror #30
   18ecc:	andeq	r9, r1, r4, lsl #1
   18ed0:	andeq	r9, r1, r4, lsl #1
   18ed4:	andeq	r9, r1, r4, lsl #1
   18ed8:	andeq	r8, r1, r4, ror #30
   18edc:	andeq	r9, r1, r4, lsl #1
   18ee0:	andeq	r9, r1, r4, lsl #1
   18ee4:	andeq	r9, r1, r4, lsl #1
   18ee8:	andeq	r9, r1, r4, lsl #1
   18eec:	andeq	r8, r1, r4, ror #30
   18ef0:	andeq	r8, r1, r4, ror #30
   18ef4:	andeq	r9, r1, r4, lsl #1
   18ef8:	andeq	r9, r1, r4, lsl #1
   18efc:	andeq	r9, r1, r4, lsl #1
   18f00:	andeq	r9, r1, r4, lsl #1
   18f04:	andeq	r9, r1, r4, lsl #1
   18f08:	andeq	r9, r1, r4, lsl #1
   18f0c:	andeq	r9, r1, r4, lsl #1
   18f10:	andeq	r9, r1, r4, lsl #1
   18f14:	andeq	r9, r1, r4, lsl #1
   18f18:	andeq	r9, r1, r4, lsl #1
   18f1c:	andeq	r9, r1, r4, lsl #1
   18f20:	andeq	r9, r1, r4, lsl #1
   18f24:	andeq	r8, r1, r4, ror #30
   18f28:	andeq	r9, r1, r4, lsl #1
   18f2c:	andeq	r9, r1, r4, lsl #1
   18f30:	andeq	r9, r1, r4, lsl #1
   18f34:	andeq	r8, r1, r4, ror #30
   18f38:	andeq	r9, r1, r4, lsl #1
   18f3c:	andeq	r8, r1, r4, ror #30
   18f40:	andeq	r9, r1, r4, lsl #1
   18f44:	andeq	r9, r1, r4, lsl #1
   18f48:	andeq	r9, r1, r4, lsl #1
   18f4c:	andeq	r9, r1, r4, lsl #1
   18f50:	andeq	r9, r1, r4, lsl #1
   18f54:	andeq	r9, r1, r4, lsl #1
   18f58:	andeq	r8, r1, r4, ror #30
   18f5c:	mov	r4, #4
   18f60:	b	18e3c <ftello64@plt+0x79a8>
   18f64:	mov	r0, r9
   18f68:	mov	r1, #48	; 0x30
   18f6c:	bl	11338 <strchr@plt>
   18f70:	cmp	r0, #0
   18f74:	beq	19084 <ftello64@plt+0x7bf0>
   18f78:	ldr	r3, [sp, #8]
   18f7c:	ldrb	r3, [r3, #1]
   18f80:	cmp	r3, #68	; 0x44
   18f84:	beq	19830 <ftello64@plt+0x839c>
   18f88:	cmp	r3, #105	; 0x69
   18f8c:	beq	1983c <ftello64@plt+0x83a8>
   18f90:	cmp	r3, #66	; 0x42
   18f94:	beq	19830 <ftello64@plt+0x839c>
   18f98:	cmp	fp, #47	; 0x2f
   18f9c:	ldrls	pc, [pc, fp, lsl #2]
   18fa0:	b	19078 <ftello64@plt+0x7be4>
   18fa4:	andeq	r9, r1, r0, ror r7
   18fa8:	andeq	r9, r1, r8, ror r0
   18fac:	andeq	r9, r1, ip, asr #14
   18fb0:	andeq	r9, r1, r8, ror r0
   18fb4:	andeq	r9, r1, r8, ror r0
   18fb8:	andeq	r9, r1, r8, ror r0
   18fbc:	andeq	r9, r1, r4, lsr r7
   18fc0:	andeq	r9, r1, r8, ror r0
   18fc4:	andeq	r9, r1, r8, lsl r7
   18fc8:	andeq	r9, r1, r8, ror r0
   18fcc:	andeq	r9, r1, r8, ror r0
   18fd0:	strdeq	r9, [r1], -r4
   18fd4:	andeq	r9, r1, r8, ror r0
   18fd8:	andeq	r9, r1, r8, ror r0
   18fdc:	andeq	r9, r1, r8, ror r0
   18fe0:	ldrdeq	r9, [r1], -r0
   18fe4:	andeq	r9, r1, r8, ror r0
   18fe8:	andeq	r9, r1, r8, ror r0
   18fec:	andeq	r9, r1, r8, ror r0
   18ff0:	andeq	r9, r1, r8, ror r0
   18ff4:	andeq	r9, r1, ip, lsr #13
   18ff8:	andeq	r9, r1, r8, lsl #13
   18ffc:	andeq	r9, r1, r8, ror r0
   19000:	andeq	r9, r1, r8, ror r0
   19004:	andeq	r9, r1, r8, ror r0
   19008:	andeq	r9, r1, r8, ror r0
   1900c:	andeq	r9, r1, r8, ror r0
   19010:	andeq	r9, r1, r8, ror r0
   19014:	andeq	r9, r1, r8, ror r0
   19018:	andeq	r9, r1, r0, asr #4
   1901c:	muleq	r1, r4, r7
   19020:	andeq	r9, r1, r8, ror r0
   19024:	andeq	r9, r1, r8, ror r0
   19028:	andeq	r9, r1, r8, ror r0
   1902c:	andeq	r9, r1, ip, asr #14
   19030:	andeq	r9, r1, r8, ror r0
   19034:	andeq	r9, r1, r8, ror r0
   19038:	andeq	r9, r1, r8, ror r0
   1903c:	andeq	r9, r1, r4, lsr r7
   19040:	andeq	r9, r1, r8, ror r0
   19044:	andeq	r9, r1, r8, lsl r7
   19048:	andeq	r9, r1, r8, ror r0
   1904c:	andeq	r9, r1, r8, ror r0
   19050:	andeq	r9, r1, r8, ror r0
   19054:	andeq	r9, r1, r8, ror r0
   19058:	andeq	r9, r1, r8, ror r0
   1905c:	andeq	r9, r1, r8, ror r0
   19060:	ldrdeq	r9, [r1], -r0
   19064:	mov	r1, r8
   19068:	mov	r0, r9
   1906c:	bl	11338 <strchr@plt>
   19070:	cmp	r0, #0
   19074:	bne	18e8c <ftello64@plt+0x79f8>
   19078:	strd	r6, [sl]
   1907c:	orr	r4, r4, #2
   19080:	b	18e3c <ftello64@plt+0x79a8>
   19084:	mov	fp, #1
   19088:	mov	r3, #1024	; 0x400
   1908c:	sub	r8, r8, #66	; 0x42
   19090:	cmp	r8, #53	; 0x35
   19094:	ldrls	pc, [pc, r8, lsl #2]
   19098:	b	19078 <ftello64@plt+0x7be4>
   1909c:	andeq	r9, r1, ip, ror r2
   190a0:	andeq	r9, r1, r8, ror r0
   190a4:	andeq	r9, r1, r8, ror r0
   190a8:	strdeq	r9, [r1], -r4
   190ac:	andeq	r9, r1, r8, ror r0
   190b0:	andeq	r9, r1, r8, lsr r4
   190b4:	andeq	r9, r1, r8, ror r0
   190b8:	andeq	r9, r1, r8, ror r0
   190bc:	andeq	r9, r1, r8, ror r0
   190c0:	ldrdeq	r9, [r1], -ip
   190c4:	andeq	r9, r1, r8, ror r0
   190c8:	andeq	r9, r1, r4, ror r1
   190cc:	andeq	r9, r1, r8, ror r0
   190d0:	andeq	r9, r1, r8, ror r0
   190d4:			; <UNDEFINED> instruction: 0x000192b4
   190d8:	andeq	r9, r1, r8, ror r0
   190dc:	andeq	r9, r1, r8, ror r0
   190e0:	andeq	r9, r1, r8, ror r0
   190e4:	andeq	r9, r1, ip, asr #9
   190e8:	andeq	r9, r1, r8, ror r0
   190ec:	andeq	r9, r1, r8, ror r0
   190f0:	andeq	r9, r1, r8, ror r0
   190f4:	andeq	r9, r1, r8, ror r0
   190f8:	andeq	r9, r1, r8, asr #6
   190fc:	andeq	r9, r1, r0, ror #10
   19100:	andeq	r9, r1, r8, ror r0
   19104:	andeq	r9, r1, r8, ror r0
   19108:	andeq	r9, r1, r8, ror r0
   1910c:	andeq	r9, r1, r8, ror r0
   19110:	andeq	r9, r1, r8, ror r0
   19114:	andeq	r9, r1, r8, ror r0
   19118:	andeq	r9, r1, r8, ror r0
   1911c:	andeq	r9, r1, r4, asr #4
   19120:	andeq	r9, r1, r0, lsl #4
   19124:	andeq	r9, r1, r8, ror r0
   19128:	andeq	r9, r1, r8, ror r0
   1912c:	andeq	r9, r1, r8, ror r0
   19130:	andeq	r9, r1, r8, lsr r4
   19134:	andeq	r9, r1, r8, ror r0
   19138:	andeq	r9, r1, r8, ror r0
   1913c:	andeq	r9, r1, r8, ror r0
   19140:	ldrdeq	r9, [r1], -ip
   19144:	andeq	r9, r1, r8, ror r0
   19148:	andeq	r9, r1, r4, ror r1
   1914c:	andeq	r9, r1, r8, ror r0
   19150:	andeq	r9, r1, r8, ror r0
   19154:	andeq	r9, r1, r8, ror r0
   19158:	andeq	r9, r1, r8, ror r0
   1915c:	andeq	r9, r1, r8, ror r0
   19160:	andeq	r9, r1, r8, ror r0
   19164:	andeq	r9, r1, ip, asr #9
   19168:	andeq	r9, r1, r8, ror r0
   1916c:	andeq	r9, r1, r8, ror r0
   19170:	andeq	r9, r1, ip, lsl r2
   19174:	asr	r9, r3, #31
   19178:	mov	r2, r3
   1917c:	mov	r8, r3
   19180:	mov	r0, #0
   19184:	mov	r3, r9
   19188:	mov	r1, #-2147483648	; 0x80000000
   1918c:	bl	1bcc8 <ftello64@plt+0xa834>
   19190:	strd	r0, [sp]
   19194:	ldrd	r2, [sp]
   19198:	cmp	r6, r2
   1919c:	sbcs	r3, r7, r3
   191a0:	blt	197b0 <ftello64@plt+0x831c>
   191a4:	mov	r3, r9
   191a8:	mov	r2, r8
   191ac:	mvn	r0, #0
   191b0:	mvn	r1, #-2147483648	; 0x80000000
   191b4:	bl	1bcc8 <ftello64@plt+0xa834>
   191b8:	cmp	r0, r6
   191bc:	sbcs	r3, r1, r7
   191c0:	blt	197c0 <ftello64@plt+0x832c>
   191c4:	mul	ip, r6, r9
   191c8:	umull	r2, r3, r6, r8
   191cc:	mla	ip, r8, r7, ip
   191d0:	ldrd	r6, [sp]
   191d4:	add	r3, ip, r3
   191d8:	cmp	r2, r6
   191dc:	sbcs	ip, r3, r7
   191e0:	blt	197b0 <ftello64@plt+0x831c>
   191e4:	cmp	r0, r2
   191e8:	sbcs	r1, r1, r3
   191ec:	blt	197c0 <ftello64@plt+0x832c>
   191f0:	mul	r1, r2, r9
   191f4:	umull	r6, r7, r2, r8
   191f8:	mla	r8, r8, r3, r1
   191fc:	add	r7, r8, r7
   19200:	ldr	r2, [sp, #8]
   19204:	add	r3, r2, fp
   19208:	str	r3, [r5]
   1920c:	ldrb	r3, [r2, fp]
   19210:	cmp	r3, #0
   19214:	orrne	r4, r4, #2
   19218:	b	18e38 <ftello64@plt+0x79a4>
   1921c:	cmp	r6, #0
   19220:	sbcs	r3, r7, #-1073741824	; 0xc0000000
   19224:	blt	197b0 <ftello64@plt+0x831c>
   19228:	cmp	r6, #0
   1922c:	sbcs	r3, r7, #1073741824	; 0x40000000
   19230:	bge	197c0 <ftello64@plt+0x832c>
   19234:	adds	r6, r6, r6
   19238:	adc	r7, r7, r7
   1923c:	b	19200 <ftello64@plt+0x7d6c>
   19240:	mov	fp, #1
   19244:	mov	r2, #0
   19248:	ldr	r3, [pc, #1572]	; 19874 <ftello64@plt+0x83e0>
   1924c:	cmp	r6, r2
   19250:	sbcs	r3, r7, r3
   19254:	blt	197b0 <ftello64@plt+0x831c>
   19258:	cmp	r6, #0
   1925c:	sbcs	r3, r7, #4194304	; 0x400000
   19260:	bge	197c0 <ftello64@plt+0x832c>
   19264:	lsl	r3, r7, #9
   19268:	orr	r3, r3, r6, lsr #23
   1926c:	lsl	r2, r6, #9
   19270:	mov	r6, r2
   19274:	mov	r7, r3
   19278:	b	19200 <ftello64@plt+0x7d6c>
   1927c:	mov	r2, #0
   19280:	ldr	r3, [pc, #1520]	; 19878 <ftello64@plt+0x83e4>
   19284:	cmp	r6, r2
   19288:	sbcs	r3, r7, r3
   1928c:	blt	197b0 <ftello64@plt+0x831c>
   19290:	cmp	r6, #0
   19294:	sbcs	r3, r7, #2097152	; 0x200000
   19298:	bge	197c0 <ftello64@plt+0x832c>
   1929c:	lsl	r3, r7, #10
   192a0:	orr	r3, r3, r6, lsr #22
   192a4:	lsl	r2, r6, #10
   192a8:	mov	r6, r2
   192ac:	mov	r7, r3
   192b0:	b	19200 <ftello64@plt+0x7d6c>
   192b4:	asr	r1, r3, #31
   192b8:	mov	r2, r3
   192bc:	mov	r3, r1
   192c0:	mov	r0, #0
   192c4:	mov	r1, #-2147483648	; 0x80000000
   192c8:	strd	r2, [sp]
   192cc:	bl	1bcc8 <ftello64@plt+0xa834>
   192d0:	str	fp, [sp, #12]
   192d4:	strd	r4, [sp, #16]
   192d8:	mov	r8, #5
   192dc:	ldrd	r4, [sp]
   192e0:	mov	r9, #0
   192e4:	str	sl, [sp]
   192e8:	mov	fp, r1
   192ec:	mov	sl, r0
   192f0:	b	1932c <ftello64@plt+0x7e98>
   192f4:	mov	r3, r5
   192f8:	mov	r2, r4
   192fc:	mvn	r0, #0
   19300:	mvn	r1, #-2147483648	; 0x80000000
   19304:	bl	1bcc8 <ftello64@plt+0xa834>
   19308:	cmp	r0, r6
   1930c:	sbcs	r3, r1, r7
   19310:	blt	19800 <ftello64@plt+0x836c>
   19314:	mul	r3, r6, r5
   19318:	mla	r3, r4, r7, r3
   1931c:	umull	r6, r7, r6, r4
   19320:	add	r7, r3, r7
   19324:	subs	r8, r8, #1
   19328:	beq	1979c <ftello64@plt+0x8308>
   1932c:	cmp	r6, sl
   19330:	sbcs	r3, r7, fp
   19334:	bge	192f4 <ftello64@plt+0x7e60>
   19338:	mov	r9, #1
   1933c:	mov	r6, #0
   19340:	mov	r7, #-2147483648	; 0x80000000
   19344:	b	19324 <ftello64@plt+0x7e90>
   19348:	asr	r1, r3, #31
   1934c:	mov	r2, r3
   19350:	mov	r3, r1
   19354:	mov	r0, #0
   19358:	mov	r1, #-2147483648	; 0x80000000
   1935c:	strd	r2, [sp]
   19360:	bl	1bcc8 <ftello64@plt+0xa834>
   19364:	str	fp, [sp, #12]
   19368:	strd	r4, [sp, #16]
   1936c:	mov	r8, #8
   19370:	ldrd	r4, [sp]
   19374:	mov	r9, #0
   19378:	str	sl, [sp]
   1937c:	mov	fp, r1
   19380:	mov	sl, r0
   19384:	b	193c0 <ftello64@plt+0x7f2c>
   19388:	mov	r3, r5
   1938c:	mov	r2, r4
   19390:	mvn	r0, #0
   19394:	mvn	r1, #-2147483648	; 0x80000000
   19398:	bl	1bcc8 <ftello64@plt+0xa834>
   1939c:	cmp	r0, r6
   193a0:	sbcs	r3, r1, r7
   193a4:	blt	197e0 <ftello64@plt+0x834c>
   193a8:	mul	r3, r6, r5
   193ac:	mla	r3, r4, r7, r3
   193b0:	umull	r6, r7, r6, r4
   193b4:	add	r7, r3, r7
   193b8:	subs	r8, r8, #1
   193bc:	beq	1979c <ftello64@plt+0x8308>
   193c0:	cmp	r6, sl
   193c4:	sbcs	r3, r7, fp
   193c8:	bge	19388 <ftello64@plt+0x7ef4>
   193cc:	mov	r9, #1
   193d0:	mov	r6, #0
   193d4:	mov	r7, #-2147483648	; 0x80000000
   193d8:	b	193b8 <ftello64@plt+0x7f24>
   193dc:	asr	r9, r3, #31
   193e0:	mov	r8, r3
   193e4:	mov	r2, r3
   193e8:	mov	r0, #0
   193ec:	mov	r3, r9
   193f0:	mov	r1, #-2147483648	; 0x80000000
   193f4:	bl	1bcc8 <ftello64@plt+0xa834>
   193f8:	cmp	r6, r0
   193fc:	sbcs	r3, r7, r1
   19400:	blt	197b0 <ftello64@plt+0x831c>
   19404:	mov	r3, r9
   19408:	mov	r2, r8
   1940c:	mvn	r0, #0
   19410:	mvn	r1, #-2147483648	; 0x80000000
   19414:	bl	1bcc8 <ftello64@plt+0xa834>
   19418:	cmp	r0, r6
   1941c:	sbcs	r3, r1, r7
   19420:	blt	197c0 <ftello64@plt+0x832c>
   19424:	mul	r3, r6, r9
   19428:	mla	r3, r8, r7, r3
   1942c:	umull	r6, r7, r6, r8
   19430:	add	r7, r3, r7
   19434:	b	19200 <ftello64@plt+0x7d6c>
   19438:	asr	r1, r3, #31
   1943c:	mov	r2, r3
   19440:	mov	r3, r1
   19444:	mov	r0, #0
   19448:	mov	r1, #-2147483648	; 0x80000000
   1944c:	strd	r2, [sp]
   19450:	bl	1bcc8 <ftello64@plt+0xa834>
   19454:	str	fp, [sp, #12]
   19458:	strd	r4, [sp, #16]
   1945c:	mov	r8, #3
   19460:	ldrd	r4, [sp]
   19464:	mov	r9, #0
   19468:	str	sl, [sp]
   1946c:	mov	fp, r1
   19470:	mov	sl, r0
   19474:	b	194b0 <ftello64@plt+0x801c>
   19478:	mov	r3, r5
   1947c:	mov	r2, r4
   19480:	mvn	r0, #0
   19484:	mvn	r1, #-2147483648	; 0x80000000
   19488:	bl	1bcc8 <ftello64@plt+0xa834>
   1948c:	cmp	r0, r6
   19490:	sbcs	r3, r1, r7
   19494:	blt	197d0 <ftello64@plt+0x833c>
   19498:	mul	r3, r6, r5
   1949c:	mla	r3, r4, r7, r3
   194a0:	umull	r6, r7, r6, r4
   194a4:	add	r7, r3, r7
   194a8:	subs	r8, r8, #1
   194ac:	beq	1979c <ftello64@plt+0x8308>
   194b0:	cmp	r6, sl
   194b4:	sbcs	r3, r7, fp
   194b8:	bge	19478 <ftello64@plt+0x7fe4>
   194bc:	mov	r9, #1
   194c0:	mov	r6, #0
   194c4:	mov	r7, #-2147483648	; 0x80000000
   194c8:	b	194a8 <ftello64@plt+0x8014>
   194cc:	asr	r1, r3, #31
   194d0:	mov	r2, r3
   194d4:	mov	r3, r1
   194d8:	mov	r0, #0
   194dc:	mov	r1, #-2147483648	; 0x80000000
   194e0:	strd	r2, [sp]
   194e4:	bl	1bcc8 <ftello64@plt+0xa834>
   194e8:	str	fp, [sp, #12]
   194ec:	strd	r4, [sp, #16]
   194f0:	mov	r8, #4
   194f4:	ldrd	r4, [sp]
   194f8:	mov	r9, #0
   194fc:	str	sl, [sp]
   19500:	mov	fp, r1
   19504:	mov	sl, r0
   19508:	b	19544 <ftello64@plt+0x80b0>
   1950c:	mov	r3, r5
   19510:	mov	r2, r4
   19514:	mvn	r0, #0
   19518:	mvn	r1, #-2147483648	; 0x80000000
   1951c:	bl	1bcc8 <ftello64@plt+0xa834>
   19520:	cmp	r0, r6
   19524:	sbcs	r3, r1, r7
   19528:	blt	19820 <ftello64@plt+0x838c>
   1952c:	mul	r3, r6, r5
   19530:	mla	r3, r4, r7, r3
   19534:	umull	r6, r7, r6, r4
   19538:	add	r7, r3, r7
   1953c:	subs	r8, r8, #1
   19540:	beq	1979c <ftello64@plt+0x8308>
   19544:	cmp	r6, sl
   19548:	sbcs	r3, r7, fp
   1954c:	bge	1950c <ftello64@plt+0x8078>
   19550:	mov	r9, #1
   19554:	mov	r6, #0
   19558:	mov	r7, #-2147483648	; 0x80000000
   1955c:	b	1953c <ftello64@plt+0x80a8>
   19560:	asr	r1, r3, #31
   19564:	mov	r2, r3
   19568:	mov	r3, r1
   1956c:	mov	r0, #0
   19570:	mov	r1, #-2147483648	; 0x80000000
   19574:	strd	r2, [sp]
   19578:	bl	1bcc8 <ftello64@plt+0xa834>
   1957c:	str	fp, [sp, #12]
   19580:	strd	r4, [sp, #16]
   19584:	mov	r8, #7
   19588:	ldrd	r4, [sp]
   1958c:	mov	r9, #0
   19590:	str	sl, [sp]
   19594:	mov	fp, r1
   19598:	mov	sl, r0
   1959c:	b	195d8 <ftello64@plt+0x8144>
   195a0:	mov	r3, r5
   195a4:	mov	r2, r4
   195a8:	mvn	r0, #0
   195ac:	mvn	r1, #-2147483648	; 0x80000000
   195b0:	bl	1bcc8 <ftello64@plt+0xa834>
   195b4:	cmp	r0, r6
   195b8:	sbcs	r3, r1, r7
   195bc:	blt	19810 <ftello64@plt+0x837c>
   195c0:	mul	r3, r6, r5
   195c4:	mla	r3, r4, r7, r3
   195c8:	umull	r6, r7, r6, r4
   195cc:	add	r7, r3, r7
   195d0:	subs	r8, r8, #1
   195d4:	beq	1979c <ftello64@plt+0x8308>
   195d8:	cmp	r6, sl
   195dc:	sbcs	r3, r7, fp
   195e0:	bge	195a0 <ftello64@plt+0x810c>
   195e4:	mov	r9, #1
   195e8:	mov	r6, #0
   195ec:	mov	r7, #-2147483648	; 0x80000000
   195f0:	b	195d0 <ftello64@plt+0x813c>
   195f4:	asr	r1, r3, #31
   195f8:	mov	r2, r3
   195fc:	mov	r3, r1
   19600:	mov	r0, #0
   19604:	mov	r1, #-2147483648	; 0x80000000
   19608:	strd	r2, [sp]
   1960c:	bl	1bcc8 <ftello64@plt+0xa834>
   19610:	str	fp, [sp, #12]
   19614:	strd	r4, [sp, #16]
   19618:	mov	r8, #6
   1961c:	ldrd	r4, [sp]
   19620:	mov	r9, #0
   19624:	str	sl, [sp]
   19628:	mov	fp, r1
   1962c:	mov	sl, r0
   19630:	b	1966c <ftello64@plt+0x81d8>
   19634:	mov	r3, r5
   19638:	mov	r2, r4
   1963c:	mvn	r0, #0
   19640:	mvn	r1, #-2147483648	; 0x80000000
   19644:	bl	1bcc8 <ftello64@plt+0xa834>
   19648:	cmp	r0, r6
   1964c:	sbcs	r3, r1, r7
   19650:	blt	197f0 <ftello64@plt+0x835c>
   19654:	mul	r3, r6, r5
   19658:	mla	r3, r4, r7, r3
   1965c:	umull	r6, r7, r6, r4
   19660:	add	r7, r3, r7
   19664:	subs	r8, r8, #1
   19668:	beq	1979c <ftello64@plt+0x8308>
   1966c:	cmp	r6, sl
   19670:	sbcs	r3, r7, fp
   19674:	bge	19634 <ftello64@plt+0x81a0>
   19678:	mov	r9, #1
   1967c:	mov	r6, #0
   19680:	mov	r7, #-2147483648	; 0x80000000
   19684:	b	19664 <ftello64@plt+0x81d0>
   19688:	ldr	r3, [pc, #488]	; 19878 <ftello64@plt+0x83e4>
   1968c:	mov	r2, #0
   19690:	mov	r0, r2
   19694:	mov	r1, r3
   19698:	mov	r2, #1024	; 0x400
   1969c:	mov	r3, #0
   196a0:	mov	fp, #1
   196a4:	strd	r2, [sp]
   196a8:	b	1957c <ftello64@plt+0x80e8>
   196ac:	ldr	r3, [pc, #452]	; 19878 <ftello64@plt+0x83e4>
   196b0:	mov	r2, #0
   196b4:	mov	r0, r2
   196b8:	mov	r1, r3
   196bc:	mov	r2, #1024	; 0x400
   196c0:	mov	r3, #0
   196c4:	mov	fp, #1
   196c8:	strd	r2, [sp]
   196cc:	b	19364 <ftello64@plt+0x7ed0>
   196d0:	ldr	r3, [pc, #416]	; 19878 <ftello64@plt+0x83e4>
   196d4:	mov	r2, #0
   196d8:	mov	r0, r2
   196dc:	mov	r1, r3
   196e0:	mov	r2, #1024	; 0x400
   196e4:	mov	r3, #0
   196e8:	mov	fp, #1
   196ec:	strd	r2, [sp]
   196f0:	b	194e8 <ftello64@plt+0x8054>
   196f4:	ldr	r3, [pc, #380]	; 19878 <ftello64@plt+0x83e4>
   196f8:	mov	r2, #0
   196fc:	mov	r0, r2
   19700:	mov	r1, r3
   19704:	mov	r2, #1024	; 0x400
   19708:	mov	r3, #0
   1970c:	mov	fp, #1
   19710:	strd	r2, [sp]
   19714:	b	192d0 <ftello64@plt+0x7e3c>
   19718:	ldr	r3, [pc, #344]	; 19878 <ftello64@plt+0x83e4>
   1971c:	mov	r2, #0
   19720:	mov	fp, #1
   19724:	strd	r2, [sp]
   19728:	mov	r8, #1024	; 0x400
   1972c:	mov	r9, #0
   19730:	b	19194 <ftello64@plt+0x7d00>
   19734:	mov	fp, #1
   19738:	mov	r0, #0
   1973c:	ldr	r1, [pc, #308]	; 19878 <ftello64@plt+0x83e4>
   19740:	mov	r8, #1024	; 0x400
   19744:	mov	r9, #0
   19748:	b	193f8 <ftello64@plt+0x7f64>
   1974c:	ldr	r3, [pc, #292]	; 19878 <ftello64@plt+0x83e4>
   19750:	mov	r2, #0
   19754:	mov	r0, r2
   19758:	mov	r1, r3
   1975c:	mov	r2, #1024	; 0x400
   19760:	mov	r3, #0
   19764:	mov	fp, #1
   19768:	strd	r2, [sp]
   1976c:	b	19454 <ftello64@plt+0x7fc0>
   19770:	ldr	r3, [pc, #256]	; 19878 <ftello64@plt+0x83e4>
   19774:	mov	r2, #0
   19778:	mov	r0, r2
   1977c:	mov	r1, r3
   19780:	mov	r2, #1024	; 0x400
   19784:	mov	r3, #0
   19788:	mov	fp, #1
   1978c:	strd	r2, [sp]
   19790:	b	19610 <ftello64@plt+0x817c>
   19794:	mov	fp, #1
   19798:	b	19200 <ftello64@plt+0x7d6c>
   1979c:	ldrd	r4, [sp, #16]
   197a0:	ldr	fp, [sp, #12]
   197a4:	ldr	sl, [sp]
   197a8:	orr	r4, r4, r9
   197ac:	b	19200 <ftello64@plt+0x7d6c>
   197b0:	mov	r4, #1
   197b4:	mov	r6, #0
   197b8:	mov	r7, #-2147483648	; 0x80000000
   197bc:	b	19200 <ftello64@plt+0x7d6c>
   197c0:	mov	r4, #1
   197c4:	mvn	r6, #0
   197c8:	mvn	r7, #-2147483648	; 0x80000000
   197cc:	b	19200 <ftello64@plt+0x7d6c>
   197d0:	mov	r9, #1
   197d4:	mvn	r6, #0
   197d8:	mvn	r7, #-2147483648	; 0x80000000
   197dc:	b	194a8 <ftello64@plt+0x8014>
   197e0:	mov	r9, #1
   197e4:	mvn	r6, #0
   197e8:	mvn	r7, #-2147483648	; 0x80000000
   197ec:	b	193b8 <ftello64@plt+0x7f24>
   197f0:	mov	r9, #1
   197f4:	mvn	r6, #0
   197f8:	mvn	r7, #-2147483648	; 0x80000000
   197fc:	b	19664 <ftello64@plt+0x81d0>
   19800:	mov	r9, #1
   19804:	mvn	r6, #0
   19808:	mvn	r7, #-2147483648	; 0x80000000
   1980c:	b	19324 <ftello64@plt+0x7e90>
   19810:	mov	r9, #1
   19814:	mvn	r6, #0
   19818:	mvn	r7, #-2147483648	; 0x80000000
   1981c:	b	195d0 <ftello64@plt+0x813c>
   19820:	mov	r9, #1
   19824:	mvn	r6, #0
   19828:	mvn	r7, #-2147483648	; 0x80000000
   1982c:	b	1953c <ftello64@plt+0x80a8>
   19830:	mov	fp, #2
   19834:	mov	r3, #1000	; 0x3e8
   19838:	b	1908c <ftello64@plt+0x7bf8>
   1983c:	ldr	r3, [sp, #8]
   19840:	ldrb	r2, [r3, #2]
   19844:	mov	r3, #1024	; 0x400
   19848:	cmp	r2, #66	; 0x42
   1984c:	movne	fp, #1
   19850:	moveq	fp, #3
   19854:	b	1908c <ftello64@plt+0x7bf8>
   19858:	ldr	r3, [pc, #28]	; 1987c <ftello64@plt+0x83e8>
   1985c:	mov	r2, #96	; 0x60
   19860:	ldr	r1, [pc, #24]	; 19880 <ftello64@plt+0x83ec>
   19864:	ldr	r0, [pc, #24]	; 19884 <ftello64@plt+0x83f0>
   19868:	bl	11488 <__assert_fail@plt>
   1986c:	bl	111f4 <__stack_chk_fail@plt>
   19870:	andeq	sp, r2, r8, lsl #30
   19874:			; <UNDEFINED> instruction: 0xffc00000
   19878:			; <UNDEFINED> instruction: 0xffe00000
   1987c:	andeq	sp, r1, r8, ror r3
   19880:	andeq	sp, r1, r4, lsl #7
   19884:	muleq	r1, r4, r3
   19888:	push	{r4, r5, lr}
   1988c:	sub	sp, sp, #12
   19890:	mov	r4, r0
   19894:	bl	113b0 <fileno@plt>
   19898:	cmp	r0, #0
   1989c:	mov	r0, r4
   198a0:	blt	1991c <ftello64@plt+0x8488>
   198a4:	bl	112cc <__freading@plt>
   198a8:	cmp	r0, #0
   198ac:	bne	198e8 <ftello64@plt+0x8454>
   198b0:	mov	r0, r4
   198b4:	bl	19928 <ftello64@plt+0x8494>
   198b8:	cmp	r0, #0
   198bc:	beq	19918 <ftello64@plt+0x8484>
   198c0:	bl	1135c <__errno_location@plt>
   198c4:	mov	r5, r0
   198c8:	mov	r0, r4
   198cc:	ldr	r4, [r5]
   198d0:	bl	113d4 <fclose@plt>
   198d4:	cmp	r4, #0
   198d8:	mvnne	r0, #0
   198dc:	strne	r4, [r5]
   198e0:	add	sp, sp, #12
   198e4:	pop	{r4, r5, pc}
   198e8:	mov	r0, r4
   198ec:	bl	113b0 <fileno@plt>
   198f0:	mov	r3, #1
   198f4:	str	r3, [sp]
   198f8:	mov	r2, #0
   198fc:	mov	r3, #0
   19900:	bl	11254 <lseek64@plt>
   19904:	mvn	r3, #0
   19908:	mvn	r2, #0
   1990c:	cmp	r1, r3
   19910:	cmpeq	r0, r2
   19914:	bne	198b0 <ftello64@plt+0x841c>
   19918:	mov	r0, r4
   1991c:	add	sp, sp, #12
   19920:	pop	{r4, r5, lr}
   19924:	b	113d4 <fclose@plt>
   19928:	push	{r4, lr}
   1992c:	subs	r4, r0, #0
   19930:	sub	sp, sp, #8
   19934:	beq	19950 <ftello64@plt+0x84bc>
   19938:	bl	112cc <__freading@plt>
   1993c:	cmp	r0, #0
   19940:	beq	19950 <ftello64@plt+0x84bc>
   19944:	ldr	r3, [r4]
   19948:	tst	r3, #256	; 0x100
   1994c:	bne	19960 <ftello64@plt+0x84cc>
   19950:	mov	r0, r4
   19954:	add	sp, sp, #8
   19958:	pop	{r4, lr}
   1995c:	b	11158 <fflush@plt>
   19960:	mov	r3, #1
   19964:	str	r3, [sp]
   19968:	mov	r2, #0
   1996c:	mov	r3, #0
   19970:	mov	r0, r4
   19974:	bl	19988 <ftello64@plt+0x84f4>
   19978:	mov	r0, r4
   1997c:	add	sp, sp, #8
   19980:	pop	{r4, lr}
   19984:	b	11158 <fflush@plt>
   19988:	push	{r4, r5, r6, r7, r8, lr}
   1998c:	sub	sp, sp, #8
   19990:	ldmib	r0, {ip, lr}
   19994:	mov	r4, r0
   19998:	ldr	r5, [sp, #32]
   1999c:	cmp	lr, ip
   199a0:	beq	199b8 <ftello64@plt+0x8524>
   199a4:	str	r5, [sp, #32]
   199a8:	mov	r0, r4
   199ac:	add	sp, sp, #8
   199b0:	pop	{r4, r5, r6, r7, r8, lr}
   199b4:	b	113ec <fseeko64@plt>
   199b8:	ldr	lr, [r0, #20]
   199bc:	ldr	ip, [r0, #16]
   199c0:	cmp	lr, ip
   199c4:	bne	199a4 <ftello64@plt+0x8510>
   199c8:	ldr	r8, [r0, #36]	; 0x24
   199cc:	cmp	r8, #0
   199d0:	bne	199a4 <ftello64@plt+0x8510>
   199d4:	mov	r6, r2
   199d8:	mov	r7, r3
   199dc:	bl	113b0 <fileno@plt>
   199e0:	mov	r2, r6
   199e4:	mov	r3, r7
   199e8:	str	r5, [sp]
   199ec:	bl	11254 <lseek64@plt>
   199f0:	mvn	r3, #0
   199f4:	mvn	r2, #0
   199f8:	cmp	r1, r3
   199fc:	cmpeq	r0, r2
   19a00:	beq	19a20 <ftello64@plt+0x858c>
   19a04:	ldr	r3, [r4]
   19a08:	strd	r0, [r4, #80]	; 0x50
   19a0c:	mov	r0, r8
   19a10:	bic	r3, r3, #16
   19a14:	str	r3, [r4]
   19a18:	add	sp, sp, #8
   19a1c:	pop	{r4, r5, r6, r7, r8, pc}
   19a20:	mvn	r0, #0
   19a24:	b	19a18 <ftello64@plt+0x8584>
   19a28:	push	{r4, r5, r6, r7, r8, lr}
   19a2c:	subs	r7, r0, #0
   19a30:	ldr	r5, [pc, #108]	; 19aa4 <ftello64@plt+0x8610>
   19a34:	sub	sp, sp, #8
   19a38:	mov	r8, r1
   19a3c:	ldr	r1, [r5]
   19a40:	moveq	r7, sp
   19a44:	str	r1, [sp, #4]
   19a48:	mov	r0, r7
   19a4c:	mov	r1, r8
   19a50:	mov	r6, r2
   19a54:	bl	11284 <mbrtowc@plt>
   19a58:	cmp	r6, #0
   19a5c:	cmnne	r0, #3
   19a60:	mov	r4, r0
   19a64:	bhi	19a84 <ftello64@plt+0x85f0>
   19a68:	ldr	r2, [sp, #4]
   19a6c:	ldr	r3, [r5]
   19a70:	mov	r0, r4
   19a74:	cmp	r2, r3
   19a78:	bne	19aa0 <ftello64@plt+0x860c>
   19a7c:	add	sp, sp, #8
   19a80:	pop	{r4, r5, r6, r7, r8, pc}
   19a84:	mov	r0, #0
   19a88:	bl	19b8c <ftello64@plt+0x86f8>
   19a8c:	cmp	r0, #0
   19a90:	moveq	r4, #1
   19a94:	ldrbeq	r3, [r8]
   19a98:	streq	r3, [r7]
   19a9c:	b	19a68 <ftello64@plt+0x85d4>
   19aa0:	bl	111f4 <__stack_chk_fail@plt>
   19aa4:	andeq	sp, r2, r8, lsl #30
   19aa8:	cmp	r0, r1
   19aac:	beq	19b10 <ftello64@plt+0x867c>
   19ab0:	push	{lr}		; (str lr, [sp, #-4]!)
   19ab4:	sub	r0, r0, #1
   19ab8:	sub	r1, r1, #1
   19abc:	b	19ac8 <ftello64@plt+0x8634>
   19ac0:	cmp	r3, r2
   19ac4:	bne	19b00 <ftello64@plt+0x866c>
   19ac8:	ldrb	r3, [r0, #1]!
   19acc:	sub	r2, r3, #65	; 0x41
   19ad0:	cmp	r2, #25
   19ad4:	ldrb	r2, [r1, #1]!
   19ad8:	mov	ip, r3
   19adc:	addls	ip, r3, #32
   19ae0:	sub	lr, r2, #65	; 0x41
   19ae4:	uxtbls	r3, ip
   19ae8:	cmp	lr, #25
   19aec:	mov	lr, r2
   19af0:	addls	lr, r2, #32
   19af4:	uxtbls	r2, lr
   19af8:	cmp	r3, #0
   19afc:	bne	19ac0 <ftello64@plt+0x862c>
   19b00:	uxtb	ip, ip
   19b04:	uxtb	r0, lr
   19b08:	sub	r0, ip, r0
   19b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   19b10:	mov	r0, #0
   19b14:	bx	lr
   19b18:	push	{r4, r5, r6, lr}
   19b1c:	mov	r4, r0
   19b20:	bl	11278 <__fpending@plt>
   19b24:	ldr	r5, [r4]
   19b28:	and	r5, r5, #32
   19b2c:	mov	r6, r0
   19b30:	mov	r0, r4
   19b34:	bl	19888 <ftello64@plt+0x83f4>
   19b38:	cmp	r5, #0
   19b3c:	mov	r4, r0
   19b40:	bne	19b6c <ftello64@plt+0x86d8>
   19b44:	cmp	r0, #0
   19b48:	beq	19b64 <ftello64@plt+0x86d0>
   19b4c:	cmp	r6, #0
   19b50:	bne	19b84 <ftello64@plt+0x86f0>
   19b54:	bl	1135c <__errno_location@plt>
   19b58:	ldr	r4, [r0]
   19b5c:	subs	r4, r4, #9
   19b60:	mvnne	r4, #0
   19b64:	mov	r0, r4
   19b68:	pop	{r4, r5, r6, pc}
   19b6c:	cmp	r0, #0
   19b70:	bne	19b84 <ftello64@plt+0x86f0>
   19b74:	bl	1135c <__errno_location@plt>
   19b78:	str	r4, [r0]
   19b7c:	mvn	r4, #0
   19b80:	b	19b64 <ftello64@plt+0x86d0>
   19b84:	mvn	r4, #0
   19b88:	b	19b64 <ftello64@plt+0x86d0>
   19b8c:	push	{r4, lr}
   19b90:	mov	r1, #0
   19b94:	bl	11404 <setlocale@plt>
   19b98:	subs	r4, r0, #0
   19b9c:	beq	19bc8 <ftello64@plt+0x8734>
   19ba0:	ldr	r1, [pc, #40]	; 19bd0 <ftello64@plt+0x873c>
   19ba4:	bl	1114c <strcmp@plt>
   19ba8:	cmp	r0, #0
   19bac:	popeq	{r4, pc}
   19bb0:	mov	r0, r4
   19bb4:	ldr	r1, [pc, #24]	; 19bd4 <ftello64@plt+0x8740>
   19bb8:	bl	1114c <strcmp@plt>
   19bbc:	adds	r0, r0, #0
   19bc0:	movne	r0, #1
   19bc4:	pop	{r4, pc}
   19bc8:	mov	r0, #1
   19bcc:	pop	{r4, pc}
   19bd0:			; <UNDEFINED> instruction: 0x0001d3bc
   19bd4:	andeq	sp, r1, r0, asr #7
   19bd8:	push	{r4, lr}
   19bdc:	mov	r0, #14
   19be0:	bl	1141c <nl_langinfo@plt>
   19be4:	cmp	r0, #0
   19be8:	beq	19c00 <ftello64@plt+0x876c>
   19bec:	ldrb	r2, [r0]
   19bf0:	ldr	r3, [pc, #16]	; 19c08 <ftello64@plt+0x8774>
   19bf4:	cmp	r2, #0
   19bf8:	moveq	r0, r3
   19bfc:	pop	{r4, pc}
   19c00:	ldr	r0, [pc]	; 19c08 <ftello64@plt+0x8774>
   19c04:	pop	{r4, pc}
   19c08:	andeq	sp, r1, r8, asr #7
   19c0c:	push	{r4, lr}
   19c10:	mov	r4, r0
   19c14:	bl	11164 <wcwidth@plt>
   19c18:	cmp	r0, #0
   19c1c:	popge	{r4, pc}
   19c20:	mov	r0, r4
   19c24:	bl	11224 <iswcntrl@plt>
   19c28:	clz	r0, r0
   19c2c:	lsr	r0, r0, #5
   19c30:	pop	{r4, pc}
   19c34:	mov	r3, r1
   19c38:	push	{r4, r5, r6, lr}
   19c3c:	mov	r4, r1
   19c40:	ldr	r1, [r3], #16
   19c44:	ldr	r2, [r4, #4]
   19c48:	cmp	r1, r3
   19c4c:	mov	r5, r0
   19c50:	strne	r1, [r0]
   19c54:	beq	19c74 <ftello64@plt+0x87e0>
   19c58:	ldrb	r3, [r4, #8]
   19c5c:	str	r2, [r5, #4]
   19c60:	cmp	r3, #0
   19c64:	strb	r3, [r5, #8]
   19c68:	ldrne	r3, [r4, #12]
   19c6c:	strne	r3, [r5, #12]
   19c70:	pop	{r4, r5, r6, pc}
   19c74:	add	r3, r0, #16
   19c78:	mov	r0, r3
   19c7c:	bl	111a0 <memcpy@plt>
   19c80:	ldr	r2, [r4, #4]
   19c84:	str	r0, [r5]
   19c88:	b	19c58 <ftello64@plt+0x87c4>
   19c8c:	ldr	r3, [pc, #20]	; 19ca8 <ftello64@plt+0x8814>
   19c90:	lsr	r2, r0, #5
   19c94:	and	r0, r0, #31
   19c98:	ldr	r3, [r3, r2, lsl #2]
   19c9c:	lsr	r0, r3, r0
   19ca0:	and	r0, r0, #1
   19ca4:	bx	lr
   19ca8:	ldrdeq	sp, [r1], -r0
   19cac:	push	{r4, r5, r6, r7, r8, fp, lr}
   19cb0:	mov	r7, r2
   19cb4:	ldr	r6, [pc, #368]	; 19e2c <ftello64@plt+0x8998>
   19cb8:	add	fp, sp, #24
   19cbc:	lsrs	r2, r7, #30
   19cc0:	sub	sp, sp, #12
   19cc4:	ldr	lr, [r6]
   19cc8:	movne	ip, #1
   19ccc:	moveq	ip, #0
   19cd0:	lsls	r2, r7, #2
   19cd4:	str	lr, [fp, #-32]	; 0xffffffe0
   19cd8:	bmi	19dec <ftello64@plt+0x8958>
   19cdc:	cmp	ip, #0
   19ce0:	bne	19dec <ftello64@plt+0x8958>
   19ce4:	cmp	r2, #4016	; 0xfb0
   19ce8:	mov	r5, r0
   19cec:	mov	r4, r1
   19cf0:	mov	r8, r3
   19cf4:	bhi	19ddc <ftello64@plt+0x8948>
   19cf8:	add	r3, r2, #22
   19cfc:	bic	r3, r3, #7
   19d00:	sub	sp, sp, r3
   19d04:	add	r0, sp, #15
   19d08:	bic	r0, r0, #15
   19d0c:	cmp	r0, #0
   19d10:	beq	19dec <ftello64@plt+0x8958>
   19d14:	cmp	r7, #2
   19d18:	mov	r3, #1
   19d1c:	str	r3, [r0, #4]
   19d20:	movhi	r1, r4
   19d24:	movhi	ip, #0
   19d28:	movhi	r3, #2
   19d2c:	bls	19d74 <ftello64@plt+0x88e0>
   19d30:	ldrb	r2, [r1, #1]!
   19d34:	ldrb	lr, [r4, ip]
   19d38:	cmp	lr, r2
   19d3c:	bne	19d58 <ftello64@plt+0x88c4>
   19d40:	b	19e10 <ftello64@plt+0x897c>
   19d44:	ldr	lr, [r0, ip, lsl #2]
   19d48:	sub	ip, ip, lr
   19d4c:	ldrb	lr, [r4, ip]
   19d50:	cmp	lr, r2
   19d54:	beq	19e10 <ftello64@plt+0x897c>
   19d58:	cmp	ip, #0
   19d5c:	bne	19d44 <ftello64@plt+0x88b0>
   19d60:	mov	ip, #0
   19d64:	str	r3, [r0, r3, lsl #2]
   19d68:	add	r3, r3, #1
   19d6c:	cmp	r7, r3
   19d70:	bne	19d30 <ftello64@plt+0x889c>
   19d74:	mov	r3, #0
   19d78:	str	r3, [r8]
   19d7c:	ldrb	r2, [r5]
   19d80:	mov	r1, r5
   19d84:	cmp	r2, #0
   19d88:	beq	19dbc <ftello64@plt+0x8928>
   19d8c:	ldrb	ip, [r4, r3]
   19d90:	cmp	ip, r2
   19d94:	beq	19df4 <ftello64@plt+0x8960>
   19d98:	cmp	r3, #0
   19d9c:	addeq	r5, r5, #1
   19da0:	ldrbeq	r2, [r1, #1]
   19da4:	ldrne	ip, [r0, r3, lsl #2]
   19da8:	addeq	r1, r1, #1
   19dac:	addne	r5, r5, ip
   19db0:	subne	r3, r3, ip
   19db4:	cmp	r2, #0
   19db8:	bne	19d8c <ftello64@plt+0x88f8>
   19dbc:	bl	1b89c <ftello64@plt+0xa408>
   19dc0:	mov	r0, #1
   19dc4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19dc8:	ldr	r3, [r6]
   19dcc:	cmp	r2, r3
   19dd0:	bne	19e28 <ftello64@plt+0x8994>
   19dd4:	sub	sp, fp, #24
   19dd8:	pop	{r4, r5, r6, r7, r8, fp, pc}
   19ddc:	mov	r0, r2
   19de0:	bl	1b860 <ftello64@plt+0xa3cc>
   19de4:	cmp	r0, #0
   19de8:	bne	19d14 <ftello64@plt+0x8880>
   19dec:	mov	r0, #0
   19df0:	b	19dc4 <ftello64@plt+0x8930>
   19df4:	add	r3, r3, #1
   19df8:	cmp	r7, r3
   19dfc:	add	ip, r1, #1
   19e00:	beq	19e20 <ftello64@plt+0x898c>
   19e04:	ldrb	r2, [r1, #1]
   19e08:	mov	r1, ip
   19e0c:	b	19d84 <ftello64@plt+0x88f0>
   19e10:	add	ip, ip, #1
   19e14:	sub	r2, r3, ip
   19e18:	str	r2, [r0, r3, lsl #2]
   19e1c:	b	19d68 <ftello64@plt+0x88d4>
   19e20:	str	r5, [r8]
   19e24:	b	19dbc <ftello64@plt+0x8928>
   19e28:	bl	111f4 <__stack_chk_fail@plt>
   19e2c:	andeq	sp, r2, r8, lsl #30
   19e30:	push	{r4, lr}
   19e34:	mov	r2, #179	; 0xb3
   19e38:	ldr	r3, [pc, #8]	; 19e48 <ftello64@plt+0x89b4>
   19e3c:	ldr	r1, [pc, #8]	; 19e4c <ftello64@plt+0x89b8>
   19e40:	ldr	r0, [pc, #8]	; 19e50 <ftello64@plt+0x89bc>
   19e44:	bl	11488 <__assert_fail@plt>
   19e48:	strdeq	sp, [r1], -r0
   19e4c:	andeq	ip, r1, r0, ror #29
   19e50:	strdeq	ip, [r1], -r0
   19e54:	ldr	r3, [pc, #2124]	; 1a6a8 <ftello64@plt+0x9214>
   19e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e5c:	add	fp, sp, #32
   19e60:	sub	sp, sp, #196	; 0xc4
   19e64:	ldr	r3, [r3]
   19e68:	str	r0, [fp, #-220]	; 0xffffff24
   19e6c:	mov	r0, r1
   19e70:	mov	r7, r1
   19e74:	str	r2, [fp, #-224]	; 0xffffff20
   19e78:	str	r3, [fp, #-40]	; 0xffffffd8
   19e7c:	bl	1b8c0 <ftello64@plt+0xa42c>
   19e80:	mov	r2, #44	; 0x2c
   19e84:	str	r0, [fp, #-216]	; 0xffffff28
   19e88:	umull	r0, r1, r0, r2
   19e8c:	adds	r3, r1, #0
   19e90:	movne	r3, #1
   19e94:	cmp	r0, #0
   19e98:	blt	1a258 <ftello64@plt+0x8dc4>
   19e9c:	cmp	r3, #0
   19ea0:	bne	1a258 <ftello64@plt+0x8dc4>
   19ea4:	ldr	r3, [fp, #-216]	; 0xffffff28
   19ea8:	lsl	r4, r3, #2
   19eac:	add	r0, r4, r3
   19eb0:	add	r0, r3, r0, lsl #1
   19eb4:	lsl	r0, r0, #2
   19eb8:	cmp	r0, #4016	; 0xfb0
   19ebc:	bhi	1a278 <ftello64@plt+0x8de4>
   19ec0:	add	r3, r0, #22
   19ec4:	bic	r3, r3, #7
   19ec8:	sub	sp, sp, r3
   19ecc:	add	r8, sp, #15
   19ed0:	bic	r8, r8, #15
   19ed4:	cmp	r8, #0
   19ed8:	beq	1a258 <ftello64@plt+0x8dc4>
   19edc:	ldr	r3, [fp, #-216]	; 0xffffff28
   19ee0:	mov	r5, #0
   19ee4:	add	r4, r4, r3
   19ee8:	str	r7, [fp, #-192]	; 0xffffff40
   19eec:	add	r9, r8, r4, lsl #3
   19ef0:	str	r5, [fp, #-200]	; 0xffffff38
   19ef4:	strb	r5, [fp, #-208]	; 0xffffff30
   19ef8:	str	r5, [fp, #-204]	; 0xffffff34
   19efc:	strb	r5, [fp, #-196]	; 0xffffff3c
   19f00:	add	r4, r8, #16
   19f04:	ldr	r6, [pc, #1952]	; 1a6ac <ftello64@plt+0x9218>
   19f08:	b	19f8c <ftello64@plt+0x8af8>
   19f0c:	ldrb	r3, [r7]
   19f10:	and	r2, r3, #31
   19f14:	lsr	r3, r3, #5
   19f18:	ldr	r3, [r6, r3, lsl #2]
   19f1c:	lsr	r3, r3, r2
   19f20:	tst	r3, #1
   19f24:	beq	1a284 <ftello64@plt+0x8df0>
   19f28:	mov	r3, #1
   19f2c:	str	r3, [fp, #-188]	; 0xffffff44
   19f30:	ldrb	r7, [r7]
   19f34:	strb	r3, [fp, #-184]	; 0xffffff48
   19f38:	strb	r3, [fp, #-196]	; 0xffffff3c
   19f3c:	str	r7, [fp, #-180]	; 0xffffff4c
   19f40:	cmp	r7, #0
   19f44:	beq	1a000 <ftello64@plt+0x8b6c>
   19f48:	mov	r3, #1
   19f4c:	ldr	r1, [fp, #-192]	; 0xffffff40
   19f50:	sub	r2, fp, #176	; 0xb0
   19f54:	cmp	r1, r2
   19f58:	ldr	r2, [fp, #-188]	; 0xffffff44
   19f5c:	strne	r1, [r4, #-16]
   19f60:	beq	1a2a0 <ftello64@plt+0x8e0c>
   19f64:	cmp	r3, #0
   19f68:	str	r2, [r4, #-12]
   19f6c:	strb	r3, [r4, #-8]
   19f70:	ldrne	r3, [fp, #-180]	; 0xffffff4c
   19f74:	ldr	r7, [fp, #-192]	; 0xffffff40
   19f78:	strne	r3, [r4, #-4]
   19f7c:	add	r4, r4, #40	; 0x28
   19f80:	add	r7, r7, r2
   19f84:	strb	r5, [fp, #-196]	; 0xffffff3c
   19f88:	str	r7, [fp, #-192]	; 0xffffff40
   19f8c:	ldrb	r3, [fp, #-208]	; 0xffffff30
   19f90:	cmp	r3, #0
   19f94:	beq	19f0c <ftello64@plt+0x8a78>
   19f98:	bl	11260 <__ctype_get_mb_cur_max@plt>
   19f9c:	mov	r1, r0
   19fa0:	mov	r0, r7
   19fa4:	bl	17fd8 <ftello64@plt+0x6b44>
   19fa8:	sub	r3, fp, #204	; 0xcc
   19fac:	mov	r1, r7
   19fb0:	mov	r2, r0
   19fb4:	sub	r0, fp, #180	; 0xb4
   19fb8:	bl	19a28 <ftello64@plt+0x8594>
   19fbc:	cmn	r0, #1
   19fc0:	str	r0, [fp, #-188]	; 0xffffff44
   19fc4:	beq	1a2b8 <ftello64@plt+0x8e24>
   19fc8:	cmn	r0, #2
   19fcc:	beq	1a2d0 <ftello64@plt+0x8e3c>
   19fd0:	cmp	r0, #0
   19fd4:	beq	1a2f0 <ftello64@plt+0x8e5c>
   19fd8:	ldr	r7, [fp, #-180]	; 0xffffff4c
   19fdc:	mov	sl, #1
   19fe0:	sub	r0, fp, #204	; 0xcc
   19fe4:	strb	sl, [fp, #-184]	; 0xffffff48
   19fe8:	bl	111ac <mbsinit@plt>
   19fec:	strb	sl, [fp, #-196]	; 0xffffff3c
   19ff0:	cmp	r0, #0
   19ff4:	strbne	r5, [fp, #-208]	; 0xffffff30
   19ff8:	cmp	r7, #0
   19ffc:	bne	19f48 <ftello64@plt+0x8ab4>
   1a000:	ldr	r3, [fp, #-216]	; 0xffffff28
   1a004:	cmp	r3, #2
   1a008:	mov	r3, #1
   1a00c:	str	r3, [r9, #4]
   1a010:	bls	1a0b4 <ftello64@plt+0x8c20>
   1a014:	mov	sl, #2
   1a018:	mov	r4, r7
   1a01c:	str	r7, [fp, #-228]	; 0xffffff1c
   1a020:	mov	r7, sl
   1a024:	ldr	sl, [fp, #-216]	; 0xffffff28
   1a028:	mov	r5, r8
   1a02c:	ldrb	r6, [r5, #48]	; 0x30
   1a030:	b	1a060 <ftello64@plt+0x8bcc>
   1a034:	ldrb	r2, [r3, #8]
   1a038:	cmp	r2, #0
   1a03c:	beq	1a070 <ftello64@plt+0x8bdc>
   1a040:	ldr	r3, [r3, #12]
   1a044:	ldr	r2, [r5, #52]	; 0x34
   1a048:	cmp	r2, r3
   1a04c:	beq	1a094 <ftello64@plt+0x8c00>
   1a050:	cmp	r4, #0
   1a054:	beq	1a5cc <ftello64@plt+0x9138>
   1a058:	ldr	r3, [r9, r4, lsl #2]
   1a05c:	sub	r4, r4, r3
   1a060:	add	r3, r4, r4, lsl #2
   1a064:	cmp	r6, #0
   1a068:	add	r3, r8, r3, lsl #3
   1a06c:	bne	1a034 <ftello64@plt+0x8ba0>
   1a070:	ldr	r2, [r5, #44]	; 0x2c
   1a074:	ldr	r1, [r3, #4]
   1a078:	cmp	r2, r1
   1a07c:	bne	1a050 <ftello64@plt+0x8bbc>
   1a080:	ldr	r1, [r3]
   1a084:	ldr	r0, [r5, #40]	; 0x28
   1a088:	bl	111c4 <memcmp@plt>
   1a08c:	cmp	r0, #0
   1a090:	bne	1a050 <ftello64@plt+0x8bbc>
   1a094:	add	r4, r4, #1
   1a098:	sub	r2, r7, r4
   1a09c:	str	r2, [r9, r7, lsl #2]
   1a0a0:	add	r7, r7, #1
   1a0a4:	cmp	sl, r7
   1a0a8:	add	r5, r5, #40	; 0x28
   1a0ac:	bne	1a02c <ftello64@plt+0x8b98>
   1a0b0:	ldr	r7, [fp, #-228]	; 0xffffff1c
   1a0b4:	ldr	r2, [fp, #-220]	; 0xffffff24
   1a0b8:	ldr	sl, [pc, #1516]	; 1a6ac <ftello64@plt+0x9218>
   1a0bc:	str	r2, [fp, #-136]	; 0xffffff78
   1a0c0:	str	r2, [fp, #-80]	; 0xffffffb0
   1a0c4:	ldr	r2, [fp, #-224]	; 0xffffff20
   1a0c8:	mov	r6, #1
   1a0cc:	mov	r3, #0
   1a0d0:	str	r3, [fp, #-144]	; 0xffffff70
   1a0d4:	str	r3, [r2]
   1a0d8:	strb	r3, [fp, #-152]	; 0xffffff68
   1a0dc:	str	r3, [fp, #-148]	; 0xffffff6c
   1a0e0:	strb	r3, [fp, #-140]	; 0xffffff74
   1a0e4:	strb	r3, [fp, #-96]	; 0xffffffa0
   1a0e8:	str	r3, [fp, #-92]	; 0xffffffa4
   1a0ec:	strb	r3, [fp, #-84]	; 0xffffffac
   1a0f0:	str	r3, [fp, #-88]	; 0xffffffa8
   1a0f4:	cmp	r3, #0
   1a0f8:	ldreq	r5, [fp, #-80]	; 0xffffffb0
   1a0fc:	beq	1a1b0 <ftello64@plt+0x8d1c>
   1a100:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   1a104:	cmp	r3, #0
   1a108:	ldrne	r4, [fp, #-68]	; 0xffffffbc
   1a10c:	bne	1a1ec <ftello64@plt+0x8d58>
   1a110:	add	r3, r7, r7, lsl #2
   1a114:	add	r3, r8, r3, lsl #3
   1a118:	ldr	r2, [r3, #4]
   1a11c:	ldr	r4, [fp, #-76]	; 0xffffffb4
   1a120:	cmp	r2, r4
   1a124:	beq	1a394 <ftello64@plt+0x8f00>
   1a128:	cmp	r7, #0
   1a12c:	bne	1a3b8 <ftello64@plt+0x8f24>
   1a130:	ldrb	r3, [fp, #-140]	; 0xffffff74
   1a134:	cmp	r3, #0
   1a138:	bne	1a614 <ftello64@plt+0x9180>
   1a13c:	ldrb	r3, [fp, #-152]	; 0xffffff68
   1a140:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a144:	cmp	r3, #0
   1a148:	bne	1a564 <ftello64@plt+0x90d0>
   1a14c:	ldrb	r3, [r4]
   1a150:	and	r2, r3, #31
   1a154:	lsr	r3, r3, #5
   1a158:	ldr	r3, [sl, r3, lsl #2]
   1a15c:	lsr	r3, r3, r2
   1a160:	tst	r3, #1
   1a164:	beq	1a550 <ftello64@plt+0x90bc>
   1a168:	str	r6, [fp, #-132]	; 0xffffff7c
   1a16c:	ldrb	r4, [r4]
   1a170:	strb	r6, [fp, #-128]	; 0xffffff80
   1a174:	strb	r6, [fp, #-140]	; 0xffffff74
   1a178:	str	r4, [fp, #-124]	; 0xffffff84
   1a17c:	cmp	r4, #0
   1a180:	beq	1a450 <ftello64@plt+0x8fbc>
   1a184:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a188:	ldr	r3, [fp, #-132]	; 0xffffff7c
   1a18c:	ldr	r5, [fp, #-80]	; 0xffffffb0
   1a190:	add	r4, r4, r3
   1a194:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1a198:	str	r4, [fp, #-136]	; 0xffffff78
   1a19c:	add	r5, r5, r3
   1a1a0:	mov	r3, #0
   1a1a4:	str	r5, [fp, #-80]	; 0xffffffb0
   1a1a8:	strb	r3, [fp, #-140]	; 0xffffff74
   1a1ac:	strb	r3, [fp, #-84]	; 0xffffffac
   1a1b0:	ldrb	r3, [fp, #-96]	; 0xffffffa0
   1a1b4:	cmp	r3, #0
   1a1b8:	bne	1a32c <ftello64@plt+0x8e98>
   1a1bc:	ldrb	r3, [r5]
   1a1c0:	and	r2, r3, #31
   1a1c4:	lsr	r3, r3, #5
   1a1c8:	ldr	r3, [sl, r3, lsl #2]
   1a1cc:	lsr	r3, r3, r2
   1a1d0:	tst	r3, #1
   1a1d4:	beq	1a318 <ftello64@plt+0x8e84>
   1a1d8:	str	r6, [fp, #-76]	; 0xffffffb4
   1a1dc:	ldrb	r4, [r5]
   1a1e0:	strb	r6, [fp, #-72]	; 0xffffffb8
   1a1e4:	strb	r6, [fp, #-84]	; 0xffffffac
   1a1e8:	str	r4, [fp, #-68]	; 0xffffffbc
   1a1ec:	cmp	r4, #0
   1a1f0:	beq	1a248 <ftello64@plt+0x8db4>
   1a1f4:	add	r3, r7, r7, lsl #2
   1a1f8:	add	r3, r8, r3, lsl #3
   1a1fc:	ldrb	r2, [r3, #8]
   1a200:	cmp	r2, #0
   1a204:	beq	1a118 <ftello64@plt+0x8c84>
   1a208:	ldr	r3, [r3, #12]
   1a20c:	cmp	r3, r4
   1a210:	bne	1a128 <ftello64@plt+0x8c94>
   1a214:	ldr	r4, [fp, #-76]	; 0xffffffb4
   1a218:	ldr	r5, [fp, #-80]	; 0xffffffb0
   1a21c:	ldr	r3, [fp, #-216]	; 0xffffff28
   1a220:	add	r7, r7, #1
   1a224:	cmp	r3, r7
   1a228:	add	r5, r5, r4
   1a22c:	mov	r3, #0
   1a230:	str	r5, [fp, #-80]	; 0xffffffb0
   1a234:	strb	r3, [fp, #-84]	; 0xffffffac
   1a238:	bne	1a1b0 <ftello64@plt+0x8d1c>
   1a23c:	ldr	r2, [fp, #-224]	; 0xffffff20
   1a240:	ldr	r3, [fp, #-136]	; 0xffffff78
   1a244:	str	r3, [r2]
   1a248:	mov	r0, r8
   1a24c:	bl	1b89c <ftello64@plt+0xa408>
   1a250:	mov	r0, #1
   1a254:	b	1a25c <ftello64@plt+0x8dc8>
   1a258:	mov	r0, #0
   1a25c:	ldr	r3, [pc, #1092]	; 1a6a8 <ftello64@plt+0x9214>
   1a260:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1a264:	ldr	r3, [r3]
   1a268:	cmp	r2, r3
   1a26c:	bne	1a6a4 <ftello64@plt+0x9210>
   1a270:	sub	sp, fp, #32
   1a274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a278:	bl	1b860 <ftello64@plt+0xa3cc>
   1a27c:	mov	r8, r0
   1a280:	b	19ed4 <ftello64@plt+0x8a40>
   1a284:	sub	r0, fp, #204	; 0xcc
   1a288:	bl	111ac <mbsinit@plt>
   1a28c:	cmp	r0, #0
   1a290:	beq	1a67c <ftello64@plt+0x91e8>
   1a294:	mov	r3, #1
   1a298:	strb	r3, [fp, #-208]	; 0xffffff30
   1a29c:	b	19f98 <ftello64@plt+0x8b04>
   1a2a0:	mov	r0, r4
   1a2a4:	bl	111a0 <memcpy@plt>
   1a2a8:	str	r4, [r4, #-16]
   1a2ac:	ldrb	r3, [fp, #-184]	; 0xffffff48
   1a2b0:	ldr	r2, [fp, #-188]	; 0xffffff44
   1a2b4:	b	19f64 <ftello64@plt+0x8ad0>
   1a2b8:	mov	r3, #1
   1a2bc:	str	r3, [fp, #-188]	; 0xffffff44
   1a2c0:	strb	r3, [fp, #-196]	; 0xffffff3c
   1a2c4:	strb	r5, [fp, #-184]	; 0xffffff48
   1a2c8:	mov	r3, #0
   1a2cc:	b	19f4c <ftello64@plt+0x8ab8>
   1a2d0:	ldr	r0, [fp, #-192]	; 0xffffff40
   1a2d4:	bl	1132c <strlen@plt>
   1a2d8:	mov	r3, #1
   1a2dc:	strb	r3, [fp, #-196]	; 0xffffff3c
   1a2e0:	strb	r5, [fp, #-184]	; 0xffffff48
   1a2e4:	mov	r3, #0
   1a2e8:	str	r0, [fp, #-188]	; 0xffffff44
   1a2ec:	b	19f4c <ftello64@plt+0x8ab8>
   1a2f0:	ldr	r3, [fp, #-192]	; 0xffffff40
   1a2f4:	mov	r2, #1
   1a2f8:	str	r2, [fp, #-188]	; 0xffffff44
   1a2fc:	ldrb	r3, [r3]
   1a300:	cmp	r3, #0
   1a304:	bne	1a690 <ftello64@plt+0x91fc>
   1a308:	ldr	r7, [fp, #-180]	; 0xffffff4c
   1a30c:	cmp	r7, #0
   1a310:	beq	19fdc <ftello64@plt+0x8b48>
   1a314:	bl	19e30 <ftello64@plt+0x899c>
   1a318:	sub	r0, fp, #92	; 0x5c
   1a31c:	bl	111ac <mbsinit@plt>
   1a320:	cmp	r0, #0
   1a324:	beq	1a67c <ftello64@plt+0x91e8>
   1a328:	strb	r6, [fp, #-96]	; 0xffffffa0
   1a32c:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1a330:	mov	r1, r0
   1a334:	mov	r0, r5
   1a338:	bl	17fd8 <ftello64@plt+0x6b44>
   1a33c:	sub	r3, fp, #92	; 0x5c
   1a340:	mov	r1, r5
   1a344:	mov	r2, r0
   1a348:	sub	r0, fp, #68	; 0x44
   1a34c:	bl	19a28 <ftello64@plt+0x8594>
   1a350:	cmn	r0, #1
   1a354:	str	r0, [fp, #-76]	; 0xffffffb4
   1a358:	beq	1a53c <ftello64@plt+0x90a8>
   1a35c:	cmn	r0, #2
   1a360:	beq	1a5d4 <ftello64@plt+0x9140>
   1a364:	cmp	r0, #0
   1a368:	beq	1a5f0 <ftello64@plt+0x915c>
   1a36c:	ldr	r4, [fp, #-68]	; 0xffffffbc
   1a370:	sub	r0, fp, #92	; 0x5c
   1a374:	strb	r6, [fp, #-72]	; 0xffffffb8
   1a378:	bl	111ac <mbsinit@plt>
   1a37c:	cmp	r0, #0
   1a380:	movne	r3, #0
   1a384:	strbeq	r6, [fp, #-84]	; 0xffffffac
   1a388:	strbne	r6, [fp, #-84]	; 0xffffffac
   1a38c:	strbne	r3, [fp, #-96]	; 0xffffffa0
   1a390:	b	1a1ec <ftello64@plt+0x8d58>
   1a394:	ldr	r5, [fp, #-80]	; 0xffffffb0
   1a398:	ldr	r0, [r3]
   1a39c:	mov	r1, r5
   1a3a0:	mov	r2, r4
   1a3a4:	bl	111c4 <memcmp@plt>
   1a3a8:	cmp	r0, #0
   1a3ac:	beq	1a21c <ftello64@plt+0x8d88>
   1a3b0:	cmp	r7, #0
   1a3b4:	beq	1a130 <ftello64@plt+0x8c9c>
   1a3b8:	ldr	r5, [r9, r7, lsl #2]
   1a3bc:	sub	r3, r7, r5
   1a3c0:	cmp	r5, #0
   1a3c4:	str	r3, [fp, #-220]	; 0xffffff24
   1a3c8:	beq	1a534 <ftello64@plt+0x90a0>
   1a3cc:	ldrb	r3, [fp, #-140]	; 0xffffff74
   1a3d0:	cmp	r3, #0
   1a3d4:	ldreq	r4, [fp, #-136]	; 0xffffff78
   1a3d8:	beq	1a40c <ftello64@plt+0x8f78>
   1a3dc:	ldrb	r3, [fp, #-128]	; 0xffffff80
   1a3e0:	cmp	r3, #0
   1a3e4:	ldrne	r4, [fp, #-124]	; 0xffffff84
   1a3e8:	bne	1a448 <ftello64@plt+0x8fb4>
   1a3ec:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a3f0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   1a3f4:	subs	r5, r5, #1
   1a3f8:	add	r4, r4, r3
   1a3fc:	mov	r3, #0
   1a400:	str	r4, [fp, #-136]	; 0xffffff78
   1a404:	strb	r3, [fp, #-140]	; 0xffffff74
   1a408:	beq	1a530 <ftello64@plt+0x909c>
   1a40c:	ldrb	r3, [fp, #-152]	; 0xffffff68
   1a410:	cmp	r3, #0
   1a414:	bne	1a468 <ftello64@plt+0x8fd4>
   1a418:	ldrb	r3, [r4]
   1a41c:	and	r2, r3, #31
   1a420:	lsr	r3, r3, #5
   1a424:	ldr	r3, [sl, r3, lsl #2]
   1a428:	lsr	r3, r3, r2
   1a42c:	tst	r3, #1
   1a430:	beq	1a454 <ftello64@plt+0x8fc0>
   1a434:	str	r6, [fp, #-132]	; 0xffffff7c
   1a438:	ldrb	r4, [r4]
   1a43c:	strb	r6, [fp, #-128]	; 0xffffff80
   1a440:	strb	r6, [fp, #-140]	; 0xffffff74
   1a444:	str	r4, [fp, #-124]	; 0xffffff84
   1a448:	cmp	r4, #0
   1a44c:	bne	1a3ec <ftello64@plt+0x8f58>
   1a450:	bl	11470 <abort@plt>
   1a454:	sub	r0, fp, #148	; 0x94
   1a458:	bl	111ac <mbsinit@plt>
   1a45c:	cmp	r0, #0
   1a460:	beq	1a67c <ftello64@plt+0x91e8>
   1a464:	strb	r6, [fp, #-152]	; 0xffffff68
   1a468:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1a46c:	mov	r1, r0
   1a470:	mov	r0, r4
   1a474:	bl	17fd8 <ftello64@plt+0x6b44>
   1a478:	sub	r3, fp, #148	; 0x94
   1a47c:	mov	r1, r4
   1a480:	mov	r2, r0
   1a484:	sub	r0, fp, #124	; 0x7c
   1a488:	bl	19a28 <ftello64@plt+0x8594>
   1a48c:	cmn	r0, #1
   1a490:	str	r0, [fp, #-132]	; 0xffffff7c
   1a494:	beq	1a4d0 <ftello64@plt+0x903c>
   1a498:	cmn	r0, #2
   1a49c:	beq	1a4e0 <ftello64@plt+0x904c>
   1a4a0:	cmp	r0, #0
   1a4a4:	beq	1a4fc <ftello64@plt+0x9068>
   1a4a8:	ldr	r4, [fp, #-124]	; 0xffffff84
   1a4ac:	sub	r0, fp, #148	; 0x94
   1a4b0:	strb	r6, [fp, #-128]	; 0xffffff80
   1a4b4:	bl	111ac <mbsinit@plt>
   1a4b8:	cmp	r0, #0
   1a4bc:	movne	r3, #0
   1a4c0:	strbeq	r6, [fp, #-140]	; 0xffffff74
   1a4c4:	strbne	r6, [fp, #-140]	; 0xffffff74
   1a4c8:	strbne	r3, [fp, #-152]	; 0xffffff68
   1a4cc:	b	1a448 <ftello64@plt+0x8fb4>
   1a4d0:	mov	r3, #0
   1a4d4:	str	r6, [fp, #-132]	; 0xffffff7c
   1a4d8:	strb	r3, [fp, #-128]	; 0xffffff80
   1a4dc:	b	1a3ec <ftello64@plt+0x8f58>
   1a4e0:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a4e4:	mov	r0, r4
   1a4e8:	bl	1132c <strlen@plt>
   1a4ec:	mov	r3, #0
   1a4f0:	strb	r3, [fp, #-128]	; 0xffffff80
   1a4f4:	str	r0, [fp, #-132]	; 0xffffff7c
   1a4f8:	b	1a3f0 <ftello64@plt+0x8f5c>
   1a4fc:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a500:	str	r6, [fp, #-132]	; 0xffffff7c
   1a504:	ldrb	r3, [r4]
   1a508:	cmp	r3, #0
   1a50c:	bne	1a690 <ftello64@plt+0x91fc>
   1a510:	ldr	r4, [fp, #-124]	; 0xffffff84
   1a514:	cmp	r4, #0
   1a518:	beq	1a4ac <ftello64@plt+0x9018>
   1a51c:	ldr	r3, [pc, #396]	; 1a6b0 <ftello64@plt+0x921c>
   1a520:	mov	r2, #179	; 0xb3
   1a524:	ldr	r1, [pc, #392]	; 1a6b4 <ftello64@plt+0x9220>
   1a528:	ldr	r0, [pc, #392]	; 1a6b8 <ftello64@plt+0x9224>
   1a52c:	bl	11488 <__assert_fail@plt>
   1a530:	ldr	r7, [fp, #-220]	; 0xffffff24
   1a534:	ldrb	r3, [fp, #-84]	; 0xffffffac
   1a538:	b	1a0f4 <ftello64@plt+0x8c60>
   1a53c:	mov	r3, #0
   1a540:	str	r6, [fp, #-76]	; 0xffffffb4
   1a544:	strb	r6, [fp, #-84]	; 0xffffffac
   1a548:	strb	r3, [fp, #-72]	; 0xffffffb8
   1a54c:	b	1a110 <ftello64@plt+0x8c7c>
   1a550:	sub	r0, fp, #148	; 0x94
   1a554:	bl	111ac <mbsinit@plt>
   1a558:	cmp	r0, #0
   1a55c:	beq	1a67c <ftello64@plt+0x91e8>
   1a560:	strb	r6, [fp, #-152]	; 0xffffff68
   1a564:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1a568:	mov	r1, r0
   1a56c:	mov	r0, r4
   1a570:	bl	17fd8 <ftello64@plt+0x6b44>
   1a574:	sub	r3, fp, #148	; 0x94
   1a578:	mov	r1, r4
   1a57c:	mov	r2, r0
   1a580:	sub	r0, fp, #124	; 0x7c
   1a584:	bl	19a28 <ftello64@plt+0x8594>
   1a588:	cmn	r0, #1
   1a58c:	str	r0, [fp, #-132]	; 0xffffff7c
   1a590:	beq	1a628 <ftello64@plt+0x9194>
   1a594:	cmn	r0, #2
   1a598:	beq	1a63c <ftello64@plt+0x91a8>
   1a59c:	cmp	r0, #0
   1a5a0:	beq	1a658 <ftello64@plt+0x91c4>
   1a5a4:	ldr	r4, [fp, #-124]	; 0xffffff84
   1a5a8:	sub	r0, fp, #148	; 0x94
   1a5ac:	strb	r6, [fp, #-128]	; 0xffffff80
   1a5b0:	bl	111ac <mbsinit@plt>
   1a5b4:	cmp	r0, #0
   1a5b8:	movne	r3, #0
   1a5bc:	strbeq	r6, [fp, #-140]	; 0xffffff74
   1a5c0:	strbne	r6, [fp, #-140]	; 0xffffff74
   1a5c4:	strbne	r3, [fp, #-152]	; 0xffffff68
   1a5c8:	b	1a17c <ftello64@plt+0x8ce8>
   1a5cc:	str	r7, [r9, r7, lsl #2]
   1a5d0:	b	1a0a0 <ftello64@plt+0x8c0c>
   1a5d4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1a5d8:	bl	1132c <strlen@plt>
   1a5dc:	mov	r3, #0
   1a5e0:	strb	r6, [fp, #-84]	; 0xffffffac
   1a5e4:	strb	r3, [fp, #-72]	; 0xffffffb8
   1a5e8:	str	r0, [fp, #-76]	; 0xffffffb4
   1a5ec:	b	1a110 <ftello64@plt+0x8c7c>
   1a5f0:	ldr	r5, [fp, #-80]	; 0xffffffb0
   1a5f4:	str	r6, [fp, #-76]	; 0xffffffb4
   1a5f8:	ldrb	r3, [r5]
   1a5fc:	cmp	r3, #0
   1a600:	bne	1a690 <ftello64@plt+0x91fc>
   1a604:	ldr	r4, [fp, #-68]	; 0xffffffbc
   1a608:	cmp	r4, #0
   1a60c:	beq	1a370 <ftello64@plt+0x8edc>
   1a610:	b	1a314 <ftello64@plt+0x8e80>
   1a614:	ldrb	r3, [fp, #-128]	; 0xffffff80
   1a618:	cmp	r3, #0
   1a61c:	ldrne	r4, [fp, #-124]	; 0xffffff84
   1a620:	beq	1a184 <ftello64@plt+0x8cf0>
   1a624:	b	1a17c <ftello64@plt+0x8ce8>
   1a628:	mov	r3, #0
   1a62c:	str	r6, [fp, #-132]	; 0xffffff7c
   1a630:	strb	r3, [fp, #-128]	; 0xffffff80
   1a634:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a638:	b	1a188 <ftello64@plt+0x8cf4>
   1a63c:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a640:	mov	r0, r4
   1a644:	bl	1132c <strlen@plt>
   1a648:	mov	r3, #0
   1a64c:	strb	r3, [fp, #-128]	; 0xffffff80
   1a650:	str	r0, [fp, #-132]	; 0xffffff7c
   1a654:	b	1a188 <ftello64@plt+0x8cf4>
   1a658:	ldr	r4, [fp, #-136]	; 0xffffff78
   1a65c:	str	r6, [fp, #-132]	; 0xffffff7c
   1a660:	ldrb	r3, [r4]
   1a664:	cmp	r3, #0
   1a668:	bne	1a690 <ftello64@plt+0x91fc>
   1a66c:	ldr	r4, [fp, #-124]	; 0xffffff84
   1a670:	cmp	r4, #0
   1a674:	beq	1a5a8 <ftello64@plt+0x9114>
   1a678:	b	1a314 <ftello64@plt+0x8e80>
   1a67c:	ldr	r3, [pc, #44]	; 1a6b0 <ftello64@plt+0x921c>
   1a680:	mov	r2, #150	; 0x96
   1a684:	ldr	r1, [pc, #40]	; 1a6b4 <ftello64@plt+0x9220>
   1a688:	ldr	r0, [pc, #44]	; 1a6bc <ftello64@plt+0x9228>
   1a68c:	bl	11488 <__assert_fail@plt>
   1a690:	ldr	r3, [pc, #24]	; 1a6b0 <ftello64@plt+0x921c>
   1a694:	mov	r2, #178	; 0xb2
   1a698:	ldr	r1, [pc, #20]	; 1a6b4 <ftello64@plt+0x9220>
   1a69c:	ldr	r0, [pc, #28]	; 1a6c0 <ftello64@plt+0x922c>
   1a6a0:	bl	11488 <__assert_fail@plt>
   1a6a4:	bl	111f4 <__stack_chk_fail@plt>
   1a6a8:	andeq	sp, r2, r8, lsl #30
   1a6ac:	ldrdeq	sp, [r1], -r0
   1a6b0:	strdeq	sp, [r1], -r0
   1a6b4:	andeq	ip, r1, r0, ror #29
   1a6b8:	strdeq	ip, [r1], -r0
   1a6bc:	andeq	ip, r1, r4, lsl #30
   1a6c0:	andeq	ip, r1, ip, lsl pc
   1a6c4:	ldr	r3, [pc, #3108]	; 1b2f0 <ftello64@plt+0x9e5c>
   1a6c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a6cc:	sub	sp, sp, #308	; 0x134
   1a6d0:	ldr	r3, [r3]
   1a6d4:	str	r0, [sp, #4]
   1a6d8:	mov	fp, r1
   1a6dc:	str	r3, [sp, #300]	; 0x12c
   1a6e0:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1a6e4:	cmp	r0, #1
   1a6e8:	bhi	1a914 <ftello64@plt+0x9480>
   1a6ec:	ldrb	r7, [fp]
   1a6f0:	cmp	r7, #0
   1a6f4:	beq	1a890 <ftello64@plt+0x93fc>
   1a6f8:	ldr	r3, [sp, #4]
   1a6fc:	ldrb	r8, [r3]
   1a700:	add	r3, fp, #1
   1a704:	str	r3, [sp, #8]
   1a708:	cmp	r8, #0
   1a70c:	beq	1a90c <ftello64@plt+0x9478>
   1a710:	ldr	sl, [sp, #4]
   1a714:	mov	r5, #0
   1a718:	mov	ip, r5
   1a71c:	str	r5, [sp]
   1a720:	mov	r9, fp
   1a724:	mov	lr, #1
   1a728:	mov	r6, sl
   1a72c:	b	1a790 <ftello64@plt+0x92fc>
   1a730:	cmp	r9, #0
   1a734:	str	r3, [sp, #4]
   1a738:	beq	1a760 <ftello64@plt+0x92cc>
   1a73c:	ldr	r3, [sp]
   1a740:	mov	r0, r9
   1a744:	sub	r1, r4, r3
   1a748:	bl	113e0 <strnlen@plt>
   1a74c:	ldr	r3, [sp, #4]
   1a750:	ldrb	r2, [r9, r0]!
   1a754:	cmp	r2, #0
   1a758:	bne	1b040 <ftello64@plt+0x9bac>
   1a75c:	str	r4, [sp]
   1a760:	mov	r0, fp
   1a764:	bl	1132c <strlen@plt>
   1a768:	add	r3, sp, #16
   1a76c:	mov	r1, fp
   1a770:	mov	r2, r0
   1a774:	mov	r0, r6
   1a778:	bl	19cac <ftello64@plt+0x8818>
   1a77c:	subs	lr, r0, #0
   1a780:	bne	1b27c <ftello64@plt+0x9de8>
   1a784:	ldrb	r8, [sl, r5]
   1a788:	mov	r9, lr
   1a78c:	mov	ip, r4
   1a790:	add	r5, r5, #1
   1a794:	mov	r0, r6
   1a798:	cmp	r7, r8
   1a79c:	add	r6, r5, sl
   1a7a0:	mov	r1, r6
   1a7a4:	add	r4, ip, #1
   1a7a8:	beq	1a8b0 <ftello64@plt+0x941c>
   1a7ac:	ldrb	r8, [sl, r5]
   1a7b0:	cmp	r8, #0
   1a7b4:	beq	1a90c <ftello64@plt+0x9478>
   1a7b8:	cmp	r5, #9
   1a7bc:	movls	r3, #0
   1a7c0:	andhi	r3, lr, #1
   1a7c4:	cmp	r3, #0
   1a7c8:	beq	1a78c <ftello64@plt+0x92f8>
   1a7cc:	add	r2, r5, r5, lsl #2
   1a7d0:	cmp	r4, r2
   1a7d4:	bcs	1a730 <ftello64@plt+0x929c>
   1a7d8:	mov	lr, r3
   1a7dc:	b	1a78c <ftello64@plt+0x92f8>
   1a7e0:	add	r0, sp, #24
   1a7e4:	bl	111ac <mbsinit@plt>
   1a7e8:	cmp	r0, #0
   1a7ec:	beq	1b2c4 <ftello64@plt+0x9e30>
   1a7f0:	mov	r5, #1
   1a7f4:	strb	r5, [sp, #20]
   1a7f8:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1a7fc:	mov	r1, r0
   1a800:	mov	r0, fp
   1a804:	bl	17fd8 <ftello64@plt+0x6b44>
   1a808:	add	r3, sp, #24
   1a80c:	mov	r1, fp
   1a810:	mov	r2, r0
   1a814:	add	r0, sp, #48	; 0x30
   1a818:	bl	19a28 <ftello64@plt+0x8594>
   1a81c:	cmn	r0, #1
   1a820:	str	r0, [sp, #40]	; 0x28
   1a824:	strbeq	r4, [sp, #44]	; 0x2c
   1a828:	streq	r5, [sp, #40]	; 0x28
   1a82c:	strbeq	r5, [sp, #32]
   1a830:	beq	1a97c <ftello64@plt+0x94e8>
   1a834:	cmn	r0, #2
   1a838:	beq	1a968 <ftello64@plt+0x94d4>
   1a83c:	cmp	r0, #0
   1a840:	bne	1b25c <ftello64@plt+0x9dc8>
   1a844:	ldr	r3, [sp, #36]	; 0x24
   1a848:	str	r5, [sp, #40]	; 0x28
   1a84c:	ldrb	r3, [r3]
   1a850:	cmp	r3, #0
   1a854:	bne	1b2d8 <ftello64@plt+0x9e44>
   1a858:	ldr	r4, [sp, #48]	; 0x30
   1a85c:	cmp	r4, #0
   1a860:	bne	1b2a4 <ftello64@plt+0x9e10>
   1a864:	mov	r5, #1
   1a868:	add	r0, sp, #24
   1a86c:	strb	r5, [sp, #44]	; 0x2c
   1a870:	bl	111ac <mbsinit@plt>
   1a874:	cmp	r0, #0
   1a878:	movne	r3, #0
   1a87c:	strbeq	r5, [sp, #32]
   1a880:	strbne	r5, [sp, #32]
   1a884:	strbne	r3, [sp, #20]
   1a888:	cmp	r4, #0
   1a88c:	bne	1a97c <ftello64@plt+0x94e8>
   1a890:	ldr	r0, [sp, #4]
   1a894:	ldr	r3, [pc, #2644]	; 1b2f0 <ftello64@plt+0x9e5c>
   1a898:	ldr	r2, [sp, #300]	; 0x12c
   1a89c:	ldr	r3, [r3]
   1a8a0:	cmp	r2, r3
   1a8a4:	bne	1b2ec <ftello64@plt+0x9e58>
   1a8a8:	add	sp, sp, #308	; 0x134
   1a8ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8b0:	ldrb	r3, [fp, #1]
   1a8b4:	cmp	r3, #0
   1a8b8:	beq	1a894 <ftello64@plt+0x9400>
   1a8bc:	ldrb	r8, [sl, r5]
   1a8c0:	cmp	r8, #0
   1a8c4:	beq	1a90c <ftello64@plt+0x9478>
   1a8c8:	cmp	r3, r8
   1a8cc:	add	r4, ip, #2
   1a8d0:	bne	1a7b8 <ftello64@plt+0x9324>
   1a8d4:	ldr	r3, [sp, #8]
   1a8d8:	add	r3, r3, #1
   1a8dc:	b	1a8f4 <ftello64@plt+0x9460>
   1a8e0:	add	r3, r3, #1
   1a8e4:	cmp	r2, r4
   1a8e8:	sub	r4, r3, fp
   1a8ec:	add	r4, r4, ip
   1a8f0:	bne	1a7b8 <ftello64@plt+0x9324>
   1a8f4:	ldrb	r2, [r3]
   1a8f8:	cmp	r2, #0
   1a8fc:	beq	1a894 <ftello64@plt+0x9400>
   1a900:	ldrb	r4, [r1, #1]!
   1a904:	cmp	r4, #0
   1a908:	bne	1a8e0 <ftello64@plt+0x944c>
   1a90c:	mov	r0, #0
   1a910:	b	1a894 <ftello64@plt+0x9400>
   1a914:	ldrb	r1, [fp]
   1a918:	ldr	r8, [pc, #2516]	; 1b2f4 <ftello64@plt+0x9e60>
   1a91c:	str	fp, [sp, #36]	; 0x24
   1a920:	and	r0, r1, #31
   1a924:	lsr	r3, r1, #5
   1a928:	ldr	r2, [r8, r3, lsl #2]
   1a92c:	mov	r3, #0
   1a930:	str	r3, [sp, #28]
   1a934:	lsr	r2, r2, r0
   1a938:	ands	r4, r2, #1
   1a93c:	strb	r3, [sp, #20]
   1a940:	str	r3, [sp, #24]
   1a944:	strb	r3, [sp, #32]
   1a948:	beq	1a7e0 <ftello64@plt+0x934c>
   1a94c:	mov	r3, #1
   1a950:	str	r1, [sp, #48]	; 0x30
   1a954:	mov	r4, r1
   1a958:	str	r3, [sp, #40]	; 0x28
   1a95c:	strb	r3, [sp, #44]	; 0x2c
   1a960:	strb	r3, [sp, #32]
   1a964:	b	1a888 <ftello64@plt+0x93f4>
   1a968:	ldr	r0, [sp, #36]	; 0x24
   1a96c:	bl	1132c <strlen@plt>
   1a970:	strb	r4, [sp, #44]	; 0x2c
   1a974:	strb	r5, [sp, #32]
   1a978:	str	r0, [sp, #40]	; 0x28
   1a97c:	mov	r3, #0
   1a980:	str	r3, [sp, #12]
   1a984:	mov	r6, r3
   1a988:	mov	r7, r3
   1a98c:	str	fp, [sp, #92]	; 0x5c
   1a990:	strb	r3, [sp, #76]	; 0x4c
   1a994:	str	r3, [sp, #80]	; 0x50
   1a998:	strb	r3, [sp, #88]	; 0x58
   1a99c:	strb	r3, [sp, #132]	; 0x84
   1a9a0:	str	r3, [sp, #136]	; 0x88
   1a9a4:	strb	r3, [sp, #144]	; 0x90
   1a9a8:	str	r3, [sp, #84]	; 0x54
   1a9ac:	str	r3, [sp, #140]	; 0x8c
   1a9b0:	str	fp, [sp, #8]
   1a9b4:	mov	fp, r3
   1a9b8:	ldrb	r3, [sp, #132]	; 0x84
   1a9bc:	mov	r1, #1
   1a9c0:	str	r1, [sp]
   1a9c4:	mov	r4, r1
   1a9c8:	mov	r9, r1
   1a9cc:	ldr	r1, [sp, #4]
   1a9d0:	cmp	r3, #0
   1a9d4:	mov	r5, r1
   1a9d8:	str	r1, [sp, #148]	; 0x94
   1a9dc:	bne	1acbc <ftello64@plt+0x9828>
   1a9e0:	ldrb	r3, [r5]
   1a9e4:	and	r2, r3, #31
   1a9e8:	lsr	r3, r3, #5
   1a9ec:	ldr	r3, [r8, r3, lsl #2]
   1a9f0:	lsr	r3, r3, r2
   1a9f4:	tst	r3, #1
   1a9f8:	beq	1afec <ftello64@plt+0x9b58>
   1a9fc:	str	r9, [sp, #152]	; 0x98
   1aa00:	ldrb	r5, [r5]
   1aa04:	strb	r4, [sp, #156]	; 0x9c
   1aa08:	strb	r4, [sp, #144]	; 0x90
   1aa0c:	str	r5, [sp, #160]	; 0xa0
   1aa10:	cmp	r5, #0
   1aa14:	beq	1a90c <ftello64@plt+0x9478>
   1aa18:	ldr	r3, [sp]
   1aa1c:	cmp	fp, #9
   1aa20:	movls	r3, #0
   1aa24:	andhi	r3, r3, #1
   1aa28:	cmp	r3, #0
   1aa2c:	addeq	r6, r6, #1
   1aa30:	beq	1aa48 <ftello64@plt+0x95b4>
   1aa34:	add	r2, fp, fp, lsl #2
   1aa38:	cmp	r6, r2
   1aa3c:	addcc	r6, r6, #1
   1aa40:	strcc	r3, [sp]
   1aa44:	bcs	1ae74 <ftello64@plt+0x99e0>
   1aa48:	ldrb	r3, [sp, #44]	; 0x2c
   1aa4c:	cmp	r3, #0
   1aa50:	beq	1ae04 <ftello64@plt+0x9970>
   1aa54:	ldr	r2, [sp, #160]	; 0xa0
   1aa58:	ldr	r3, [sp, #48]	; 0x30
   1aa5c:	cmp	r2, r3
   1aa60:	bne	1ac98 <ftello64@plt+0x9804>
   1aa64:	add	lr, sp, #132	; 0x84
   1aa68:	add	ip, sp, #188	; 0xbc
   1aa6c:	ldm	lr!, {r0, r1, r2, r3}
   1aa70:	stmia	ip!, {r0, r1, r2, r3}
   1aa74:	ldm	lr!, {r0, r1, r2, r3}
   1aa78:	strb	r7, [sp, #200]	; 0xc8
   1aa7c:	stmia	ip!, {r0, r1, r2, r3}
   1aa80:	ldm	lr!, {r0, r1, r2, r3}
   1aa84:	ldr	r5, [sp, #204]	; 0xcc
   1aa88:	stmia	ip!, {r0, r1, r2, r3}
   1aa8c:	ldm	lr, {r0, r1}
   1aa90:	ldr	r3, [sp, #208]	; 0xd0
   1aa94:	add	r5, r5, r3
   1aa98:	stm	ip, {r0, r1}
   1aa9c:	str	r5, [sp, #204]	; 0xcc
   1aaa0:	ldr	r3, [sp, #8]
   1aaa4:	strb	r7, [sp, #244]	; 0xf4
   1aaa8:	str	r3, [sp, #260]	; 0x104
   1aaac:	ldrb	r3, [r3]
   1aab0:	str	r7, [sp, #248]	; 0xf8
   1aab4:	strb	r7, [sp, #256]	; 0x100
   1aab8:	and	r2, r3, #31
   1aabc:	lsr	r1, r3, #5
   1aac0:	str	r7, [sp, #252]	; 0xfc
   1aac4:	ldr	sl, [r8, r1, lsl #2]
   1aac8:	lsr	sl, sl, r2
   1aacc:	ands	sl, sl, #1
   1aad0:	beq	1b0e0 <ftello64@plt+0x9c4c>
   1aad4:	mov	r5, r3
   1aad8:	cmp	r5, #0
   1aadc:	str	r9, [sp, #264]	; 0x108
   1aae0:	str	r3, [sp, #272]	; 0x110
   1aae4:	strb	r4, [sp, #268]	; 0x10c
   1aae8:	strb	r4, [sp, #256]	; 0x100
   1aaec:	beq	1b15c <ftello64@plt+0x9cc8>
   1aaf0:	ldr	r5, [sp, #260]	; 0x104
   1aaf4:	ldr	r3, [sp, #264]	; 0x108
   1aaf8:	add	r6, r6, #1
   1aafc:	add	r5, r5, r3
   1ab00:	strb	r7, [sp, #256]	; 0x100
   1ab04:	str	r5, [sp, #260]	; 0x104
   1ab08:	b	1abf0 <ftello64@plt+0x975c>
   1ab0c:	ldrb	r3, [r5]
   1ab10:	and	r2, r3, #31
   1ab14:	lsr	r3, r3, #5
   1ab18:	ldr	r3, [r8, r3, lsl #2]
   1ab1c:	lsr	r3, r3, r2
   1ab20:	tst	r3, #1
   1ab24:	beq	1ade8 <ftello64@plt+0x9954>
   1ab28:	str	r9, [sp, #264]	; 0x108
   1ab2c:	ldrb	r5, [r5]
   1ab30:	strb	r4, [sp, #268]	; 0x10c
   1ab34:	strb	r4, [sp, #256]	; 0x100
   1ab38:	cmp	r5, #0
   1ab3c:	str	r5, [sp, #272]	; 0x110
   1ab40:	beq	1ac6c <ftello64@plt+0x97d8>
   1ab44:	ldrb	r3, [sp, #200]	; 0xc8
   1ab48:	cmp	r3, #0
   1ab4c:	bne	1adb0 <ftello64@plt+0x991c>
   1ab50:	ldrb	r3, [sp, #188]	; 0xbc
   1ab54:	ldr	r5, [sp, #204]	; 0xcc
   1ab58:	cmp	r3, #0
   1ab5c:	addne	sl, sp, #192	; 0xc0
   1ab60:	bne	1ad44 <ftello64@plt+0x98b0>
   1ab64:	ldrb	r3, [r5]
   1ab68:	and	r2, r3, #31
   1ab6c:	lsr	r3, r3, #5
   1ab70:	ldr	r3, [r8, r3, lsl #2]
   1ab74:	lsr	r3, r3, r2
   1ab78:	tst	r3, #1
   1ab7c:	beq	1ad2c <ftello64@plt+0x9898>
   1ab80:	str	r9, [sp, #208]	; 0xd0
   1ab84:	ldrb	r0, [r5]
   1ab88:	strb	r4, [sp, #212]	; 0xd4
   1ab8c:	strb	r4, [sp, #200]	; 0xc8
   1ab90:	mov	r5, r0
   1ab94:	str	r0, [sp, #216]	; 0xd8
   1ab98:	cmp	r5, #0
   1ab9c:	beq	1a90c <ftello64@plt+0x9478>
   1aba0:	ldrb	r3, [sp, #268]	; 0x10c
   1aba4:	cmp	r3, #0
   1aba8:	beq	1ac88 <ftello64@plt+0x97f4>
   1abac:	ldr	r0, [sp, #272]	; 0x110
   1abb0:	subs	r0, r0, r5
   1abb4:	movne	r0, #1
   1abb8:	cmp	r0, #0
   1abbc:	add	r1, r6, #1
   1abc0:	bne	1ac98 <ftello64@plt+0x9804>
   1abc4:	ldr	r3, [sp, #204]	; 0xcc
   1abc8:	ldr	r2, [sp, #208]	; 0xd0
   1abcc:	ldr	r5, [sp, #260]	; 0x104
   1abd0:	add	r3, r3, r2
   1abd4:	ldr	r2, [sp, #264]	; 0x108
   1abd8:	mov	r6, r1
   1abdc:	add	r5, r5, r2
   1abe0:	strb	r0, [sp, #200]	; 0xc8
   1abe4:	strb	r0, [sp, #256]	; 0x100
   1abe8:	str	r3, [sp, #204]	; 0xcc
   1abec:	str	r5, [sp, #260]	; 0x104
   1abf0:	ldrb	r3, [sp, #244]	; 0xf4
   1abf4:	cmp	r3, #0
   1abf8:	beq	1ab0c <ftello64@plt+0x9678>
   1abfc:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1ac00:	mov	r1, r0
   1ac04:	mov	r0, r5
   1ac08:	bl	17fd8 <ftello64@plt+0x6b44>
   1ac0c:	add	r3, sp, #248	; 0xf8
   1ac10:	mov	r1, r5
   1ac14:	mov	r2, r0
   1ac18:	add	r0, sp, #272	; 0x110
   1ac1c:	bl	19a28 <ftello64@plt+0x8594>
   1ac20:	cmn	r0, #1
   1ac24:	str	r0, [sp, #264]	; 0x108
   1ac28:	strbeq	r7, [sp, #268]	; 0x10c
   1ac2c:	streq	r9, [sp, #264]	; 0x108
   1ac30:	strbeq	r4, [sp, #256]	; 0x100
   1ac34:	beq	1ab44 <ftello64@plt+0x96b0>
   1ac38:	cmn	r0, #2
   1ac3c:	beq	1af68 <ftello64@plt+0x9ad4>
   1ac40:	cmp	r0, #0
   1ac44:	beq	1af80 <ftello64@plt+0x9aec>
   1ac48:	ldr	r5, [sp, #272]	; 0x110
   1ac4c:	add	r0, sp, #248	; 0xf8
   1ac50:	strb	r4, [sp, #268]	; 0x10c
   1ac54:	bl	111ac <mbsinit@plt>
   1ac58:	strb	r4, [sp, #256]	; 0x100
   1ac5c:	cmp	r0, #0
   1ac60:	strbne	r7, [sp, #244]	; 0xf4
   1ac64:	cmp	r5, #0
   1ac68:	bne	1ab44 <ftello64@plt+0x96b0>
   1ac6c:	ldr	r0, [sp, #148]	; 0x94
   1ac70:	b	1a894 <ftello64@plt+0x9400>
   1ac74:	ldr	r0, [sp, #204]	; 0xcc
   1ac78:	bl	1132c <strlen@plt>
   1ac7c:	strb	r7, [sp, #212]	; 0xd4
   1ac80:	strb	r4, [sp, #200]	; 0xc8
   1ac84:	str	r0, [sp, #208]	; 0xd0
   1ac88:	ldr	r2, [sp, #208]	; 0xd0
   1ac8c:	ldr	r3, [sp, #264]	; 0x108
   1ac90:	cmp	r2, r3
   1ac94:	beq	1add0 <ftello64@plt+0x993c>
   1ac98:	ldr	r5, [sp, #148]	; 0x94
   1ac9c:	ldr	sl, [sp, #152]	; 0x98
   1aca0:	ldrb	r3, [sp, #132]	; 0x84
   1aca4:	add	r5, r5, sl
   1aca8:	str	r5, [sp, #148]	; 0x94
   1acac:	cmp	r3, #0
   1acb0:	strb	r7, [sp, #144]	; 0x90
   1acb4:	add	fp, fp, #1
   1acb8:	beq	1a9e0 <ftello64@plt+0x954c>
   1acbc:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1acc0:	mov	r1, r0
   1acc4:	mov	r0, r5
   1acc8:	bl	17fd8 <ftello64@plt+0x6b44>
   1accc:	add	r3, sp, #136	; 0x88
   1acd0:	mov	r1, r5
   1acd4:	mov	r2, r0
   1acd8:	add	r0, sp, #160	; 0xa0
   1acdc:	bl	19a28 <ftello64@plt+0x8594>
   1ace0:	cmn	r0, #1
   1ace4:	str	r0, [sp, #152]	; 0x98
   1ace8:	strbeq	r7, [sp, #156]	; 0x9c
   1acec:	streq	r9, [sp, #152]	; 0x98
   1acf0:	strbeq	r4, [sp, #144]	; 0x90
   1acf4:	beq	1ae48 <ftello64@plt+0x99b4>
   1acf8:	cmn	r0, #2
   1acfc:	beq	1ae34 <ftello64@plt+0x99a0>
   1ad00:	cmp	r0, #0
   1ad04:	bne	1b04c <ftello64@plt+0x9bb8>
   1ad08:	ldr	r5, [sp, #148]	; 0x94
   1ad0c:	str	r9, [sp, #152]	; 0x98
   1ad10:	ldrb	r3, [r5]
   1ad14:	cmp	r3, #0
   1ad18:	bne	1b2d8 <ftello64@plt+0x9e44>
   1ad1c:	ldr	r5, [sp, #160]	; 0xa0
   1ad20:	cmp	r5, #0
   1ad24:	beq	1b050 <ftello64@plt+0x9bbc>
   1ad28:	b	1b2a4 <ftello64@plt+0x9e10>
   1ad2c:	add	sl, sp, #192	; 0xc0
   1ad30:	mov	r0, sl
   1ad34:	bl	111ac <mbsinit@plt>
   1ad38:	cmp	r0, #0
   1ad3c:	beq	1b2c4 <ftello64@plt+0x9e30>
   1ad40:	strb	r4, [sp, #188]	; 0xbc
   1ad44:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1ad48:	mov	r1, r0
   1ad4c:	mov	r0, r5
   1ad50:	bl	17fd8 <ftello64@plt+0x6b44>
   1ad54:	mov	r3, sl
   1ad58:	mov	r1, r5
   1ad5c:	mov	r2, r0
   1ad60:	add	r0, sp, #216	; 0xd8
   1ad64:	bl	19a28 <ftello64@plt+0x8594>
   1ad68:	cmn	r0, #1
   1ad6c:	str	r0, [sp, #208]	; 0xd0
   1ad70:	strbeq	r7, [sp, #212]	; 0xd4
   1ad74:	streq	r9, [sp, #208]	; 0xd0
   1ad78:	strbeq	r4, [sp, #200]	; 0xc8
   1ad7c:	beq	1ac88 <ftello64@plt+0x97f4>
   1ad80:	cmn	r0, #2
   1ad84:	beq	1ac74 <ftello64@plt+0x97e0>
   1ad88:	cmp	r0, #0
   1ad8c:	beq	1afa4 <ftello64@plt+0x9b10>
   1ad90:	ldr	r5, [sp, #216]	; 0xd8
   1ad94:	mov	r0, sl
   1ad98:	strb	r4, [sp, #212]	; 0xd4
   1ad9c:	bl	111ac <mbsinit@plt>
   1ada0:	strb	r4, [sp, #200]	; 0xc8
   1ada4:	cmp	r0, #0
   1ada8:	strbne	r7, [sp, #188]	; 0xbc
   1adac:	b	1ab98 <ftello64@plt+0x9704>
   1adb0:	ldrb	r3, [sp, #212]	; 0xd4
   1adb4:	cmp	r3, #0
   1adb8:	ldrne	r5, [sp, #216]	; 0xd8
   1adbc:	bne	1ab98 <ftello64@plt+0x9704>
   1adc0:	ldr	r2, [sp, #208]	; 0xd0
   1adc4:	ldr	r3, [sp, #264]	; 0x108
   1adc8:	cmp	r2, r3
   1adcc:	bne	1ac98 <ftello64@plt+0x9804>
   1add0:	ldr	r1, [sp, #260]	; 0x104
   1add4:	ldr	r0, [sp, #204]	; 0xcc
   1add8:	bl	111c4 <memcmp@plt>
   1addc:	adds	r0, r0, #0
   1ade0:	movne	r0, #1
   1ade4:	b	1abb8 <ftello64@plt+0x9724>
   1ade8:	add	r0, sp, #248	; 0xf8
   1adec:	bl	111ac <mbsinit@plt>
   1adf0:	cmp	r0, #0
   1adf4:	beq	1b2c4 <ftello64@plt+0x9e30>
   1adf8:	strb	r4, [sp, #244]	; 0xf4
   1adfc:	b	1abfc <ftello64@plt+0x9768>
   1ae00:	add	r6, r6, #1
   1ae04:	ldr	sl, [sp, #152]	; 0x98
   1ae08:	ldr	r3, [sp, #40]	; 0x28
   1ae0c:	ldr	r5, [sp, #148]	; 0x94
   1ae10:	cmp	sl, r3
   1ae14:	bne	1aca0 <ftello64@plt+0x980c>
   1ae18:	mov	r2, sl
   1ae1c:	mov	r0, r5
   1ae20:	ldr	r1, [sp, #36]	; 0x24
   1ae24:	bl	111c4 <memcmp@plt>
   1ae28:	cmp	r0, #0
   1ae2c:	bne	1aca0 <ftello64@plt+0x980c>
   1ae30:	b	1aa64 <ftello64@plt+0x95d0>
   1ae34:	ldr	r0, [sp, #148]	; 0x94
   1ae38:	bl	1132c <strlen@plt>
   1ae3c:	strb	r7, [sp, #156]	; 0x9c
   1ae40:	strb	r4, [sp, #144]	; 0x90
   1ae44:	str	r0, [sp, #152]	; 0x98
   1ae48:	ldr	r3, [sp]
   1ae4c:	cmp	fp, #9
   1ae50:	movls	r3, #0
   1ae54:	andhi	r3, r3, #1
   1ae58:	cmp	r3, #0
   1ae5c:	beq	1ae00 <ftello64@plt+0x996c>
   1ae60:	add	r2, fp, fp, lsl #2
   1ae64:	cmp	r6, r2
   1ae68:	addcc	r6, r6, #1
   1ae6c:	strcc	r3, [sp]
   1ae70:	bcc	1ae04 <ftello64@plt+0x9970>
   1ae74:	ldr	r3, [sp, #12]
   1ae78:	subs	sl, r6, r3
   1ae7c:	ldrb	r3, [sp, #88]	; 0x58
   1ae80:	beq	1b2a8 <ftello64@plt+0x9e14>
   1ae84:	cmp	r3, #0
   1ae88:	ldreq	r5, [sp, #92]	; 0x5c
   1ae8c:	beq	1aefc <ftello64@plt+0x9a68>
   1ae90:	ldrb	r3, [sp, #100]	; 0x64
   1ae94:	cmp	r3, #0
   1ae98:	ldrne	r5, [sp, #104]	; 0x68
   1ae9c:	beq	1aedc <ftello64@plt+0x9a48>
   1aea0:	b	1aed4 <ftello64@plt+0x9a40>
   1aea4:	ldrb	r3, [r5]
   1aea8:	and	r2, r3, #31
   1aeac:	lsr	r3, r3, #5
   1aeb0:	ldr	r3, [r8, r3, lsl #2]
   1aeb4:	lsr	r3, r3, r2
   1aeb8:	tst	r3, #1
   1aebc:	beq	1afc8 <ftello64@plt+0x9b34>
   1aec0:	str	r9, [sp, #96]	; 0x60
   1aec4:	ldrb	r5, [r5]
   1aec8:	strb	r4, [sp, #100]	; 0x64
   1aecc:	strb	r4, [sp, #88]	; 0x58
   1aed0:	str	r5, [sp, #104]	; 0x68
   1aed4:	cmp	r5, #0
   1aed8:	beq	1b1f4 <ftello64@plt+0x9d60>
   1aedc:	ldr	r5, [sp, #92]	; 0x5c
   1aee0:	ldr	r3, [sp, #96]	; 0x60
   1aee4:	subs	sl, sl, #1
   1aee8:	add	r5, r5, r3
   1aeec:	strb	r7, [sp, #88]	; 0x58
   1aef0:	str	r5, [sp, #92]	; 0x5c
   1aef4:	str	r5, [sp]
   1aef8:	beq	1b074 <ftello64@plt+0x9be0>
   1aefc:	ldrb	r3, [sp, #76]	; 0x4c
   1af00:	cmp	r3, #0
   1af04:	beq	1aea4 <ftello64@plt+0x9a10>
   1af08:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1af0c:	mov	r1, r0
   1af10:	mov	r0, r5
   1af14:	bl	17fd8 <ftello64@plt+0x6b44>
   1af18:	add	r3, sp, #80	; 0x50
   1af1c:	mov	r1, r5
   1af20:	mov	r2, r0
   1af24:	add	r0, sp, #104	; 0x68
   1af28:	bl	19a28 <ftello64@plt+0x8594>
   1af2c:	cmn	r0, #1
   1af30:	str	r0, [sp, #96]	; 0x60
   1af34:	beq	1afe0 <ftello64@plt+0x9b4c>
   1af38:	cmn	r0, #2
   1af3c:	beq	1b004 <ftello64@plt+0x9b70>
   1af40:	cmp	r0, #0
   1af44:	beq	1b01c <ftello64@plt+0x9b88>
   1af48:	ldr	r5, [sp, #104]	; 0x68
   1af4c:	add	r0, sp, #80	; 0x50
   1af50:	strb	r4, [sp, #100]	; 0x64
   1af54:	bl	111ac <mbsinit@plt>
   1af58:	strb	r4, [sp, #88]	; 0x58
   1af5c:	cmp	r0, #0
   1af60:	strbne	r7, [sp, #76]	; 0x4c
   1af64:	b	1aed4 <ftello64@plt+0x9a40>
   1af68:	ldr	r0, [sp, #260]	; 0x104
   1af6c:	bl	1132c <strlen@plt>
   1af70:	strb	r7, [sp, #268]	; 0x10c
   1af74:	strb	r4, [sp, #256]	; 0x100
   1af78:	str	r0, [sp, #264]	; 0x108
   1af7c:	b	1ab44 <ftello64@plt+0x96b0>
   1af80:	ldr	r3, [sp, #260]	; 0x104
   1af84:	str	r9, [sp, #264]	; 0x108
   1af88:	ldrb	r3, [r3]
   1af8c:	cmp	r3, #0
   1af90:	bne	1b2d8 <ftello64@plt+0x9e44>
   1af94:	ldr	r5, [sp, #272]	; 0x110
   1af98:	cmp	r5, #0
   1af9c:	beq	1ac4c <ftello64@plt+0x97b8>
   1afa0:	b	1b2a4 <ftello64@plt+0x9e10>
   1afa4:	ldr	r3, [sp, #204]	; 0xcc
   1afa8:	str	r9, [sp, #208]	; 0xd0
   1afac:	ldrb	r3, [r3]
   1afb0:	cmp	r3, #0
   1afb4:	bne	1b2d8 <ftello64@plt+0x9e44>
   1afb8:	ldr	r5, [sp, #216]	; 0xd8
   1afbc:	cmp	r5, #0
   1afc0:	beq	1ad94 <ftello64@plt+0x9900>
   1afc4:	b	1b2a4 <ftello64@plt+0x9e10>
   1afc8:	add	r0, sp, #80	; 0x50
   1afcc:	bl	111ac <mbsinit@plt>
   1afd0:	cmp	r0, #0
   1afd4:	beq	1b2c4 <ftello64@plt+0x9e30>
   1afd8:	strb	r4, [sp, #76]	; 0x4c
   1afdc:	b	1af08 <ftello64@plt+0x9a74>
   1afe0:	str	r9, [sp, #96]	; 0x60
   1afe4:	strb	r7, [sp, #100]	; 0x64
   1afe8:	b	1aedc <ftello64@plt+0x9a48>
   1afec:	add	r0, sp, #136	; 0x88
   1aff0:	bl	111ac <mbsinit@plt>
   1aff4:	cmp	r0, #0
   1aff8:	beq	1b2c4 <ftello64@plt+0x9e30>
   1affc:	strb	r4, [sp, #132]	; 0x84
   1b000:	b	1acbc <ftello64@plt+0x9828>
   1b004:	ldr	r5, [sp, #92]	; 0x5c
   1b008:	mov	r0, r5
   1b00c:	bl	1132c <strlen@plt>
   1b010:	strb	r7, [sp, #100]	; 0x64
   1b014:	str	r0, [sp, #96]	; 0x60
   1b018:	b	1aee0 <ftello64@plt+0x9a4c>
   1b01c:	ldr	r5, [sp, #92]	; 0x5c
   1b020:	str	r9, [sp, #96]	; 0x60
   1b024:	ldrb	r3, [r5]
   1b028:	cmp	r3, #0
   1b02c:	bne	1b2d8 <ftello64@plt+0x9e44>
   1b030:	ldr	r5, [sp, #104]	; 0x68
   1b034:	cmp	r5, #0
   1b038:	beq	1af4c <ftello64@plt+0x9ab8>
   1b03c:	b	1b2a4 <ftello64@plt+0x9e10>
   1b040:	mov	lr, r3
   1b044:	str	r4, [sp]
   1b048:	b	1a78c <ftello64@plt+0x92f8>
   1b04c:	ldr	r5, [sp, #160]	; 0xa0
   1b050:	add	r0, sp, #136	; 0x88
   1b054:	strb	r4, [sp, #156]	; 0x9c
   1b058:	bl	111ac <mbsinit@plt>
   1b05c:	strb	r4, [sp, #144]	; 0x90
   1b060:	cmp	r0, #0
   1b064:	strbne	r7, [sp, #132]	; 0x84
   1b068:	b	1aa10 <ftello64@plt+0x957c>
   1b06c:	ldr	r3, [sp, #92]	; 0x5c
   1b070:	str	r3, [sp]
   1b074:	ldrb	r3, [sp, #76]	; 0x4c
   1b078:	cmp	r3, #0
   1b07c:	bne	1b174 <ftello64@plt+0x9ce0>
   1b080:	ldr	r1, [sp]
   1b084:	ldrb	r3, [r1]
   1b088:	and	r2, r3, #31
   1b08c:	lsr	r3, r3, #5
   1b090:	ldr	r3, [r8, r3, lsl #2]
   1b094:	lsr	r3, r3, r2
   1b098:	tst	r3, #1
   1b09c:	beq	1b160 <ftello64@plt+0x9ccc>
   1b0a0:	str	r9, [sp, #96]	; 0x60
   1b0a4:	ldrb	r5, [r1]
   1b0a8:	strb	r4, [sp, #100]	; 0x64
   1b0ac:	strb	r4, [sp, #88]	; 0x58
   1b0b0:	str	r5, [sp, #104]	; 0x68
   1b0b4:	cmp	r5, #0
   1b0b8:	beq	1b200 <ftello64@plt+0x9d6c>
   1b0bc:	ldrb	r3, [sp, #156]	; 0x9c
   1b0c0:	mov	r2, #1
   1b0c4:	str	r2, [sp]
   1b0c8:	cmp	r3, #0
   1b0cc:	add	r3, r6, #1
   1b0d0:	str	r6, [sp, #12]
   1b0d4:	mov	r6, r3
   1b0d8:	bne	1aa48 <ftello64@plt+0x95b4>
   1b0dc:	b	1ae04 <ftello64@plt+0x9970>
   1b0e0:	add	r0, sp, #248	; 0xf8
   1b0e4:	bl	111ac <mbsinit@plt>
   1b0e8:	cmp	r0, #0
   1b0ec:	beq	1b2c4 <ftello64@plt+0x9e30>
   1b0f0:	strb	r4, [sp, #244]	; 0xf4
   1b0f4:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1b0f8:	ldr	r5, [sp, #8]
   1b0fc:	mov	r1, r0
   1b100:	mov	r0, r5
   1b104:	bl	17fd8 <ftello64@plt+0x6b44>
   1b108:	add	r3, sp, #248	; 0xf8
   1b10c:	mov	r1, r5
   1b110:	mov	r2, r0
   1b114:	add	r0, sp, #272	; 0x110
   1b118:	bl	19a28 <ftello64@plt+0x8594>
   1b11c:	cmn	r0, #1
   1b120:	str	r0, [sp, #264]	; 0x108
   1b124:	beq	1b1e4 <ftello64@plt+0x9d50>
   1b128:	cmn	r0, #2
   1b12c:	beq	1b220 <ftello64@plt+0x9d8c>
   1b130:	cmp	r0, #0
   1b134:	beq	1b238 <ftello64@plt+0x9da4>
   1b138:	ldr	r5, [sp, #272]	; 0x110
   1b13c:	add	r0, sp, #248	; 0xf8
   1b140:	strb	r4, [sp, #268]	; 0x10c
   1b144:	bl	111ac <mbsinit@plt>
   1b148:	strb	r4, [sp, #256]	; 0x100
   1b14c:	cmp	r0, #0
   1b150:	strbne	r7, [sp, #244]	; 0xf4
   1b154:	cmp	r5, #0
   1b158:	bne	1aaf0 <ftello64@plt+0x965c>
   1b15c:	bl	11470 <abort@plt>
   1b160:	add	r0, sp, #80	; 0x50
   1b164:	bl	111ac <mbsinit@plt>
   1b168:	cmp	r0, #0
   1b16c:	beq	1b2c4 <ftello64@plt+0x9e30>
   1b170:	strb	r4, [sp, #76]	; 0x4c
   1b174:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1b178:	ldr	r5, [sp]
   1b17c:	mov	r1, r0
   1b180:	mov	r0, r5
   1b184:	bl	17fd8 <ftello64@plt+0x6b44>
   1b188:	add	r3, sp, #80	; 0x50
   1b18c:	mov	r1, r5
   1b190:	mov	r2, r0
   1b194:	add	r0, sp, #104	; 0x68
   1b198:	bl	19a28 <ftello64@plt+0x8594>
   1b19c:	cmn	r0, #1
   1b1a0:	str	r0, [sp, #96]	; 0x60
   1b1a4:	strbeq	r7, [sp, #100]	; 0x64
   1b1a8:	streq	r9, [sp, #96]	; 0x60
   1b1ac:	strbeq	r4, [sp, #88]	; 0x58
   1b1b0:	beq	1b0bc <ftello64@plt+0x9c28>
   1b1b4:	cmn	r0, #2
   1b1b8:	beq	1b264 <ftello64@plt+0x9dd0>
   1b1bc:	cmp	r0, #0
   1b1c0:	beq	1b284 <ftello64@plt+0x9df0>
   1b1c4:	ldr	r5, [sp, #104]	; 0x68
   1b1c8:	add	r0, sp, #80	; 0x50
   1b1cc:	strb	r4, [sp, #100]	; 0x64
   1b1d0:	bl	111ac <mbsinit@plt>
   1b1d4:	strb	r4, [sp, #88]	; 0x58
   1b1d8:	cmp	r0, #0
   1b1dc:	strbne	r7, [sp, #76]	; 0x4c
   1b1e0:	b	1b0b4 <ftello64@plt+0x9c20>
   1b1e4:	str	r9, [sp, #264]	; 0x108
   1b1e8:	strb	sl, [sp, #268]	; 0x10c
   1b1ec:	ldr	r5, [sp, #260]	; 0x104
   1b1f0:	b	1aaf4 <ftello64@plt+0x9660>
   1b1f4:	ldrb	r3, [sp, #88]	; 0x58
   1b1f8:	cmp	r3, #0
   1b1fc:	beq	1b06c <ftello64@plt+0x9bd8>
   1b200:	add	r2, sp, #16
   1b204:	ldrd	r0, [sp, #4]
   1b208:	bl	19e54 <ftello64@plt+0x89c0>
   1b20c:	subs	r3, r0, #0
   1b210:	str	r3, [sp]
   1b214:	bne	1b27c <ftello64@plt+0x9de8>
   1b218:	ldrb	r3, [sp, #156]	; 0x9c
   1b21c:	b	1b0c8 <ftello64@plt+0x9c34>
   1b220:	ldr	r5, [sp, #260]	; 0x104
   1b224:	mov	r0, r5
   1b228:	bl	1132c <strlen@plt>
   1b22c:	strb	sl, [sp, #268]	; 0x10c
   1b230:	str	r0, [sp, #264]	; 0x108
   1b234:	b	1aaf4 <ftello64@plt+0x9660>
   1b238:	ldr	r5, [sp, #260]	; 0x104
   1b23c:	str	r9, [sp, #264]	; 0x108
   1b240:	ldrb	r3, [r5]
   1b244:	cmp	r3, #0
   1b248:	bne	1b2d8 <ftello64@plt+0x9e44>
   1b24c:	ldr	r5, [sp, #272]	; 0x110
   1b250:	cmp	r5, #0
   1b254:	beq	1b13c <ftello64@plt+0x9ca8>
   1b258:	b	1b2a4 <ftello64@plt+0x9e10>
   1b25c:	ldr	r4, [sp, #48]	; 0x30
   1b260:	b	1a864 <ftello64@plt+0x93d0>
   1b264:	ldr	r0, [sp, #92]	; 0x5c
   1b268:	bl	1132c <strlen@plt>
   1b26c:	strb	r7, [sp, #100]	; 0x64
   1b270:	strb	r4, [sp, #88]	; 0x58
   1b274:	str	r0, [sp, #96]	; 0x60
   1b278:	b	1b0bc <ftello64@plt+0x9c28>
   1b27c:	ldr	r0, [sp, #16]
   1b280:	b	1a894 <ftello64@plt+0x9400>
   1b284:	ldr	r5, [sp, #92]	; 0x5c
   1b288:	str	r9, [sp, #96]	; 0x60
   1b28c:	ldrb	r3, [r5]
   1b290:	cmp	r3, #0
   1b294:	bne	1b2d8 <ftello64@plt+0x9e44>
   1b298:	ldr	r5, [sp, #104]	; 0x68
   1b29c:	cmp	r5, #0
   1b2a0:	beq	1b1c8 <ftello64@plt+0x9d34>
   1b2a4:	bl	19e30 <ftello64@plt+0x899c>
   1b2a8:	cmp	r3, #0
   1b2ac:	beq	1b06c <ftello64@plt+0x9bd8>
   1b2b0:	ldrb	r3, [sp, #100]	; 0x64
   1b2b4:	cmp	r3, #0
   1b2b8:	ldrne	r5, [sp, #104]	; 0x68
   1b2bc:	beq	1b0bc <ftello64@plt+0x9c28>
   1b2c0:	b	1b0b4 <ftello64@plt+0x9c20>
   1b2c4:	ldr	r3, [pc, #44]	; 1b2f8 <ftello64@plt+0x9e64>
   1b2c8:	mov	r2, #150	; 0x96
   1b2cc:	ldr	r1, [pc, #40]	; 1b2fc <ftello64@plt+0x9e68>
   1b2d0:	ldr	r0, [pc, #40]	; 1b300 <ftello64@plt+0x9e6c>
   1b2d4:	bl	11488 <__assert_fail@plt>
   1b2d8:	ldr	r3, [pc, #24]	; 1b2f8 <ftello64@plt+0x9e64>
   1b2dc:	mov	r2, #178	; 0xb2
   1b2e0:	ldr	r1, [pc, #20]	; 1b2fc <ftello64@plt+0x9e68>
   1b2e4:	ldr	r0, [pc, #24]	; 1b304 <ftello64@plt+0x9e70>
   1b2e8:	bl	11488 <__assert_fail@plt>
   1b2ec:	bl	111f4 <__stack_chk_fail@plt>
   1b2f0:	andeq	sp, r2, r8, lsl #30
   1b2f4:	ldrdeq	sp, [r1], -r0
   1b2f8:	strdeq	sp, [r1], -r0
   1b2fc:	andeq	ip, r1, r0, ror #29
   1b300:	andeq	ip, r1, r4, lsl #30
   1b304:	andeq	ip, r1, ip, lsl pc
   1b308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b30c:	mov	r6, r2
   1b310:	sub	sp, sp, #4096	; 0x1000
   1b314:	ldr	r2, [pc, #640]	; 1b59c <ftello64@plt+0xa108>
   1b318:	sub	sp, sp, #44	; 0x2c
   1b31c:	add	lr, sp, #4096	; 0x1000
   1b320:	ldr	ip, [r2]
   1b324:	add	lr, lr, #36	; 0x24
   1b328:	mov	r4, #0
   1b32c:	str	r4, [sp]
   1b330:	str	ip, [lr]
   1b334:	add	ip, sp, #4160	; 0x1040
   1b338:	add	ip, ip, #16
   1b33c:	mov	r9, r1
   1b340:	ldr	ip, [ip]
   1b344:	mov	fp, r0
   1b348:	str	r3, [sp, #8]
   1b34c:	mov	r0, r6
   1b350:	mov	r3, r4
   1b354:	mov	r2, r4
   1b358:	mov	r1, r4
   1b35c:	str	ip, [sp, #12]
   1b360:	bl	11140 <iconv@plt>
   1b364:	cmp	r9, r4
   1b368:	str	fp, [sp, #20]
   1b36c:	str	r9, [sp, #24]
   1b370:	beq	1b580 <ftello64@plt+0xa0ec>
   1b374:	add	r5, sp, #36	; 0x24
   1b378:	add	r7, sp, #28
   1b37c:	add	r8, sp, #32
   1b380:	mov	sl, #4096	; 0x1000
   1b384:	b	1b39c <ftello64@plt+0x9f08>
   1b388:	ldrd	r2, [sp, #24]
   1b38c:	sub	r3, r3, r5
   1b390:	cmp	r2, #0
   1b394:	add	r4, r4, r3
   1b398:	beq	1b3dc <ftello64@plt+0x9f48>
   1b39c:	str	r8, [sp]
   1b3a0:	mov	r3, r7
   1b3a4:	add	r2, sp, #24
   1b3a8:	add	r1, sp, #20
   1b3ac:	mov	r0, r6
   1b3b0:	str	r5, [sp, #28]
   1b3b4:	str	sl, [sp, #32]
   1b3b8:	bl	11140 <iconv@plt>
   1b3bc:	cmn	r0, #1
   1b3c0:	bne	1b388 <ftello64@plt+0x9ef4>
   1b3c4:	bl	1135c <__errno_location@plt>
   1b3c8:	ldr	r3, [r0]
   1b3cc:	cmp	r3, #7
   1b3d0:	beq	1b388 <ftello64@plt+0x9ef4>
   1b3d4:	cmp	r3, #22
   1b3d8:	bne	1b578 <ftello64@plt+0xa0e4>
   1b3dc:	mov	r2, #0
   1b3e0:	mov	ip, #4096	; 0x1000
   1b3e4:	str	r8, [sp]
   1b3e8:	mov	r1, r2
   1b3ec:	mov	r3, r7
   1b3f0:	mov	r0, r6
   1b3f4:	str	r5, [sp, #28]
   1b3f8:	str	ip, [sp, #32]
   1b3fc:	bl	11140 <iconv@plt>
   1b400:	cmn	r0, #1
   1b404:	beq	1b578 <ftello64@plt+0xa0e4>
   1b408:	ldr	r3, [sp, #28]
   1b40c:	sub	r5, r3, r5
   1b410:	adds	r4, r5, r4
   1b414:	beq	1b528 <ftello64@plt+0xa094>
   1b418:	ldr	r3, [sp, #8]
   1b41c:	ldr	sl, [r3]
   1b420:	cmp	sl, #0
   1b424:	beq	1b504 <ftello64@plt+0xa070>
   1b428:	ldr	r3, [sp, #12]
   1b42c:	ldr	r3, [r3]
   1b430:	cmp	r3, r4
   1b434:	bcc	1b504 <ftello64@plt+0xa070>
   1b438:	mov	r3, #0
   1b43c:	str	r3, [sp]
   1b440:	mov	r2, r3
   1b444:	mov	r1, r3
   1b448:	mov	r0, r6
   1b44c:	bl	11140 <iconv@plt>
   1b450:	add	r3, sp, #40	; 0x28
   1b454:	str	fp, [sp, #20]
   1b458:	add	r5, sp, #24
   1b45c:	str	r9, [sp, #24]
   1b460:	str	sl, [sp, #28]
   1b464:	str	r4, [sp, #32]
   1b468:	sub	fp, r3, #20
   1b46c:	b	1b494 <ftello64@plt+0xa000>
   1b470:	str	r8, [sp]
   1b474:	mov	r3, r7
   1b478:	mov	r2, r5
   1b47c:	mov	r1, fp
   1b480:	mov	r0, r6
   1b484:	bl	11140 <iconv@plt>
   1b488:	cmn	r0, #1
   1b48c:	beq	1b538 <ftello64@plt+0xa0a4>
   1b490:	ldr	r9, [sp, #24]
   1b494:	cmp	r9, #0
   1b498:	bne	1b470 <ftello64@plt+0x9fdc>
   1b49c:	mov	r2, #0
   1b4a0:	str	r8, [sp]
   1b4a4:	mov	r3, r7
   1b4a8:	mov	r0, r6
   1b4ac:	mov	r1, r2
   1b4b0:	bl	11140 <iconv@plt>
   1b4b4:	cmn	r0, #1
   1b4b8:	beq	1b548 <ftello64@plt+0xa0b4>
   1b4bc:	ldr	r3, [sp, #32]
   1b4c0:	cmp	r3, #0
   1b4c4:	bne	1b598 <ftello64@plt+0xa104>
   1b4c8:	ldr	r2, [sp, #8]
   1b4cc:	str	sl, [r2]
   1b4d0:	ldr	r2, [sp, #12]
   1b4d4:	str	r4, [r2]
   1b4d8:	add	r2, sp, #4096	; 0x1000
   1b4dc:	add	r2, r2, #36	; 0x24
   1b4e0:	ldr	r1, [r2]
   1b4e4:	ldr	r2, [pc, #176]	; 1b59c <ftello64@plt+0xa108>
   1b4e8:	mov	r0, r3
   1b4ec:	ldr	r2, [r2]
   1b4f0:	cmp	r1, r2
   1b4f4:	bne	1b594 <ftello64@plt+0xa100>
   1b4f8:	add	sp, sp, #4096	; 0x1000
   1b4fc:	add	sp, sp, #44	; 0x2c
   1b500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b504:	mov	r0, r4
   1b508:	bl	112a8 <malloc@plt>
   1b50c:	subs	sl, r0, #0
   1b510:	bne	1b438 <ftello64@plt+0x9fa4>
   1b514:	bl	1135c <__errno_location@plt>
   1b518:	mov	r2, #12
   1b51c:	mvn	r3, #0
   1b520:	str	r2, [r0]
   1b524:	b	1b4d8 <ftello64@plt+0xa044>
   1b528:	ldr	r3, [sp, #12]
   1b52c:	str	r4, [r3]
   1b530:	mov	r3, r4
   1b534:	b	1b4d8 <ftello64@plt+0xa044>
   1b538:	bl	1135c <__errno_location@plt>
   1b53c:	ldr	r3, [r0]
   1b540:	cmp	r3, #22
   1b544:	beq	1b49c <ftello64@plt+0xa008>
   1b548:	ldr	r3, [sp, #8]
   1b54c:	ldr	r3, [r3]
   1b550:	cmp	r3, sl
   1b554:	beq	1b578 <ftello64@plt+0xa0e4>
   1b558:	bl	1135c <__errno_location@plt>
   1b55c:	mov	r4, r0
   1b560:	mov	r0, sl
   1b564:	ldr	r5, [r4]
   1b568:	bl	1117c <free@plt>
   1b56c:	str	r5, [r4]
   1b570:	mvn	r3, #0
   1b574:	b	1b4d8 <ftello64@plt+0xa044>
   1b578:	mvn	r3, #0
   1b57c:	b	1b4d8 <ftello64@plt+0xa044>
   1b580:	mov	r4, r9
   1b584:	add	r5, sp, #36	; 0x24
   1b588:	add	r7, sp, #28
   1b58c:	add	r8, sp, #32
   1b590:	b	1b3dc <ftello64@plt+0x9f48>
   1b594:	bl	111f4 <__stack_chk_fail@plt>
   1b598:	bl	11470 <abort@plt>
   1b59c:	andeq	sp, r2, r8, lsl #30
   1b5a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b5a4:	sub	sp, sp, #36	; 0x24
   1b5a8:	ldr	r9, [pc, #468]	; 1b784 <ftello64@plt+0xa2f0>
   1b5ac:	mov	r7, r1
   1b5b0:	str	r0, [sp, #12]
   1b5b4:	ldr	r3, [r9]
   1b5b8:	str	r3, [sp, #28]
   1b5bc:	bl	1132c <strlen@plt>
   1b5c0:	cmp	r0, #4096	; 0x1000
   1b5c4:	mov	r4, r0
   1b5c8:	lslcc	r4, r0, #4
   1b5cc:	add	sl, r4, #1
   1b5d0:	str	r0, [sp, #16]
   1b5d4:	mov	r0, sl
   1b5d8:	bl	112a8 <malloc@plt>
   1b5dc:	subs	r6, r0, #0
   1b5e0:	beq	1b770 <ftello64@plt+0xa2dc>
   1b5e4:	mov	r3, #0
   1b5e8:	str	r3, [sp]
   1b5ec:	mov	r2, r3
   1b5f0:	mov	r1, r3
   1b5f4:	mov	r0, r7
   1b5f8:	bl	11140 <iconv@plt>
   1b5fc:	add	r8, sp, #24
   1b600:	str	r6, [sp, #20]
   1b604:	str	r4, [sp, #24]
   1b608:	b	1b66c <ftello64@plt+0xa1d8>
   1b60c:	bl	1135c <__errno_location@plt>
   1b610:	ldr	r3, [r0]
   1b614:	mov	fp, r0
   1b618:	cmp	r3, #22
   1b61c:	beq	1b6e8 <ftello64@plt+0xa254>
   1b620:	cmp	r3, #7
   1b624:	bne	1b748 <ftello64@plt+0xa2b4>
   1b628:	ldr	r4, [sp, #20]
   1b62c:	lsl	r5, sl, #1
   1b630:	cmp	sl, r5
   1b634:	sub	r4, r4, r6
   1b638:	bcs	1b740 <ftello64@plt+0xa2ac>
   1b63c:	mov	r1, r5
   1b640:	mov	r0, r6
   1b644:	bl	1120c <realloc@plt>
   1b648:	cmp	r0, #0
   1b64c:	beq	1b740 <ftello64@plt+0xa2ac>
   1b650:	sub	r3, r5, #1
   1b654:	mov	r6, r0
   1b658:	mov	sl, r5
   1b65c:	sub	r3, r3, r4
   1b660:	add	r4, r0, r4
   1b664:	str	r3, [sp, #24]
   1b668:	str	r4, [sp, #20]
   1b66c:	str	r8, [sp]
   1b670:	add	r3, sp, #20
   1b674:	add	r2, sp, #16
   1b678:	add	r1, sp, #12
   1b67c:	mov	r0, r7
   1b680:	bl	11140 <iconv@plt>
   1b684:	cmn	r0, #1
   1b688:	beq	1b60c <ftello64@plt+0xa178>
   1b68c:	b	1b6e8 <ftello64@plt+0xa254>
   1b690:	bl	1135c <__errno_location@plt>
   1b694:	ldr	r3, [r0]
   1b698:	mov	fp, r0
   1b69c:	cmp	r3, #7
   1b6a0:	bne	1b748 <ftello64@plt+0xa2b4>
   1b6a4:	ldr	r4, [sp, #20]
   1b6a8:	lsl	r5, sl, #1
   1b6ac:	cmp	sl, r5
   1b6b0:	sub	r4, r4, r6
   1b6b4:	bcs	1b740 <ftello64@plt+0xa2ac>
   1b6b8:	mov	r1, r5
   1b6bc:	mov	r0, r6
   1b6c0:	bl	1120c <realloc@plt>
   1b6c4:	cmp	r0, #0
   1b6c8:	beq	1b740 <ftello64@plt+0xa2ac>
   1b6cc:	sub	r3, r5, #1
   1b6d0:	mov	sl, r5
   1b6d4:	mov	r6, r0
   1b6d8:	sub	r3, r3, r4
   1b6dc:	add	r4, r0, r4
   1b6e0:	str	r3, [sp, #24]
   1b6e4:	str	r4, [sp, #20]
   1b6e8:	mov	r2, #0
   1b6ec:	str	r8, [sp]
   1b6f0:	mov	r1, r2
   1b6f4:	add	r3, sp, #20
   1b6f8:	mov	r0, r7
   1b6fc:	bl	11140 <iconv@plt>
   1b700:	cmn	r0, #1
   1b704:	beq	1b690 <ftello64@plt+0xa1fc>
   1b708:	ldr	r3, [sp, #20]
   1b70c:	mov	r2, #0
   1b710:	add	r1, r3, #1
   1b714:	str	r1, [sp, #20]
   1b718:	strb	r2, [r3]
   1b71c:	ldr	r1, [sp, #20]
   1b720:	sub	r1, r1, r6
   1b724:	cmp	sl, r1
   1b728:	bls	1b754 <ftello64@plt+0xa2c0>
   1b72c:	mov	r0, r6
   1b730:	bl	1120c <realloc@plt>
   1b734:	cmp	r0, #0
   1b738:	movne	r6, r0
   1b73c:	b	1b754 <ftello64@plt+0xa2c0>
   1b740:	mov	r3, #12
   1b744:	str	r3, [fp]
   1b748:	mov	r0, r6
   1b74c:	bl	1117c <free@plt>
   1b750:	mov	r6, #0
   1b754:	ldr	r2, [sp, #28]
   1b758:	ldr	r3, [r9]
   1b75c:	mov	r0, r6
   1b760:	cmp	r2, r3
   1b764:	bne	1b780 <ftello64@plt+0xa2ec>
   1b768:	add	sp, sp, #36	; 0x24
   1b76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b770:	bl	1135c <__errno_location@plt>
   1b774:	mov	r3, #12
   1b778:	str	r3, [r0]
   1b77c:	b	1b754 <ftello64@plt+0xa2c0>
   1b780:	bl	111f4 <__stack_chk_fail@plt>
   1b784:	andeq	sp, r2, r8, lsl #30
   1b788:	push	{r4, r5, r6, lr}
   1b78c:	mov	r4, r0
   1b790:	ldrb	r3, [r0]
   1b794:	cmp	r3, #0
   1b798:	beq	1b7b8 <ftello64@plt+0xa324>
   1b79c:	mov	r6, r1
   1b7a0:	mov	r0, r6
   1b7a4:	mov	r1, r2
   1b7a8:	mov	r5, r2
   1b7ac:	bl	19aa8 <ftello64@plt+0x8614>
   1b7b0:	cmp	r0, #0
   1b7b4:	bne	1b7d0 <ftello64@plt+0xa33c>
   1b7b8:	mov	r0, r4
   1b7bc:	bl	111e8 <strdup@plt>
   1b7c0:	subs	r4, r0, #0
   1b7c4:	beq	1b830 <ftello64@plt+0xa39c>
   1b7c8:	mov	r0, r4
   1b7cc:	pop	{r4, r5, r6, pc}
   1b7d0:	mov	r0, r5
   1b7d4:	mov	r1, r6
   1b7d8:	bl	112b4 <iconv_open@plt>
   1b7dc:	cmn	r0, #1
   1b7e0:	mov	r5, r0
   1b7e4:	moveq	r4, #0
   1b7e8:	beq	1b7c8 <ftello64@plt+0xa334>
   1b7ec:	mov	r0, r4
   1b7f0:	mov	r1, r5
   1b7f4:	bl	1b5a0 <ftello64@plt+0xa10c>
   1b7f8:	subs	r4, r0, #0
   1b7fc:	beq	1b844 <ftello64@plt+0xa3b0>
   1b800:	mov	r0, r5
   1b804:	bl	11134 <iconv_close@plt>
   1b808:	cmp	r0, #0
   1b80c:	bge	1b7c8 <ftello64@plt+0xa334>
   1b810:	bl	1135c <__errno_location@plt>
   1b814:	mov	r5, r0
   1b818:	mov	r0, r4
   1b81c:	ldr	r6, [r5]
   1b820:	mov	r4, #0
   1b824:	bl	1117c <free@plt>
   1b828:	str	r6, [r5]
   1b82c:	b	1b7c8 <ftello64@plt+0xa334>
   1b830:	bl	1135c <__errno_location@plt>
   1b834:	mov	r3, #12
   1b838:	str	r3, [r0]
   1b83c:	mov	r0, r4
   1b840:	pop	{r4, r5, r6, pc}
   1b844:	bl	1135c <__errno_location@plt>
   1b848:	mov	r6, r0
   1b84c:	mov	r0, r5
   1b850:	ldr	r5, [r6]
   1b854:	bl	11134 <iconv_close@plt>
   1b858:	str	r5, [r6]
   1b85c:	b	1b7c8 <ftello64@plt+0xa334>
   1b860:	mov	r3, #16
   1b864:	adds	r0, r0, r3
   1b868:	bcs	1b894 <ftello64@plt+0xa400>
   1b86c:	push	{r4, lr}
   1b870:	bl	112a8 <malloc@plt>
   1b874:	subs	r2, r0, #0
   1b878:	addne	r3, r2, #8
   1b87c:	bicne	r3, r3, #15
   1b880:	moveq	r0, #0
   1b884:	addne	r0, r3, #8
   1b888:	subne	r2, r0, r2
   1b88c:	strbne	r2, [r3, #7]
   1b890:	pop	{r4, pc}
   1b894:	mov	r0, #0
   1b898:	bx	lr
   1b89c:	tst	r0, #7
   1b8a0:	bne	1b8b8 <ftello64@plt+0xa424>
   1b8a4:	tst	r0, #8
   1b8a8:	bxeq	lr
   1b8ac:	ldrb	r3, [r0, #-1]
   1b8b0:	sub	r0, r0, r3
   1b8b4:	b	1117c <free@plt>
   1b8b8:	push	{r4, lr}
   1b8bc:	bl	11470 <abort@plt>
   1b8c0:	push	{r4, r5, r6, r7, r8, lr}
   1b8c4:	sub	sp, sp, #64	; 0x40
   1b8c8:	ldr	r7, [pc, #464]	; 1baa0 <ftello64@plt+0xa60c>
   1b8cc:	mov	r4, r0
   1b8d0:	ldr	r3, [r7]
   1b8d4:	str	r3, [sp, #60]	; 0x3c
   1b8d8:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1b8dc:	cmp	r0, #1
   1b8e0:	bhi	1b90c <ftello64@plt+0xa478>
   1b8e4:	mov	r0, r4
   1b8e8:	bl	1132c <strlen@plt>
   1b8ec:	mov	r5, r0
   1b8f0:	ldr	r2, [sp, #60]	; 0x3c
   1b8f4:	ldr	r3, [r7]
   1b8f8:	mov	r0, r5
   1b8fc:	cmp	r2, r3
   1b900:	bne	1ba88 <ftello64@plt+0xa5f4>
   1b904:	add	sp, sp, #64	; 0x40
   1b908:	pop	{r4, r5, r6, r7, r8, pc}
   1b90c:	mov	r5, #0
   1b910:	str	r4, [sp, #20]
   1b914:	str	r5, [sp, #12]
   1b918:	strb	r5, [sp, #4]
   1b91c:	str	r5, [sp, #8]
   1b920:	strb	r5, [sp, #16]
   1b924:	mov	r6, #1
   1b928:	ldr	r8, [pc, #372]	; 1baa4 <ftello64@plt+0xa610>
   1b92c:	b	1b984 <ftello64@plt+0xa4f0>
   1b930:	ldrb	r3, [r4]
   1b934:	and	r2, r3, #31
   1b938:	lsr	r3, r3, #5
   1b93c:	ldr	r3, [r8, r3, lsl #2]
   1b940:	lsr	r3, r3, r2
   1b944:	tst	r3, #1
   1b948:	beq	1b9f8 <ftello64@plt+0xa564>
   1b94c:	str	r6, [sp, #24]
   1b950:	ldrb	r4, [r4]
   1b954:	strb	r6, [sp, #28]
   1b958:	strb	r6, [sp, #16]
   1b95c:	str	r4, [sp, #32]
   1b960:	cmp	r4, #0
   1b964:	beq	1b8f0 <ftello64@plt+0xa45c>
   1b968:	ldr	r4, [sp, #20]
   1b96c:	ldr	r3, [sp, #24]
   1b970:	add	r5, r5, #1
   1b974:	add	r4, r4, r3
   1b978:	mov	r3, #0
   1b97c:	str	r4, [sp, #20]
   1b980:	strb	r3, [sp, #16]
   1b984:	ldrb	r3, [sp, #4]
   1b988:	cmp	r3, #0
   1b98c:	beq	1b930 <ftello64@plt+0xa49c>
   1b990:	bl	11260 <__ctype_get_mb_cur_max@plt>
   1b994:	mov	r1, r0
   1b998:	mov	r0, r4
   1b99c:	bl	17fd8 <ftello64@plt+0x6b44>
   1b9a0:	add	r3, sp, #8
   1b9a4:	mov	r1, r4
   1b9a8:	mov	r2, r0
   1b9ac:	add	r0, sp, #32
   1b9b0:	bl	19a28 <ftello64@plt+0x8594>
   1b9b4:	cmn	r0, #1
   1b9b8:	str	r0, [sp, #24]
   1b9bc:	beq	1ba10 <ftello64@plt+0xa57c>
   1b9c0:	cmn	r0, #2
   1b9c4:	beq	1ba24 <ftello64@plt+0xa590>
   1b9c8:	cmp	r0, #0
   1b9cc:	beq	1ba40 <ftello64@plt+0xa5ac>
   1b9d0:	ldr	r4, [sp, #32]
   1b9d4:	add	r0, sp, #8
   1b9d8:	strb	r6, [sp, #28]
   1b9dc:	bl	111ac <mbsinit@plt>
   1b9e0:	cmp	r0, #0
   1b9e4:	movne	r3, #0
   1b9e8:	strbeq	r6, [sp, #16]
   1b9ec:	strbne	r6, [sp, #16]
   1b9f0:	strbne	r3, [sp, #4]
   1b9f4:	b	1b960 <ftello64@plt+0xa4cc>
   1b9f8:	add	r0, sp, #8
   1b9fc:	bl	111ac <mbsinit@plt>
   1ba00:	cmp	r0, #0
   1ba04:	beq	1ba74 <ftello64@plt+0xa5e0>
   1ba08:	strb	r6, [sp, #4]
   1ba0c:	b	1b990 <ftello64@plt+0xa4fc>
   1ba10:	mov	r3, #0
   1ba14:	str	r6, [sp, #24]
   1ba18:	strb	r3, [sp, #28]
   1ba1c:	ldr	r4, [sp, #20]
   1ba20:	b	1b96c <ftello64@plt+0xa4d8>
   1ba24:	ldr	r4, [sp, #20]
   1ba28:	mov	r0, r4
   1ba2c:	bl	1132c <strlen@plt>
   1ba30:	mov	r3, #0
   1ba34:	strb	r3, [sp, #28]
   1ba38:	str	r0, [sp, #24]
   1ba3c:	b	1b96c <ftello64@plt+0xa4d8>
   1ba40:	ldr	r4, [sp, #20]
   1ba44:	str	r6, [sp, #24]
   1ba48:	ldrb	r3, [r4]
   1ba4c:	cmp	r3, #0
   1ba50:	bne	1ba8c <ftello64@plt+0xa5f8>
   1ba54:	ldr	r4, [sp, #32]
   1ba58:	cmp	r4, #0
   1ba5c:	beq	1b9d4 <ftello64@plt+0xa540>
   1ba60:	ldr	r3, [pc, #64]	; 1baa8 <ftello64@plt+0xa614>
   1ba64:	mov	r2, #179	; 0xb3
   1ba68:	ldr	r1, [pc, #60]	; 1baac <ftello64@plt+0xa618>
   1ba6c:	ldr	r0, [pc, #60]	; 1bab0 <ftello64@plt+0xa61c>
   1ba70:	bl	11488 <__assert_fail@plt>
   1ba74:	ldr	r3, [pc, #44]	; 1baa8 <ftello64@plt+0xa614>
   1ba78:	mov	r2, #150	; 0x96
   1ba7c:	ldr	r1, [pc, #40]	; 1baac <ftello64@plt+0xa618>
   1ba80:	ldr	r0, [pc, #44]	; 1bab4 <ftello64@plt+0xa620>
   1ba84:	bl	11488 <__assert_fail@plt>
   1ba88:	bl	111f4 <__stack_chk_fail@plt>
   1ba8c:	ldr	r3, [pc, #20]	; 1baa8 <ftello64@plt+0xa614>
   1ba90:	mov	r2, #178	; 0xb2
   1ba94:	ldr	r1, [pc, #16]	; 1baac <ftello64@plt+0xa618>
   1ba98:	ldr	r0, [pc, #24]	; 1bab8 <ftello64@plt+0xa624>
   1ba9c:	bl	11488 <__assert_fail@plt>
   1baa0:	andeq	sp, r2, r8, lsl #30
   1baa4:	ldrdeq	sp, [r1], -r0
   1baa8:	andeq	sp, r1, r4, lsl #8
   1baac:	andeq	ip, r1, r0, ror #29
   1bab0:	strdeq	ip, [r1], -r0
   1bab4:	andeq	ip, r1, r4, lsl #30
   1bab8:	andeq	ip, r1, ip, lsl pc
   1babc:	subs	r2, r1, #1
   1bac0:	bxeq	lr
   1bac4:	bcc	1bc9c <ftello64@plt+0xa808>
   1bac8:	cmp	r0, r1
   1bacc:	bls	1bc80 <ftello64@plt+0xa7ec>
   1bad0:	tst	r1, r2
   1bad4:	beq	1bc8c <ftello64@plt+0xa7f8>
   1bad8:	clz	r3, r0
   1badc:	clz	r2, r1
   1bae0:	sub	r3, r2, r3
   1bae4:	rsbs	r3, r3, #31
   1bae8:	addne	r3, r3, r3, lsl #1
   1baec:	mov	r2, #0
   1baf0:	addne	pc, pc, r3, lsl #2
   1baf4:	nop			; (mov r0, r0)
   1baf8:	cmp	r0, r1, lsl #31
   1bafc:	adc	r2, r2, r2
   1bb00:	subcs	r0, r0, r1, lsl #31
   1bb04:	cmp	r0, r1, lsl #30
   1bb08:	adc	r2, r2, r2
   1bb0c:	subcs	r0, r0, r1, lsl #30
   1bb10:	cmp	r0, r1, lsl #29
   1bb14:	adc	r2, r2, r2
   1bb18:	subcs	r0, r0, r1, lsl #29
   1bb1c:	cmp	r0, r1, lsl #28
   1bb20:	adc	r2, r2, r2
   1bb24:	subcs	r0, r0, r1, lsl #28
   1bb28:	cmp	r0, r1, lsl #27
   1bb2c:	adc	r2, r2, r2
   1bb30:	subcs	r0, r0, r1, lsl #27
   1bb34:	cmp	r0, r1, lsl #26
   1bb38:	adc	r2, r2, r2
   1bb3c:	subcs	r0, r0, r1, lsl #26
   1bb40:	cmp	r0, r1, lsl #25
   1bb44:	adc	r2, r2, r2
   1bb48:	subcs	r0, r0, r1, lsl #25
   1bb4c:	cmp	r0, r1, lsl #24
   1bb50:	adc	r2, r2, r2
   1bb54:	subcs	r0, r0, r1, lsl #24
   1bb58:	cmp	r0, r1, lsl #23
   1bb5c:	adc	r2, r2, r2
   1bb60:	subcs	r0, r0, r1, lsl #23
   1bb64:	cmp	r0, r1, lsl #22
   1bb68:	adc	r2, r2, r2
   1bb6c:	subcs	r0, r0, r1, lsl #22
   1bb70:	cmp	r0, r1, lsl #21
   1bb74:	adc	r2, r2, r2
   1bb78:	subcs	r0, r0, r1, lsl #21
   1bb7c:	cmp	r0, r1, lsl #20
   1bb80:	adc	r2, r2, r2
   1bb84:	subcs	r0, r0, r1, lsl #20
   1bb88:	cmp	r0, r1, lsl #19
   1bb8c:	adc	r2, r2, r2
   1bb90:	subcs	r0, r0, r1, lsl #19
   1bb94:	cmp	r0, r1, lsl #18
   1bb98:	adc	r2, r2, r2
   1bb9c:	subcs	r0, r0, r1, lsl #18
   1bba0:	cmp	r0, r1, lsl #17
   1bba4:	adc	r2, r2, r2
   1bba8:	subcs	r0, r0, r1, lsl #17
   1bbac:	cmp	r0, r1, lsl #16
   1bbb0:	adc	r2, r2, r2
   1bbb4:	subcs	r0, r0, r1, lsl #16
   1bbb8:	cmp	r0, r1, lsl #15
   1bbbc:	adc	r2, r2, r2
   1bbc0:	subcs	r0, r0, r1, lsl #15
   1bbc4:	cmp	r0, r1, lsl #14
   1bbc8:	adc	r2, r2, r2
   1bbcc:	subcs	r0, r0, r1, lsl #14
   1bbd0:	cmp	r0, r1, lsl #13
   1bbd4:	adc	r2, r2, r2
   1bbd8:	subcs	r0, r0, r1, lsl #13
   1bbdc:	cmp	r0, r1, lsl #12
   1bbe0:	adc	r2, r2, r2
   1bbe4:	subcs	r0, r0, r1, lsl #12
   1bbe8:	cmp	r0, r1, lsl #11
   1bbec:	adc	r2, r2, r2
   1bbf0:	subcs	r0, r0, r1, lsl #11
   1bbf4:	cmp	r0, r1, lsl #10
   1bbf8:	adc	r2, r2, r2
   1bbfc:	subcs	r0, r0, r1, lsl #10
   1bc00:	cmp	r0, r1, lsl #9
   1bc04:	adc	r2, r2, r2
   1bc08:	subcs	r0, r0, r1, lsl #9
   1bc0c:	cmp	r0, r1, lsl #8
   1bc10:	adc	r2, r2, r2
   1bc14:	subcs	r0, r0, r1, lsl #8
   1bc18:	cmp	r0, r1, lsl #7
   1bc1c:	adc	r2, r2, r2
   1bc20:	subcs	r0, r0, r1, lsl #7
   1bc24:	cmp	r0, r1, lsl #6
   1bc28:	adc	r2, r2, r2
   1bc2c:	subcs	r0, r0, r1, lsl #6
   1bc30:	cmp	r0, r1, lsl #5
   1bc34:	adc	r2, r2, r2
   1bc38:	subcs	r0, r0, r1, lsl #5
   1bc3c:	cmp	r0, r1, lsl #4
   1bc40:	adc	r2, r2, r2
   1bc44:	subcs	r0, r0, r1, lsl #4
   1bc48:	cmp	r0, r1, lsl #3
   1bc4c:	adc	r2, r2, r2
   1bc50:	subcs	r0, r0, r1, lsl #3
   1bc54:	cmp	r0, r1, lsl #2
   1bc58:	adc	r2, r2, r2
   1bc5c:	subcs	r0, r0, r1, lsl #2
   1bc60:	cmp	r0, r1, lsl #1
   1bc64:	adc	r2, r2, r2
   1bc68:	subcs	r0, r0, r1, lsl #1
   1bc6c:	cmp	r0, r1
   1bc70:	adc	r2, r2, r2
   1bc74:	subcs	r0, r0, r1
   1bc78:	mov	r0, r2
   1bc7c:	bx	lr
   1bc80:	moveq	r0, #1
   1bc84:	movne	r0, #0
   1bc88:	bx	lr
   1bc8c:	clz	r2, r1
   1bc90:	rsb	r2, r2, #31
   1bc94:	lsr	r0, r0, r2
   1bc98:	bx	lr
   1bc9c:	cmp	r0, #0
   1bca0:	mvnne	r0, #0
   1bca4:	b	1bdd8 <ftello64@plt+0xa944>
   1bca8:	cmp	r1, #0
   1bcac:	beq	1bc9c <ftello64@plt+0xa808>
   1bcb0:	push	{r0, r1, lr}
   1bcb4:	bl	1babc <ftello64@plt+0xa628>
   1bcb8:	pop	{r1, r2, lr}
   1bcbc:	mul	r3, r2, r0
   1bcc0:	sub	r1, r1, r3
   1bcc4:	bx	lr
   1bcc8:	cmp	r3, #0
   1bccc:	cmpeq	r2, #0
   1bcd0:	bne	1bcf4 <ftello64@plt+0xa860>
   1bcd4:	cmp	r1, #0
   1bcd8:	movlt	r1, #-2147483648	; 0x80000000
   1bcdc:	movlt	r0, #0
   1bce0:	blt	1bcf0 <ftello64@plt+0xa85c>
   1bce4:	cmpeq	r0, #0
   1bce8:	mvnne	r1, #-2147483648	; 0x80000000
   1bcec:	mvnne	r0, #0
   1bcf0:	b	1bdd8 <ftello64@plt+0xa944>
   1bcf4:	sub	sp, sp, #8
   1bcf8:	push	{sp, lr}
   1bcfc:	cmp	r1, #0
   1bd00:	blt	1bd20 <ftello64@plt+0xa88c>
   1bd04:	cmp	r3, #0
   1bd08:	blt	1bd54 <ftello64@plt+0xa8c0>
   1bd0c:	bl	1bde8 <ftello64@plt+0xa954>
   1bd10:	ldr	lr, [sp, #4]
   1bd14:	add	sp, sp, #8
   1bd18:	pop	{r2, r3}
   1bd1c:	bx	lr
   1bd20:	rsbs	r0, r0, #0
   1bd24:	sbc	r1, r1, r1, lsl #1
   1bd28:	cmp	r3, #0
   1bd2c:	blt	1bd78 <ftello64@plt+0xa8e4>
   1bd30:	bl	1bde8 <ftello64@plt+0xa954>
   1bd34:	ldr	lr, [sp, #4]
   1bd38:	add	sp, sp, #8
   1bd3c:	pop	{r2, r3}
   1bd40:	rsbs	r0, r0, #0
   1bd44:	sbc	r1, r1, r1, lsl #1
   1bd48:	rsbs	r2, r2, #0
   1bd4c:	sbc	r3, r3, r3, lsl #1
   1bd50:	bx	lr
   1bd54:	rsbs	r2, r2, #0
   1bd58:	sbc	r3, r3, r3, lsl #1
   1bd5c:	bl	1bde8 <ftello64@plt+0xa954>
   1bd60:	ldr	lr, [sp, #4]
   1bd64:	add	sp, sp, #8
   1bd68:	pop	{r2, r3}
   1bd6c:	rsbs	r0, r0, #0
   1bd70:	sbc	r1, r1, r1, lsl #1
   1bd74:	bx	lr
   1bd78:	rsbs	r2, r2, #0
   1bd7c:	sbc	r3, r3, r3, lsl #1
   1bd80:	bl	1bde8 <ftello64@plt+0xa954>
   1bd84:	ldr	lr, [sp, #4]
   1bd88:	add	sp, sp, #8
   1bd8c:	pop	{r2, r3}
   1bd90:	rsbs	r2, r2, #0
   1bd94:	sbc	r3, r3, r3, lsl #1
   1bd98:	bx	lr
   1bd9c:	cmp	r3, #0
   1bda0:	cmpeq	r2, #0
   1bda4:	bne	1bdbc <ftello64@plt+0xa928>
   1bda8:	cmp	r1, #0
   1bdac:	cmpeq	r0, #0
   1bdb0:	mvnne	r1, #0
   1bdb4:	mvnne	r0, #0
   1bdb8:	b	1bdd8 <ftello64@plt+0xa944>
   1bdbc:	sub	sp, sp, #8
   1bdc0:	push	{sp, lr}
   1bdc4:	bl	1bde8 <ftello64@plt+0xa954>
   1bdc8:	ldr	lr, [sp, #4]
   1bdcc:	add	sp, sp, #8
   1bdd0:	pop	{r2, r3}
   1bdd4:	bx	lr
   1bdd8:	push	{r1, lr}
   1bddc:	mov	r0, #8
   1bde0:	bl	11128 <raise@plt>
   1bde4:	pop	{r1, pc}
   1bde8:	cmp	r1, r3
   1bdec:	cmpeq	r0, r2
   1bdf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bdf4:	mov	r4, r0
   1bdf8:	movcc	r0, #0
   1bdfc:	mov	r5, r1
   1be00:	ldr	lr, [sp, #36]	; 0x24
   1be04:	movcc	r1, r0
   1be08:	bcc	1bf04 <ftello64@plt+0xaa70>
   1be0c:	cmp	r3, #0
   1be10:	clzeq	ip, r2
   1be14:	clzne	ip, r3
   1be18:	addeq	ip, ip, #32
   1be1c:	cmp	r5, #0
   1be20:	clzeq	r1, r4
   1be24:	addeq	r1, r1, #32
   1be28:	clzne	r1, r5
   1be2c:	sub	ip, ip, r1
   1be30:	sub	sl, ip, #32
   1be34:	lsl	r9, r3, ip
   1be38:	rsb	fp, ip, #32
   1be3c:	orr	r9, r9, r2, lsl sl
   1be40:	orr	r9, r9, r2, lsr fp
   1be44:	lsl	r8, r2, ip
   1be48:	cmp	r5, r9
   1be4c:	cmpeq	r4, r8
   1be50:	movcc	r0, #0
   1be54:	movcc	r1, r0
   1be58:	bcc	1be74 <ftello64@plt+0xa9e0>
   1be5c:	mov	r0, #1
   1be60:	subs	r4, r4, r8
   1be64:	lsl	r1, r0, sl
   1be68:	orr	r1, r1, r0, lsr fp
   1be6c:	lsl	r0, r0, ip
   1be70:	sbc	r5, r5, r9
   1be74:	cmp	ip, #0
   1be78:	beq	1bf04 <ftello64@plt+0xaa70>
   1be7c:	lsr	r6, r8, #1
   1be80:	orr	r6, r6, r9, lsl #31
   1be84:	lsr	r7, r9, #1
   1be88:	mov	r2, ip
   1be8c:	b	1beb0 <ftello64@plt+0xaa1c>
   1be90:	subs	r3, r4, r6
   1be94:	sbc	r8, r5, r7
   1be98:	adds	r3, r3, r3
   1be9c:	adc	r8, r8, r8
   1bea0:	adds	r4, r3, #1
   1bea4:	adc	r5, r8, #0
   1bea8:	subs	r2, r2, #1
   1beac:	beq	1becc <ftello64@plt+0xaa38>
   1beb0:	cmp	r5, r7
   1beb4:	cmpeq	r4, r6
   1beb8:	bcs	1be90 <ftello64@plt+0xa9fc>
   1bebc:	adds	r4, r4, r4
   1bec0:	adc	r5, r5, r5
   1bec4:	subs	r2, r2, #1
   1bec8:	bne	1beb0 <ftello64@plt+0xaa1c>
   1becc:	lsr	r3, r4, ip
   1bed0:	orr	r3, r3, r5, lsl fp
   1bed4:	lsr	r2, r5, ip
   1bed8:	orr	r3, r3, r5, lsr sl
   1bedc:	adds	r0, r0, r4
   1bee0:	mov	r4, r3
   1bee4:	lsl	r3, r2, ip
   1bee8:	orr	r3, r3, r4, lsl sl
   1beec:	lsl	ip, r4, ip
   1bef0:	orr	r3, r3, r4, lsr fp
   1bef4:	adc	r1, r1, r5
   1bef8:	subs	r0, r0, ip
   1befc:	mov	r5, r2
   1bf00:	sbc	r1, r1, r3
   1bf04:	cmp	lr, #0
   1bf08:	strdne	r4, [lr]
   1bf0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf10:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1bf14:	mov	r7, r0
   1bf18:	ldr	r6, [pc, #72]	; 1bf68 <ftello64@plt+0xaad4>
   1bf1c:	ldr	r5, [pc, #72]	; 1bf6c <ftello64@plt+0xaad8>
   1bf20:	add	r6, pc, r6
   1bf24:	add	r5, pc, r5
   1bf28:	sub	r6, r6, r5
   1bf2c:	mov	r8, r1
   1bf30:	mov	r9, r2
   1bf34:	bl	110f0 <calloc@plt-0x20>
   1bf38:	asrs	r6, r6, #2
   1bf3c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf40:	mov	r4, #0
   1bf44:	add	r4, r4, #1
   1bf48:	ldr	r3, [r5], #4
   1bf4c:	mov	r2, r9
   1bf50:	mov	r1, r8
   1bf54:	mov	r0, r7
   1bf58:	blx	r3
   1bf5c:	cmp	r6, r4
   1bf60:	bne	1bf44 <ftello64@plt+0xaab0>
   1bf64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf68:	ldrdeq	r1, [r1], -ip
   1bf6c:	ldrdeq	r1, [r1], -r4
   1bf70:	bx	lr
   1bf74:	ldr	r3, [pc, #12]	; 1bf88 <ftello64@plt+0xaaf4>
   1bf78:	mov	r1, #0
   1bf7c:	add	r3, pc, r3
   1bf80:	ldr	r2, [r3]
   1bf84:	b	11380 <__cxa_atexit@plt>
   1bf88:	andeq	r2, r1, r0, asr #3

Disassembly of section .fini:

0001bf8c <.fini>:
   1bf8c:	push	{r3, lr}
   1bf90:	pop	{r3, pc}
