#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 13 15:02:48 2019
# Process ID: 964
# Current directory: F:/FPGA_Contest/PPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7656 F:\FPGA_Contest\PPS\PPS.xpr
# Log file: F:/FPGA_Contest/PPS/vivado.log
# Journal file: F:/FPGA_Contest/PPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Contest/PPS/PPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado.2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 741.234 ; gain = 51.883
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:03:47 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:04:58 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:06:08 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:08:36 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:10:20 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:11:11 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:12:08 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:13:49 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:14:33 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:16:00 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:17:32 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:18:17 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:18:56 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:20:00 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Oct 13 15:21:17 2019] Launched impl_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:24:02 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:25:31 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:28:55 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:30:06 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:32:00 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:33:54 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:40:18 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:41:18 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:43:01 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:44:10 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:51:15 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:52:37 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 15:58:24 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:01:00 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 16:20:10 2019...
