// Seed: 1196936906
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps
`define pp_6 0
module module_1 (
    output id_0,
    output id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
endmodule
