digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1858b66750>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1858b66f50>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1858b66e90>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= 5'b00000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1858b66290>]",
		style=filled,
		typ=Block];
	"Leaf_19:AL"	[def_var="['r_reg']",
		label="Leaf_19:AL"];
	"22:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1858b0e4d0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="16:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1858b66450>",
		fillcolor=turquoise,
		label="26:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1858beae90>]",
		style=filled,
		typ=Block];
	"26:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1858b66850>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=21];
	"21:IF" -> "26:BL"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=21];
	"Leaf_19:AL" -> "16:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1858b63ed0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = { r_reg[3], r_reg[2], r_reg[1], r_reg[0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg', 'r_reg', 'r_reg']"];
	"Leaf_19:AL" -> "15:AS";
	"15:AS" -> "19:AL";
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f1858b71050>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="17:AS
feedback_value = feedback_value;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['feedback_value']"];
	"17:AS" -> "17:AS";
}
