module ALU(hex,r1,r2,result);
input [7:0] hex;
reg [31:0] inst;
input [31:0] r1,r2;
output reg [31:0] result;
reg [5:0] op_code, func;
initial begin
inst = hex.atobin()
end
always @* begin
add a1(r1,r2,result);
end
endmodule