--------------- Build Started: 09/19/2023 20:14:45 Project: DTR-1 v2 HW, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\Kiwi\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named RES(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
Warning: sta.M0021: DTR-1 v2 HW_timing.html: Warning-1350: Asynchronous path(s) exist from "M1(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0021: DTR-1 v2 HW_timing.html: Warning-1350: Asynchronous path(s) exist from "MR(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_1 ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
Warning: sta.M0019: DTR-1 v2 HW_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( UART_IntClock ). (File=C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\DTR-1 v2 HW_timing.html)
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Release/cymetadata.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os -c Generated_Source\PSoC5\cymetadata.c -o .\CortexM3\ARM_GCC_541\Release\cymetadata.o
arm-none-eabi-ar.exe -rs ".\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.a" .\CortexM3\ARM_GCC_541\Release\AddrL.o .\CortexM3\ARM_GCC_541\Release\CyDmac.o .\CortexM3\ARM_GCC_541\Release\CyFlash.o .\CortexM3\ARM_GCC_541\Release\CyLib.o .\CortexM3\ARM_GCC_541\Release\cyPm.o .\CortexM3\ARM_GCC_541\Release\CySpc.o .\CortexM3\ARM_GCC_541\Release\cyutils.o .\CortexM3\ARM_GCC_541\Release\cy_em_eeprom.o .\CortexM3\ARM_GCC_541\Release\AddrH.o .\CortexM3\ARM_GCC_541\Release\Dta.o .\CortexM3\ARM_GCC_541\Release\MR.o .\CortexM3\ARM_GCC_541\Release\MW.o .\CortexM3\ARM_GCC_541\Release\IOR.o .\CortexM3\ARM_GCC_541\Release\IOW.o .\CortexM3\ARM_GCC_541\Release\MAP1.o .\CortexM3\ARM_GCC_541\Release\WE.o .\CortexM3\ARM_GCC_541\Release\MSEL.o .\CortexM3\ARM_GCC_541\Release\OER.o .\CortexM3\ARM_GCC_541\Release\RTS.o .\CortexM3\ARM_GCC_541\Release\CTS.o .\CortexM3\ARM_GCC_541\Release\RES.o .\CortexM3\ARM_GCC_541\Release\RTL.o .\CortexM3\ARM_GCC_541\Release\SDA_1.o .\CortexM3\ARM_GCC_541\Release\SCL_1.o .\CortexM3\ARM_GCC_541\Release\I2COLED.o .\CortexM3\ARM_GCC_541\Release\I2COLED_BOOT.o .\CortexM3\ARM_GCC_541\Release\I2COLED_INT.o .\CortexM3\ARM_GCC_541\Release\I2COLED_PM.o .\CortexM3\ARM_GCC_541\Release\I2COLED_SLAVE.o .\CortexM3\ARM_GCC_541\Release\I2COLED_MASTER.o .\CortexM3\ARM_GCC_541\Release\UART.o .\CortexM3\ARM_GCC_541\Release\UART_PM.o .\CortexM3\ARM_GCC_541\Release\UART_INT.o .\CortexM3\ARM_GCC_541\Release\UART_BOOT.o .\CortexM3\ARM_GCC_541\Release\USBUART.o .\CortexM3\ARM_GCC_541\Release\USBUART_audio.o .\CortexM3\ARM_GCC_541\Release\USBUART_boot.o .\CortexM3\ARM_GCC_541\Release\USBUART_cdc.o .\CortexM3\ARM_GCC_541\Release\USBUART_cls.o .\CortexM3\ARM_GCC_541\Release\USBUART_descr.o .\CortexM3\ARM_GCC_541\Release\USBUART_drv.o .\CortexM3\ARM_GCC_541\Release\USBUART_episr.o .\CortexM3\ARM_GCC_541\Release\USBUART_hid.o .\CortexM3\ARM_GCC_541\Release\USBUART_pm.o .\CortexM3\ARM_GCC_541\Release\USBUART_std.o .\CortexM3\ARM_GCC_541\Release\USBUART_vnd.o .\CortexM3\ARM_GCC_541\Release\USBUART_midi.o .\CortexM3\ARM_GCC_541\Release\USBUART_msc.o .\CortexM3\ARM_GCC_541\Release\UART_IntClock.o .\CortexM3\ARM_GCC_541\Release\USBUART_Dm.o .\CortexM3\ARM_GCC_541\Release\USBUART_Dp.o .\CortexM3\ARM_GCC_541\Release\Clk_1kHz.o .\CortexM3\ARM_GCC_541\Release\Clk_24MHz.o .\CortexM3\ARM_GCC_541\Release\Millis.o .\CortexM3\ARM_GCC_541\Release\Millis_PM.o .\CortexM3\ARM_GCC_541\Release\BUSRQ.o .\CortexM3\ARM_GCC_541\Release\BUSAK.o .\CortexM3\ARM_GCC_541\Release\SRAM_Ctl.o .\CortexM3\ARM_GCC_541\Release\SRAM_Ctl_PM.o .\CortexM3\ARM_GCC_541\Release\RCM.o .\CortexM3\ARM_GCC_541\Release\RSM.o .\CortexM3\ARM_GCC_541\Release\RSM_PM.o .\CortexM3\ARM_GCC_541\Release\RSU.o .\CortexM3\ARM_GCC_541\Release\RSU_PM.o .\CortexM3\ARM_GCC_541\Release\RRD.o .\CortexM3\ARM_GCC_541\Release\RRD_PM.o .\CortexM3\ARM_GCC_541\Release\RCU.o .\CortexM3\ARM_GCC_541\Release\ROD.o .\CortexM3\ARM_GCC_541\Release\RST.o .\CortexM3\ARM_GCC_541\Release\RCM_Int.o .\CortexM3\ARM_GCC_541\Release\RCU_Int.o .\CortexM3\ARM_GCC_541\Release\ROD_Int.o .\CortexM3\ARM_GCC_541\Release\RST_Int.o .\CortexM3\ARM_GCC_541\Release\RRD_Int.o .\CortexM3\ARM_GCC_541\Release\BusDta.o .\CortexM3\ARM_GCC_541\Release\BusDta_PM.o .\CortexM3\ARM_GCC_541\Release\EEPROM.o .\CortexM3\ARM_GCC_541\Release\M1.o .\CortexM3\ARM_GCC_541\Release\nWAIT.o .\CortexM3\ARM_GCC_541\Release\M1_Int.o .\CortexM3\ARM_GCC_541\Release\DT_Reg.o .\CortexM3\ARM_GCC_541\Release\ADH_Reg.o .\CortexM3\ARM_GCC_541\Release\ADL_Reg.o .\CortexM3\ARM_GCC_541\Release\Clock_1.o .\CortexM3\ARM_GCC_541\Release\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.a
arm-none-eabi-gcc.exe -Wl,--start-group -o "C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.elf" .\CortexM3\ARM_GCC_541\Release\main.o .\CortexM3\ARM_GCC_541\Release\ssd1306.o .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o .\CortexM3\ARM_GCC_541\Release\cymetadata.o .\CortexM3\ARM_GCC_541\Release\Cm3Start.o ".\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.a" "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Release\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -L Generated_Source\PSoC5 "-Wl,-Map,.\CortexM3\ARM_GCC_541\Release/DTR-1 v2 HW.map" -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Os -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C "C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.elf" --flash_row_size 256 --flash_size 262144 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S "C:\Users\Kiwi\Documents\PSoC Creator\DTR-1 v2 HW.cydsn\CortexM3\ARM_GCC_541\Release\DTR-1 v2 HW.elf"
Flash used: 21912 of 262144 bytes (8,4 %).
SRAM used: 36025 of 65536 bytes (55,0 %). Stack: 24576 bytes. Heap: 8192 bytes.
--------------- Build Succeeded: 09/19/2023 20:15:07 ---------------
