{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643152313453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643152313454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 23:11:53 2022 " "Processing started: Tue Jan 25 23:11:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643152313454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152313454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152313454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643152314071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643152314071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor.sv 4 4 " "Found 4 design units, including 4 entities, in source file src/monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152322482 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_slow " "Found entity 2: monitor_slow" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152322482 ""} { "Info" "ISGN_ENTITY_NAME" "3 monitor_fast " "Found entity 3: monitor_fast" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152322482 ""} { "Info" "ISGN_ENTITY_NAME" "4 monitor " "Found entity 4: monitor" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152322482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152322482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor " "Elaborating entity \"monitor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643152322753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_fast monitor_fast:top " "Elaborating entity \"monitor_fast\" for hierarchy \"monitor_fast:top\"" {  } { { "src/monitor.sv" "top" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152322806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo monitor_fast:top\|fifo:fifo_ " "Elaborating entity \"fifo\" for hierarchy \"monitor_fast:top\|fifo:fifo_\"" {  } { { "src/monitor.sv" "fifo_" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152322809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643152323843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643152324611 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152324611 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "66 " "Design contains 66 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ready " "Pin \"ready\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 155 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[0\] " "Pin \"count\[0\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[1\] " "Pin \"count\[1\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[2\] " "Pin \"count\[2\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[3\] " "Pin \"count\[3\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[4\] " "Pin \"count\[4\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[5\] " "Pin \"count\[5\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[6\] " "Pin \"count\[6\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[7\] " "Pin \"count\[7\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[8\] " "Pin \"count\[8\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[9\] " "Pin \"count\[9\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[10\] " "Pin \"count\[10\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[11\] " "Pin \"count\[11\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[12\] " "Pin \"count\[12\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[13\] " "Pin \"count\[13\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[14\] " "Pin \"count\[14\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[15\] " "Pin \"count\[15\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[16\] " "Pin \"count\[16\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[17\] " "Pin \"count\[17\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[18\] " "Pin \"count\[18\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[19\] " "Pin \"count\[19\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[20\] " "Pin \"count\[20\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[21\] " "Pin \"count\[21\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[22\] " "Pin \"count\[22\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[23\] " "Pin \"count\[23\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[24\] " "Pin \"count\[24\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[25\] " "Pin \"count\[25\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[26\] " "Pin \"count\[26\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[27\] " "Pin \"count\[27\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[28\] " "Pin \"count\[28\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[29\] " "Pin \"count\[29\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[30\] " "Pin \"count\[30\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[31\] " "Pin \"count\[31\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[32\] " "Pin \"count\[32\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[33\] " "Pin \"count\[33\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[34\] " "Pin \"count\[34\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[35\] " "Pin \"count\[35\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[36\] " "Pin \"count\[36\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[37\] " "Pin \"count\[37\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[38\] " "Pin \"count\[38\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[39\] " "Pin \"count\[39\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[40\] " "Pin \"count\[40\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[41\] " "Pin \"count\[41\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[42\] " "Pin \"count\[42\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[43\] " "Pin \"count\[43\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[44\] " "Pin \"count\[44\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[45\] " "Pin \"count\[45\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[46\] " "Pin \"count\[46\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[47\] " "Pin \"count\[47\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[48\] " "Pin \"count\[48\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[49\] " "Pin \"count\[49\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[50\] " "Pin \"count\[50\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[51\] " "Pin \"count\[51\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[52\] " "Pin \"count\[52\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[53\] " "Pin \"count\[53\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[54\] " "Pin \"count\[54\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[55\] " "Pin \"count\[55\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[56\] " "Pin \"count\[56\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[57\] " "Pin \"count\[57\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[58\] " "Pin \"count\[58\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[59\] " "Pin \"count\[59\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[60\] " "Pin \"count\[60\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[61\] " "Pin \"count\[61\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[62\] " "Pin \"count\[62\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[63\] " "Pin \"count\[63\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152324679 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "en " "Pin \"en\" is virtual input pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 154 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1643152324679 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1643152324679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643152324703 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643152324703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643152324703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643152324703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643152324724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 23:12:04 2022 " "Processing ended: Tue Jan 25 23:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643152324724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643152324724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643152324724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152324724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1643152326962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643152326963 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 23:12:06 2022 " "Processing started: Tue Jan 25 23:12:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643152326963 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1643152326963 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monitor -c monitor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1643152326963 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1643152327986 ""}
{ "Info" "0" "" "Project  = monitor" {  } {  } 0 0 "Project  = monitor" 0 0 "Fitter" 0 0 1643152327987 ""}
{ "Info" "0" "" "Revision = monitor" {  } {  } 0 0 "Revision = monitor" 0 0 "Fitter" 0 0 1643152327987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643152328176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643152328177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monitor 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"monitor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643152328201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643152328297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643152328297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643152328494 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1643152328574 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643152328574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/tools/Intel/quartus_std/20.1.0.711/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643152328578 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643152328578 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643152328579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643152328579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643152328579 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643152328579 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643152328580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1643152328785 ""}
{ "Info" "ISTA_SDC_FOUND" "monitor.sdc " "Reading SDC File: 'monitor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643152329212 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643152329350 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643152329350 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643152329350 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000          clk " "   5.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643152329350 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643152329350 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643152329373 ""}  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643152329373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1643152329373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monitor_fast:top\|fifo_rd_en " "Destination node monitor_fast:top\|fifo_rd_en" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 107 -1 0 } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1643152329373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1643152329373 ""}  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 153 0 0 } } { "temporary_test_loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643152329373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643152329786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643152329787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643152329787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643152329788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643152329788 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643152329789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643152329789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643152329789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643152329789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1643152329789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643152329789 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1643152329791 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1643152329791 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1643152329791 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 22 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1643152329792 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1643152329792 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1643152329792 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643152329801 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1643152329808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643152330394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643152330435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643152330447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643152330991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643152330991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643152331512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643152331860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643152331860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643152332119 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643152332119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643152332121 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643152332499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643152332507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643152332813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643152332813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643152333073 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643152333747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/output_files/monitor.fit.smsg " "Generated suppressed messages file /home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/output_files/monitor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643152333963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1728 " "Peak virtual memory: 1728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643152334556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 23:12:14 2022 " "Processing ended: Tue Jan 25 23:12:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643152334556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643152334556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643152334556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643152334556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1643152336936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643152336937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 23:12:16 2022 " "Processing started: Tue Jan 25 23:12:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643152336937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1643152336937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off monitor -c monitor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1643152336937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1643152337495 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1643152337863 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1643152337880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643152338370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 23:12:18 2022 " "Processing ended: Tue Jan 25 23:12:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643152338370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643152338370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643152338370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1643152338370 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1643152339378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1643152340606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643152340607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 23:12:20 2022 " "Processing started: Tue Jan 25 23:12:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643152340607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1643152340607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monitor -c monitor " "Command: quartus_sta monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1643152340607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1643152341174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1643152341331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1643152341331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152341376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152341376 ""}
{ "Info" "ISTA_SDC_FOUND" "monitor.sdc " "Reading SDC File: 'monitor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1643152341731 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1643152341740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1643152341755 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1643152341760 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643152341761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.093 " "Worst-case setup slack is -12.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.093            -640.851 clk  " "  -12.093            -640.851 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152341764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk  " "    0.363               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152341768 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152341772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152341775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152341779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152341779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643152341796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1643152341818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1643152342272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643152342369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.180 " "Worst-case setup slack is -11.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.180            -594.662 clk  " "  -11.180            -594.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk  " "    0.325               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152342381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152342384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342388 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1643152342438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1643152342647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.284 " "Worst-case setup slack is -2.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -98.072 clk  " "   -2.284             -98.072 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk  " "    0.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152342658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1643152342663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 clk  " "    1.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1643152342666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1643152342666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643152343687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1643152343689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643152343738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 23:12:23 2022 " "Processing ended: Tue Jan 25 23:12:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643152343738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643152343738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643152343738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643152343738 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus Prime Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1643152344059 ""}
