# TCL File Generated by Component Editor 15.1
# Mon Jan 02 14:48:07 CET 2017
# DO NOT MODIFY


# 
# VGA_module "VGA_module" v1.5
# FD 2017.01.02.14:48:07
# Display pixels on monitors
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module VGA_module
# 
set_module_property DESCRIPTION "Display pixels on monitors"
set_module_property NAME VGA_module
set_module_property VERSION 1.5
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP Display
set_module_property AUTHOR FD
set_module_property DISPLAY_NAME VGA_module
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_module
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file VGA_Module.vhd VHDL PATH ../hdl/VGA_Module.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point vga_signal
# 
add_interface vga_signal conduit end
set_interface_property vga_signal associatedClock vga_pixel_clock_sink
set_interface_property vga_signal associatedReset vga_reset_sink
set_interface_property vga_signal ENABLED true
set_interface_property vga_signal EXPORT_OF ""
set_interface_property vga_signal PORT_NAME_MAP ""
set_interface_property vga_signal CMSIS_SVD_VARIABLES ""
set_interface_property vga_signal SVD_ADDRESS_GROUP ""

add_interface_port vga_signal vga_b b Output 8
add_interface_port vga_signal vga_clk clk Output 1
add_interface_port vga_signal vga_g g Output 8
add_interface_port vga_signal vga_hsync hsync Output 1
add_interface_port vga_signal vga_r r Output 8
add_interface_port vga_signal vga_vsync vsync Output 1


# 
# connection point vga_avalon_streaming_sink
# 
add_interface vga_avalon_streaming_sink avalon_streaming end
set_interface_property vga_avalon_streaming_sink associatedClock vga_pixel_clock_sink
set_interface_property vga_avalon_streaming_sink associatedReset vga_reset_sink
set_interface_property vga_avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property vga_avalon_streaming_sink errorDescriptor ""
set_interface_property vga_avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property vga_avalon_streaming_sink maxChannel 0
set_interface_property vga_avalon_streaming_sink readyLatency 0
set_interface_property vga_avalon_streaming_sink ENABLED true
set_interface_property vga_avalon_streaming_sink EXPORT_OF ""
set_interface_property vga_avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property vga_avalon_streaming_sink CMSIS_SVD_VARIABLES ""
set_interface_property vga_avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port vga_avalon_streaming_sink ss_data data Input 32
add_interface_port vga_avalon_streaming_sink ss_ready ready Output 1
add_interface_port vga_avalon_streaming_sink ss_valid valid Input 1


# 
# connection point vga_as
# 
add_interface vga_as avalon end
set_interface_property vga_as addressUnits WORDS
set_interface_property vga_as associatedClock vga_pixel_clock_sink
set_interface_property vga_as associatedReset vga_reset_sink
set_interface_property vga_as bitsPerSymbol 8
set_interface_property vga_as burstOnBurstBoundariesOnly false
set_interface_property vga_as burstcountUnits WORDS
set_interface_property vga_as explicitAddressSpan 0
set_interface_property vga_as holdTime 0
set_interface_property vga_as linewrapBursts false
set_interface_property vga_as maximumPendingReadTransactions 0
set_interface_property vga_as maximumPendingWriteTransactions 0
set_interface_property vga_as readLatency 0
set_interface_property vga_as readWaitTime 1
set_interface_property vga_as setupTime 0
set_interface_property vga_as timingUnits Cycles
set_interface_property vga_as writeWaitTime 0
set_interface_property vga_as ENABLED true
set_interface_property vga_as EXPORT_OF ""
set_interface_property vga_as PORT_NAME_MAP ""
set_interface_property vga_as CMSIS_SVD_VARIABLES ""
set_interface_property vga_as SVD_ADDRESS_GROUP ""

add_interface_port vga_as as_write write Input 1
add_interface_port vga_as as_addr address Input 3
add_interface_port vga_as as_wrdata writedata Input 32
add_interface_port vga_as as_read read Input 1
add_interface_port vga_as as_rddata readdata Output 32
set_interface_assignment vga_as embeddedsw.configuration.isFlash 0
set_interface_assignment vga_as embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment vga_as embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment vga_as embeddedsw.configuration.isPrintableDevice 0


# 
# connection point vga_system_clock_sink
# 
add_interface vga_system_clock_sink clock end
set_interface_property vga_system_clock_sink clockRate 0
set_interface_property vga_system_clock_sink ENABLED true
set_interface_property vga_system_clock_sink EXPORT_OF ""
set_interface_property vga_system_clock_sink PORT_NAME_MAP ""
set_interface_property vga_system_clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property vga_system_clock_sink SVD_ADDRESS_GROUP ""

add_interface_port vga_system_clock_sink system_clk clk Input 1


# 
# connection point vga_reset_sink
# 
add_interface vga_reset_sink reset end
set_interface_property vga_reset_sink associatedClock vga_pixel_clock_sink
set_interface_property vga_reset_sink synchronousEdges DEASSERT
set_interface_property vga_reset_sink ENABLED true
set_interface_property vga_reset_sink EXPORT_OF ""
set_interface_property vga_reset_sink PORT_NAME_MAP ""
set_interface_property vga_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property vga_reset_sink SVD_ADDRESS_GROUP ""

add_interface_port vga_reset_sink rst_n reset_n Input 1


# 
# connection point vga_pixel_clock_sink
# 
add_interface vga_pixel_clock_sink clock end
set_interface_property vga_pixel_clock_sink clockRate 0
set_interface_property vga_pixel_clock_sink ENABLED true
set_interface_property vga_pixel_clock_sink EXPORT_OF ""
set_interface_property vga_pixel_clock_sink PORT_NAME_MAP ""
set_interface_property vga_pixel_clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property vga_pixel_clock_sink SVD_ADDRESS_GROUP ""

add_interface_port vga_pixel_clock_sink pixel_clk_25MHz clk Input 1


# 
# connection point vga_irq
# 
add_interface vga_irq interrupt end
set_interface_property vga_irq associatedAddressablePoint vga_as
set_interface_property vga_irq associatedClock vga_pixel_clock_sink
set_interface_property vga_irq associatedReset vga_reset_sink
set_interface_property vga_irq bridgedReceiverOffset ""
set_interface_property vga_irq bridgesToReceiver ""
set_interface_property vga_irq ENABLED true
set_interface_property vga_irq EXPORT_OF ""
set_interface_property vga_irq PORT_NAME_MAP ""
set_interface_property vga_irq CMSIS_SVD_VARIABLES ""
set_interface_property vga_irq SVD_ADDRESS_GROUP ""

add_interface_port vga_irq vga_irq irq Output 1

