Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Apr 13 22:59:18 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.614        0.000                      0                   71        0.206        0.000                      0                   71        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.614        0.000                      0                   71        0.206        0.000                      0                   71        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 2.457ns (55.712%)  route 1.953ns (44.288%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.392 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.392    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.629 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.629    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDCE (Setup_fdce_C_D)        0.094    14.244    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.443ns (55.571%)  route 1.953ns (44.429%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.392 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.392    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.615 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.615    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDCE (Setup_fdce_C_D)        0.094    14.244    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 2.400ns (55.132%)  route 1.953ns (44.868%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.392 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.392    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.572 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.572    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDCE (Setup_fdce_C_D)        0.094    14.244    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 2.377ns (54.894%)  route 1.953ns (45.106%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.392 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.392    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.549 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.549    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.212    14.185    
                         clock uncertainty           -0.035    14.150    
    SLICE_X88Y130        FDCE (Setup_fdce_C_D)        0.094    14.244    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 2.365ns (54.768%)  route 1.953ns (45.232%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.537 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.537    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDCE (Setup_fdce_C_D)        0.094    14.243    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 2.351ns (54.621%)  route 1.953ns (45.379%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.523 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.523    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDCE (Setup_fdce_C_D)        0.094    14.243    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 2.308ns (54.163%)  route 1.953ns (45.837%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.480 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.480    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDCE (Setup_fdce_C_D)        0.094    14.243    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 2.285ns (53.914%)  route 1.953ns (46.086%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.300 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.300    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.457 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.457    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X88Y129        FDCE (Setup_fdce_C_D)        0.094    14.243    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.273ns (53.784%)  route 1.953ns (46.216%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.445 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.445    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)        0.094    14.241    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 2.259ns (53.630%)  route 1.953ns (46.370%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.288     4.219    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y123        FDCE (Prop_fdce_C_Q)         0.393     4.612 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.632     5.244    tx/clk_cnt_reg[3]
    SLICE_X89Y125        LUT2 (Prop_lut2_I1_O)        0.097     5.341 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.341    tx/state1_carry_i_7_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.753 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    tx/state1_carry_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.842 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.842    tx/state1_carry__0_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.931 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.931    tx/state1_carry__1_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.020 r  tx/state1_carry__2/CO[3]
                         net (fo=71, routed)          1.314     7.334    tx/state1_carry__2_n_0
    SLICE_X88Y123        LUT2 (Prop_lut2_I1_O)        0.097     7.431 r  tx/clk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.431    tx/clk_cnt[0]_i_4_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.833 r  tx/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.833    tx/clk_cnt_reg[0]_i_1_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.925 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.007     7.932    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.024 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.024    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.116 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.116    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.208 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.208    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.431 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.431    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X88Y128        FDCE (Setup_fdce_C_D)        0.094    14.241    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  5.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.925%)  route 0.124ns (40.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDCE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.124     1.776    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X87Y127        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  tx/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    tx/FSM_onehot_state[0]_i_1_n_0
    SLICE_X87Y127        FDPE                                         r  tx/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDPE                                         r  tx/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X87Y127        FDPE (Hold_fdpe_C_D)         0.091     1.614    tx/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.733%)  route 0.125ns (40.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDCE                                         r  tx/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  tx/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.125     1.777    tx/FSM_onehot_state_reg_n_0_[2]
    SLICE_X87Y127        LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  tx/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    tx/FSM_onehot_state[1]_i_1_n_0
    SLICE_X87Y127        FDCE                                         r  tx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDCE                                         r  tx/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X87Y127        FDCE (Hold_fdce_C_D)         0.092     1.615    tx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 tx/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.447%)  route 0.078ns (25.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDCE                                         r  tx/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDCE (Prop_fdce_C_Q)         0.128     1.638 r  tx/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.078     1.716    tx/data_cnt_reg_n_0_[0]
    SLICE_X86Y127        LUT6 (Prop_lut6_I2_O)        0.099     1.815 r  tx/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    tx/FSM_onehot_state[2]_i_1_n_0
    SLICE_X86Y127        FDCE                                         r  tx/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDCE                                         r  tx/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X86Y127        FDCE (Hold_fdce_C_D)         0.091     1.601    tx/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/sig_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDPE                                         r  tx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  tx/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.158     1.809    tx/FSM_onehot_state_reg_n_0_[0]
    SLICE_X87Y127        LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  tx/sig_i_1/O
                         net (fo=1, routed)           0.000     1.854    tx/sig_i_1_n_0
    SLICE_X87Y127        FDPE                                         r  tx/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDPE                                         r  tx/sig_reg/C
                         clock pessimism             -0.514     1.510    
    SLICE_X87Y127        FDPE (Hold_fdpe_C_D)         0.092     1.602    tx/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.153%)  route 0.146ns (34.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.589     1.508    tx/clk_IBUF_BUFG
    SLICE_X88Y126        FDCE                                         r  tx/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y126        FDCE (Prop_fdce_C_Q)         0.164     1.672 f  tx/clk_cnt_reg[15]/Q
                         net (fo=3, routed)           0.146     1.818    tx/clk_cnt_reg[15]
    SLICE_X88Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  tx/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.863    tx/clk_cnt[12]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.927 r  tx/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    tx/clk_cnt_reg[12]_i_1_n_4
    SLICE_X88Y126        FDCE                                         r  tx/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     2.023    tx/clk_IBUF_BUFG
    SLICE_X88Y126        FDCE                                         r  tx/clk_cnt_reg[15]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X88Y126        FDCE (Hold_fdce_C_D)         0.134     1.642    tx/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.273ns (65.153%)  route 0.146ns (34.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X88Y127        FDCE                                         r  tx/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDCE (Prop_fdce_C_Q)         0.164     1.674 f  tx/clk_cnt_reg[19]/Q
                         net (fo=3, routed)           0.146     1.820    tx/clk_cnt_reg[19]
    SLICE_X88Y127        LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  tx/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.865    tx/clk_cnt[16]_i_2_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.929 r  tx/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    tx/clk_cnt_reg[16]_i_1_n_4
    SLICE_X88Y127        FDCE                                         r  tx/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X88Y127        FDCE                                         r  tx/clk_cnt_reg[19]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X88Y127        FDCE (Hold_fdce_C_D)         0.134     1.644    tx/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (64.967%)  route 0.147ns (35.033%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y128        FDCE (Prop_fdce_C_Q)         0.164     1.674 f  tx/clk_cnt_reg[23]/Q
                         net (fo=3, routed)           0.147     1.822    tx/clk_cnt_reg[23]
    SLICE_X88Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  tx/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.867    tx/clk_cnt[20]_i_2_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.931 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X88Y128        FDCE (Hold_fdce_C_D)         0.134     1.644    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (64.967%)  route 0.147ns (35.033%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.511    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDCE (Prop_fdce_C_Q)         0.164     1.675 f  tx/clk_cnt_reg[27]/Q
                         net (fo=3, routed)           0.147     1.823    tx/clk_cnt_reg[27]
    SLICE_X88Y129        LUT2 (Prop_lut2_I0_O)        0.045     1.868 r  tx/clk_cnt[24]_i_2/O
                         net (fo=1, routed)           0.000     1.868    tx/clk_cnt[24]_i_2_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.932 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     2.027    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X88Y129        FDCE (Hold_fdce_C_D)         0.134     1.645    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (64.967%)  route 0.147ns (35.033%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.507    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDCE                                         r  tx/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDCE (Prop_fdce_C_Q)         0.164     1.671 f  tx/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           0.147     1.819    tx/clk_cnt_reg[11]
    SLICE_X88Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  tx/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.864    tx/clk_cnt[8]_i_2_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.928 r  tx/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    tx/clk_cnt_reg[8]_i_1_n_4
    SLICE_X88Y125        FDCE                                         r  tx/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDCE                                         r  tx/clk_cnt_reg[11]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y125        FDCE (Hold_fdce_C_D)         0.134     1.641    tx/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 tx/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (64.967%)  route 0.147ns (35.033%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.588     1.507    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDCE (Prop_fdce_C_Q)         0.164     1.671 f  tx/clk_cnt_reg[7]/Q
                         net (fo=3, routed)           0.147     1.819    tx/clk_cnt_reg[7]
    SLICE_X88Y124        LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  tx/clk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.864    tx/clk_cnt[4]_i_2_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.928 r  tx/clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    tx/clk_cnt_reg[4]_i_1_n_4
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[7]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X88Y124        FDCE (Hold_fdce_C_D)         0.134     1.641    tx/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   tx/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   tx/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y127   tx/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y123   tx/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y125   tx/clk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y125   tx/clk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y126   tx/clk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y126   tx/clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y126   tx/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y127   tx/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y127   tx/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y123   tx/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y123   tx/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   tx/clk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   tx/clk_cnt_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   tx/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y127   tx/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y127   tx/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y123   tx/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y123   tx/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   tx/clk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y125   tx/clk_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.714ns  (logic 3.519ns (74.642%)  route 1.195ns (25.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDPE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.341     4.562 r  tx/sig_reg/Q
                         net (fo=2, routed)           1.195     5.757    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     8.935 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     8.935    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.719ns  (logic 1.397ns (81.249%)  route 0.322ns (18.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X87Y127        FDPE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=2, routed)           0.322     1.974    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.230 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.230    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.411ns (25.551%)  route 4.110ns (74.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.462     5.521    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y130        FDCE                                         f  tx/clk_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195     3.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[28]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.411ns (25.551%)  route 4.110ns (74.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.462     5.521    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y130        FDCE                                         f  tx/clk_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195     3.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.411ns (25.551%)  route 4.110ns (74.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.462     5.521    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y130        FDCE                                         f  tx/clk_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195     3.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.411ns (25.551%)  route 4.110ns (74.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.462     5.521    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y130        FDCE                                         f  tx/clk_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.195     3.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDCE                                         r  tx/clk_cnt_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 1.411ns (26.019%)  route 4.011ns (73.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.363     5.422    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y129        FDCE                                         f  tx/clk_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 1.411ns (26.019%)  route 4.011ns (73.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.363     5.422    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y129        FDCE                                         f  tx/clk_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 1.411ns (26.019%)  route 4.011ns (73.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.363     5.422    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y129        FDCE                                         f  tx/clk_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[26]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 1.411ns (26.019%)  route 4.011ns (73.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.363     5.422    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y129        FDCE                                         f  tx/clk_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.194     3.972    tx/clk_IBUF_BUFG
    SLICE_X88Y129        FDCE                                         r  tx/clk_cnt_reg[27]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.411ns (26.544%)  route 3.904ns (73.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.256     5.314    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y128        FDCE                                         f  tx/clk_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.192     3.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.411ns (26.544%)  route 3.904ns (73.456%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.648     3.962    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.097     4.059 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          1.256     5.314    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y128        FDCE                                         f  tx/clk_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.192     3.970    tx/clk_IBUF_BUFG
    SLICE_X88Y128        FDCE                                         r  tx/clk_cnt_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.279ns (13.096%)  route 1.848ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.283     2.127    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y123        FDCE                                         f  tx/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     2.023    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.279ns (13.096%)  route 1.848ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.283     2.127    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y123        FDCE                                         f  tx/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     2.023    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.279ns (13.096%)  route 1.848ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.283     2.127    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y123        FDCE                                         f  tx/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     2.023    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.127ns  (logic 0.279ns (13.096%)  route 1.848ns (86.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.283     2.127    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y123        FDCE                                         f  tx/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.857     2.023    tx/clk_IBUF_BUFG
    SLICE_X88Y123        FDCE                                         r  tx/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.279ns (12.738%)  route 1.908ns (87.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.343     2.187    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y124        FDCE                                         f  tx/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.279ns (12.738%)  route 1.908ns (87.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.343     2.187    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y124        FDCE                                         f  tx/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.279ns (12.738%)  route 1.908ns (87.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.343     2.187    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y124        FDCE                                         f  tx/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.187ns  (logic 0.279ns (12.738%)  route 1.908ns (87.262%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.343     2.187    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y124        FDCE                                         f  tx/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y124        FDCE                                         r  tx/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.279ns (12.268%)  route 1.992ns (87.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.427     2.271    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y125        FDCE                                         f  tx/clk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDCE                                         r  tx/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.279ns (12.268%)  route 1.992ns (87.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    H17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.565     1.799    tx/rstn_IBUF
    SLICE_X84Y120        LUT1 (Prop_lut1_I0_O)        0.045     1.844 f  tx/FSM_onehot_state[2]_i_2/O
                         net (fo=39, routed)          0.427     2.271    tx/FSM_onehot_state[2]_i_2_n_0
    SLICE_X88Y125        FDCE                                         f  tx/clk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDCE                                         r  tx/clk_cnt_reg[11]/C





