Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 11:49:19 2024
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   270 |
| Unused register locations in slices containing registers |   528 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2186 |          568 |
| No           | No                    | Yes                    |             135 |           44 |
| No           | Yes                   | No                     |             698 |          244 |
| Yes          | No                    | No                     |            1028 |          269 |
| Yes          | No                    | Yes                    |              82 |           14 |
| Yes          | Yes                   | No                     |            1511 |          643 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                              Enable Signal                                                                                                              |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clock_IBUF_BUFG                                     |                                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | cpu/state/state[1]_i_1_n_0                                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_tx_inst/data_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                         |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_tx_inst/txd_reg2_out                                                                                                                                                                                              | clockSeparator_reset                                                                                                                                                                                                                    |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              6 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                4 |              7 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                4 |              7 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_rx_inst/m_axis_tdata_reg                                                                                                                                                                                          | clockSeparator_reset                                                                                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_rx_inst/data_reg                                                                                                                                                                                                  | device/uart/uart/uart_rx_inst/data_reg[7]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clock_IBUF_BUFG                                     |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                              | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                3 |             12 |
|  clockSeparator/ip_clock/inst/clk_out2               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[11]                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                       |                3 |             12 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             13 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             13 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                3 |             13 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                      |                7 |             14 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                9 |             15 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_tx_inst/prescale_reg[0]_i_1_n_0                                                                                                                                                                                   | clockSeparator_reset                                                                                                                                                                                                                    |                5 |             19 |
|  clock_IBUF_BUFG                                     | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_2_n_0                                                                                                                                                                                   | device/uart/uart/uart_rx_inst/prescale_reg[0]_i_1__0_n_0                                                                                                                                                                                |                5 |             19 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                         |                3 |             24 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                4 |             27 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               17 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             31 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_21                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_24                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/outRegisters/seg7                                                                                                                                                                                                            | clockSeparator_reset                                                                                                                                                                                                                    |               21 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/outRegisters/led[31]_i_1_n_0                                                                                                                                                                                                 | clockSeparator_reset                                                                                                                                                                                                                    |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_1                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_10                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_11                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |                9 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_12                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_13                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_14                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_23                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               20 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_15                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_25                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               18 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_26                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_28                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_27                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               16 |             32 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               10 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_29                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_3                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_18                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               11 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_30                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_17                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               12 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_4                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               18 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_19                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_20                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               13 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_2                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_5                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               16 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_16                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               15 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_31                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               19 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_7                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               23 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/pc/pc[31]_i_1_n_0                                                                                                                                                                                                                   | clockSeparator_reset                                                                                                                                                                                                                    |               22 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_8                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               18 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_9                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               14 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/uartLoader/data_addr[0]_i_2_n_0                                                                                                                                                                                                     | cpu/uartLoader/data_addr[0]_i_1_n_0                                                                                                                                                                                                     |                8 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_22                                                                                                                                                                                                                        | clockSeparator_reset                                                                                                                                                                                                                    |               17 |             32 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/regs/regs_6                                                                                                                                                                                                                         | clockSeparator_reset                                                                                                                                                                                                                    |               20 |             32 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             34 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |               12 |             35 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             35 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             49 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               20 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i              |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               21 |             63 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               28 |            103 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               25 |            103 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3328_3455_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3200_3327_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2688_2815_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2816_2943_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2944_3071_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2048_2175_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2176_2303_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2304_2431_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2432_2559_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_2560_2687_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3584_3711_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3456_3583_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               | cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            128 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               90 |            276 |
|  clockSeparator/ip_clock/inst/clk_out2               |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              164 |           1021 |
|  clockSeparator/ip_clock/inst/clkfbout_buf_clk_wiz_0 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |              419 |           1392 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                     9 |
| 3      |                    10 |
| 4      |                    27 |
| 5      |                     3 |
| 6      |                     5 |
| 7      |                     7 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     9 |
| 13     |                     3 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                   168 |
+--------+-----------------------+


