# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../kvadratni_koren.srcs/sources_1/new/kvadratni_koren_top.vhd" \
"../../../../kvadratni_koren.srcs/sim_1/new/kvadratni_koren_tb.vhd" \

# Do not sort compile order
nosort
