
Blackpill_00_memmap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002f0  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000488  08000490  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000488  08000488  00001490  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000488  08000488  00001490  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000488  08000490  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000488  08000488  00001488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800048c  0800048c  0000148c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000490  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000490  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001490  2**0
                  CONTENTS, READONLY
 12 .debug_info   000006e4  00000000  00000000  000014c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001dc  00000000  00000000  00001ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00001d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000004d  00000000  00000000  00001df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015aa3  00000000  00000000  00001e45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000011ef  00000000  00000000  000178e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095848  00000000  00000000  00018ad7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ae31f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000dc  00000000  00000000  000ae364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ae440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000470 	.word	0x08000470

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000470 	.word	0x08000470

080001d8 <main>:
		uint8_t speed,      // 0: low, 1: medium, 2: fast, 3: very high
		uint8_t pupdr,       // 0: sin pull, 1: pull-up, 2: pull-down
		uint8_t alt_func);   // alternancia (0-15), si se usa modo alterno

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b086      	sub	sp, #24
 80001dc:	af04      	add	r7, sp, #16
	unsigned int count;
//	unsigned int *rcc_ptr = (unsigned int *)RCC_ADRR;
//	*(rcc_ptr + RCC_AHB1ENR) = *(rcc_ptr + RCC_AHB1ENR ) | (0X01<<2);
//	*(rcc_ptr + RCC_AHB1ENR) = *(rcc_ptr + RCC_AHB1ENR ) | (0X01<<0);
//
	unsigned int *gpio_ptr= (unsigned int *)GPIOC_ADRR;
 80001de:	4b19      	ldr	r3, [pc, #100]	@ (8000244 <main+0x6c>)
 80001e0:	603b      	str	r3, [r7, #0]
//
//	//*(gpio_ptr + GPIO_ODR) = *(gpio_ptr + GPIO_ODR)  | (0x00<<13);
//	//		for(count=0;count <100000;count++);
//	uint8_t preState=1;
//	//uint8_t led_on = 0;
	GPIO_CONFIG(2,13,1,NULL, NULL, NULL, NULL);
 80001e2:	2300      	movs	r3, #0
 80001e4:	9302      	str	r3, [sp, #8]
 80001e6:	2300      	movs	r3, #0
 80001e8:	9301      	str	r3, [sp, #4]
 80001ea:	2300      	movs	r3, #0
 80001ec:	9300      	str	r3, [sp, #0]
 80001ee:	2300      	movs	r3, #0
 80001f0:	2201      	movs	r2, #1
 80001f2:	210d      	movs	r1, #13
 80001f4:	2002      	movs	r0, #2
 80001f6:	f000 f829 	bl	800024c <GPIO_CONFIG>
	while(1)
	{
		*(gpio_ptr + GPIO_ODR) = *(gpio_ptr + GPIO_ODR)  | (0x01<<13);
 80001fa:	683b      	ldr	r3, [r7, #0]
 80001fc:	3314      	adds	r3, #20
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	683b      	ldr	r3, [r7, #0]
 8000202:	3314      	adds	r3, #20
 8000204:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000208:	601a      	str	r2, [r3, #0]
		for(count=0;count <100000;count++);
 800020a:	2300      	movs	r3, #0
 800020c:	607b      	str	r3, [r7, #4]
 800020e:	e002      	b.n	8000216 <main+0x3e>
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	3301      	adds	r3, #1
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a0b      	ldr	r2, [pc, #44]	@ (8000248 <main+0x70>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d9f8      	bls.n	8000210 <main+0x38>
		*(gpio_ptr + GPIO_ODR) = *(gpio_ptr + GPIO_ODR)  & ~(0x01<<13);
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	3314      	adds	r3, #20
 8000222:	681a      	ldr	r2, [r3, #0]
 8000224:	683b      	ldr	r3, [r7, #0]
 8000226:	3314      	adds	r3, #20
 8000228:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800022c:	601a      	str	r2, [r3, #0]
		for(count=0;count <100000;count++);
 800022e:	2300      	movs	r3, #0
 8000230:	607b      	str	r3, [r7, #4]
 8000232:	e002      	b.n	800023a <main+0x62>
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	3301      	adds	r3, #1
 8000238:	607b      	str	r3, [r7, #4]
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	4a02      	ldr	r2, [pc, #8]	@ (8000248 <main+0x70>)
 800023e:	4293      	cmp	r3, r2
 8000240:	d9f8      	bls.n	8000234 <main+0x5c>
		*(gpio_ptr + GPIO_ODR) = *(gpio_ptr + GPIO_ODR)  | (0x01<<13);
 8000242:	e7da      	b.n	80001fa <main+0x22>
 8000244:	40020800 	.word	0x40020800
 8000248:	0001869f 	.word	0x0001869f

0800024c <GPIO_CONFIG>:
			uint8_t mode,       // 0: entrada, 1: salida, 2: alterno, 3: anÃ¡logo
			uint8_t otype,      // 0: push-pull, 1: open-drain
			uint8_t speed,      // 0: low, 1: medium, 2: fast, 3: very high
			uint8_t pupdr,       // 0: sin pull, 1: pull-up, 2: pull-down
			uint8_t alt_func) // alternativa (0-15), para modo alterno
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
 8000254:	4608      	mov	r0, r1
 8000256:	4611      	mov	r1, r2
 8000258:	461a      	mov	r2, r3
 800025a:	4603      	mov	r3, r0
 800025c:	70fb      	strb	r3, [r7, #3]
 800025e:	460b      	mov	r3, r1
 8000260:	70bb      	strb	r3, [r7, #2]
 8000262:	4613      	mov	r3, r2
 8000264:	707b      	strb	r3, [r7, #1]
	if (gpioX == 5 || gpioX > 6) return;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2b05      	cmp	r3, #5
 800026a:	f000 8099 	beq.w	80003a0 <GPIO_CONFIG+0x154>
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	2b06      	cmp	r3, #6
 8000272:	f200 8095 	bhi.w	80003a0 <GPIO_CONFIG+0x154>
	unsigned int *gpio_ptr= (unsigned int *)(0x40020000 + 0x400*gpioX); //elegir puerto.  DE BASE PUERTO A
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800027c:	3380      	adds	r3, #128	@ 0x80
 800027e:	029b      	lsls	r3, r3, #10
 8000280:	60fb      	str	r3, [r7, #12]

	unsigned int *rcc_ptr = (unsigned int *)0x40023800; //rcc addr
 8000282:	4b4a      	ldr	r3, [pc, #296]	@ (80003ac <GPIO_CONFIG+0x160>)
 8000284:	60bb      	str	r3, [r7, #8]
		*(rcc_ptr + 12) = *(rcc_ptr + 12 ) | (0X01<<gpioX);
 8000286:	68bb      	ldr	r3, [r7, #8]
 8000288:	3330      	adds	r3, #48	@ 0x30
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	2101      	movs	r1, #1
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	fa01 f303 	lsl.w	r3, r1, r3
 8000294:	4619      	mov	r1, r3
 8000296:	68bb      	ldr	r3, [r7, #8]
 8000298:	3330      	adds	r3, #48	@ 0x30
 800029a:	430a      	orrs	r2, r1
 800029c:	601a      	str	r2, [r3, #0]

	*(gpio_ptr + 0)= *(gpio_ptr + 0) & ~(0x03 << pinX * 2); //moder
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	78fa      	ldrb	r2, [r7, #3]
 80002a4:	0052      	lsls	r2, r2, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ac:	43d2      	mvns	r2, r2
 80002ae:	401a      	ands	r2, r3
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	601a      	str	r2, [r3, #0]
	*(gpio_ptr + 0)= *(gpio_ptr + 0) |  (mode << pinX * 2); //moder
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	78b9      	ldrb	r1, [r7, #2]
 80002ba:	78fa      	ldrb	r2, [r7, #3]
 80002bc:	0052      	lsls	r2, r2, #1
 80002be:	fa01 f202 	lsl.w	r2, r1, r2
 80002c2:	431a      	orrs	r2, r3
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	601a      	str	r2, [r3, #0]

	*(gpio_ptr + 1)= *(gpio_ptr + 1) & ~(0x01 << pinX ); //typer
 80002c8:	68fb      	ldr	r3, [r7, #12]
 80002ca:	3304      	adds	r3, #4
 80002cc:	681a      	ldr	r2, [r3, #0]
 80002ce:	78fb      	ldrb	r3, [r7, #3]
 80002d0:	2101      	movs	r1, #1
 80002d2:	fa01 f303 	lsl.w	r3, r1, r3
 80002d6:	43db      	mvns	r3, r3
 80002d8:	4619      	mov	r1, r3
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3304      	adds	r3, #4
 80002de:	400a      	ands	r2, r1
 80002e0:	601a      	str	r2, [r3, #0]
	*(gpio_ptr + 1)= *(gpio_ptr + 1) |  (otype << pinX); //typer
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	3304      	adds	r3, #4
 80002e6:	681a      	ldr	r2, [r3, #0]
 80002e8:	7879      	ldrb	r1, [r7, #1]
 80002ea:	78fb      	ldrb	r3, [r7, #3]
 80002ec:	fa01 f303 	lsl.w	r3, r1, r3
 80002f0:	4619      	mov	r1, r3
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	3304      	adds	r3, #4
 80002f6:	430a      	orrs	r2, r1
 80002f8:	601a      	str	r2, [r3, #0]

	*(gpio_ptr + 2)= *(gpio_ptr + 2) & ~(0x03 << pinX * 2); //speed
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	3308      	adds	r3, #8
 80002fe:	681a      	ldr	r2, [r3, #0]
 8000300:	78fb      	ldrb	r3, [r7, #3]
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	2103      	movs	r1, #3
 8000306:	fa01 f303 	lsl.w	r3, r1, r3
 800030a:	43db      	mvns	r3, r3
 800030c:	4619      	mov	r1, r3
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	3308      	adds	r3, #8
 8000312:	400a      	ands	r2, r1
 8000314:	601a      	str	r2, [r3, #0]
	*(gpio_ptr + 2)= *(gpio_ptr + 2) |  (speed << pinX * 2); //speed
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	3308      	adds	r3, #8
 800031a:	681a      	ldr	r2, [r3, #0]
 800031c:	7e39      	ldrb	r1, [r7, #24]
 800031e:	78fb      	ldrb	r3, [r7, #3]
 8000320:	005b      	lsls	r3, r3, #1
 8000322:	fa01 f303 	lsl.w	r3, r1, r3
 8000326:	4619      	mov	r1, r3
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	3308      	adds	r3, #8
 800032c:	430a      	orrs	r2, r1
 800032e:	601a      	str	r2, [r3, #0]

	*(gpio_ptr + 3)= *(gpio_ptr + 3) & ~(0x03 << pinX * 2); //pull?
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	330c      	adds	r3, #12
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	78fb      	ldrb	r3, [r7, #3]
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	2103      	movs	r1, #3
 800033c:	fa01 f303 	lsl.w	r3, r1, r3
 8000340:	43db      	mvns	r3, r3
 8000342:	4619      	mov	r1, r3
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	330c      	adds	r3, #12
 8000348:	400a      	ands	r2, r1
 800034a:	601a      	str	r2, [r3, #0]
	*(gpio_ptr + 3)= *(gpio_ptr + 3) |  (pupdr << pinX * 2); //pull?
 800034c:	68fb      	ldr	r3, [r7, #12]
 800034e:	330c      	adds	r3, #12
 8000350:	681a      	ldr	r2, [r3, #0]
 8000352:	7f39      	ldrb	r1, [r7, #28]
 8000354:	78fb      	ldrb	r3, [r7, #3]
 8000356:	005b      	lsls	r3, r3, #1
 8000358:	fa01 f303 	lsl.w	r3, r1, r3
 800035c:	4619      	mov	r1, r3
 800035e:	68fb      	ldr	r3, [r7, #12]
 8000360:	330c      	adds	r3, #12
 8000362:	430a      	orrs	r2, r1
 8000364:	601a      	str	r2, [r3, #0]

	*(gpio_ptr + 8)= *(gpio_ptr + 8) & ~(0x0F << pinX * 4); //alt f
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	3320      	adds	r3, #32
 800036a:	681a      	ldr	r2, [r3, #0]
 800036c:	78fb      	ldrb	r3, [r7, #3]
 800036e:	009b      	lsls	r3, r3, #2
 8000370:	210f      	movs	r1, #15
 8000372:	fa01 f303 	lsl.w	r3, r1, r3
 8000376:	43db      	mvns	r3, r3
 8000378:	4619      	mov	r1, r3
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	3320      	adds	r3, #32
 800037e:	400a      	ands	r2, r1
 8000380:	601a      	str	r2, [r3, #0]
	*(gpio_ptr + 8)= *(gpio_ptr + 8) |  (alt_func << pinX * 4); //alt f
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	3320      	adds	r3, #32
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	f897 1020 	ldrb.w	r1, [r7, #32]
 800038c:	78fb      	ldrb	r3, [r7, #3]
 800038e:	009b      	lsls	r3, r3, #2
 8000390:	fa01 f303 	lsl.w	r3, r1, r3
 8000394:	4619      	mov	r1, r3
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	3320      	adds	r3, #32
 800039a:	430a      	orrs	r2, r1
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	e000      	b.n	80003a2 <GPIO_CONFIG+0x156>
	if (gpioX == 5 || gpioX > 6) return;
 80003a0:	bf00      	nop
}
 80003a2:	3714      	adds	r7, #20
 80003a4:	46bd      	mov	sp, r7
 80003a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003aa:	4770      	bx	lr
 80003ac:	40023800 	.word	0x40023800

080003b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <SystemInit+0x20>)
 80003b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ba:	4a05      	ldr	r2, [pc, #20]	@ (80003d0 <SystemInit+0x20>)
 80003bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	e000ed00 	.word	0xe000ed00

080003d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80003d4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800040c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80003d8:	f7ff ffea 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80003de:	490d      	ldr	r1, [pc, #52]	@ (8000414 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80003e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000418 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e4:	e002      	b.n	80003ec <LoopCopyDataInit>

080003e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ea:	3304      	adds	r3, #4

080003ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f0:	d3f9      	bcc.n	80003e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003f2:	4a0a      	ldr	r2, [pc, #40]	@ (800041c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80003f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000420 <LoopFillZerobss+0x22>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f8:	e001      	b.n	80003fe <LoopFillZerobss>

080003fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003fc:	3204      	adds	r2, #4

080003fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000400:	d3fb      	bcc.n	80003fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000402:	f000 f811 	bl	8000428 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000406:	f7ff fee7 	bl	80001d8 <main>
  bx  lr    
 800040a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800040c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000414:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000418:	08000490 	.word	0x08000490
  ldr r2, =_sbss
 800041c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000420:	2000001c 	.word	0x2000001c

08000424 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000424:	e7fe      	b.n	8000424 <ADC_IRQHandler>
	...

08000428 <__libc_init_array>:
 8000428:	b570      	push	{r4, r5, r6, lr}
 800042a:	4d0d      	ldr	r5, [pc, #52]	@ (8000460 <__libc_init_array+0x38>)
 800042c:	4c0d      	ldr	r4, [pc, #52]	@ (8000464 <__libc_init_array+0x3c>)
 800042e:	1b64      	subs	r4, r4, r5
 8000430:	10a4      	asrs	r4, r4, #2
 8000432:	2600      	movs	r6, #0
 8000434:	42a6      	cmp	r6, r4
 8000436:	d109      	bne.n	800044c <__libc_init_array+0x24>
 8000438:	4d0b      	ldr	r5, [pc, #44]	@ (8000468 <__libc_init_array+0x40>)
 800043a:	4c0c      	ldr	r4, [pc, #48]	@ (800046c <__libc_init_array+0x44>)
 800043c:	f000 f818 	bl	8000470 <_init>
 8000440:	1b64      	subs	r4, r4, r5
 8000442:	10a4      	asrs	r4, r4, #2
 8000444:	2600      	movs	r6, #0
 8000446:	42a6      	cmp	r6, r4
 8000448:	d105      	bne.n	8000456 <__libc_init_array+0x2e>
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000450:	4798      	blx	r3
 8000452:	3601      	adds	r6, #1
 8000454:	e7ee      	b.n	8000434 <__libc_init_array+0xc>
 8000456:	f855 3b04 	ldr.w	r3, [r5], #4
 800045a:	4798      	blx	r3
 800045c:	3601      	adds	r6, #1
 800045e:	e7f2      	b.n	8000446 <__libc_init_array+0x1e>
 8000460:	08000488 	.word	0x08000488
 8000464:	08000488 	.word	0x08000488
 8000468:	08000488 	.word	0x08000488
 800046c:	0800048c 	.word	0x0800048c

08000470 <_init>:
 8000470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000472:	bf00      	nop
 8000474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000476:	bc08      	pop	{r3}
 8000478:	469e      	mov	lr, r3
 800047a:	4770      	bx	lr

0800047c <_fini>:
 800047c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800047e:	bf00      	nop
 8000480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000482:	bc08      	pop	{r3}
 8000484:	469e      	mov	lr, r3
 8000486:	4770      	bx	lr
