static void T_1 F_1 ( void )\r\n{\r\nF_2 ( 0 , V_1 ,\r\nF_3 ( V_1 ) ) ;\r\nF_2 ( 1 , V_2 ,\r\nF_3 ( V_2 ) ) ;\r\nF_4 ( & V_3 ) ;\r\nF_4 ( & V_4 ) ;\r\n}\r\nstatic inline void T_1 F_1 ( void ) { return; }\r\nstatic void T_1 F_5 ( void )\r\n{\r\nF_6 ( & V_5 ) ;\r\n}\r\nstatic inline void F_5 ( void ) {}\r\nstatic void T_1 F_7 ( void )\r\n{\r\nif ( F_8 ( & V_6 , NULL ) < 0 )\r\nF_9 ( L_1 ) ;\r\n}\r\nstatic inline void F_7 ( void ) {}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nint V_7 ;\r\nF_11 ( V_8 ,\r\nF_3 ( V_8 ) ) ;\r\nV_7 = F_12 ( V_9 , V_10 ,\r\nL_2 ) ;\r\nif ( V_7 ) {\r\nF_9 ( L_3 ) ;\r\nreturn;\r\n}\r\nF_13 ( 50 ) ;\r\nF_14 ( V_9 , 1 ) ;\r\nV_7 = F_15 ( & V_11 ) ;\r\nif ( V_7 ) {\r\nF_9 ( L_4 ) ;\r\nF_16 ( V_9 ) ;\r\n}\r\nF_6 ( & V_12 ) ;\r\nF_6 ( & V_13 ) ;\r\nF_6 ( & V_14 ) ;\r\nF_6 ( & V_15 ) ;\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nint V_7 ;\r\nV_7 = F_12 ( V_16 ,\r\nV_10 , L_5 ) ;\r\nif ( V_7 ) {\r\nF_9 ( L_6 , V_7 ) ;\r\n} else {\r\nF_18 ( 10 ) ;\r\nF_14 ( V_16 , 1 ) ;\r\nF_13 ( 1 ) ;\r\n}\r\nF_19 ( V_17 , F_3 ( V_17 ) ) ;\r\nF_20 ( & V_18 ) ;\r\n}\r\nstatic int F_21 ( struct V_19 * V_20 , unsigned V_21 ,\r\nunsigned V_22 )\r\n{\r\nint V_23 = V_21 + 2 ;\r\nif ( F_12 ( V_23 , V_24 , L_7 ) == 0 ) {\r\nF_22 ( V_23 , 0 ) ;\r\nF_18 ( 10 ) ;\r\nF_23 ( V_23 , 0 ) ;\r\nF_18 ( 10 ) ;\r\nF_23 ( V_23 , 1 ) ;\r\n} else {\r\nF_9 ( L_8 ) ;\r\n}\r\nV_25 [ 0 ] . V_26 = V_21 + 0 ;\r\nF_24 ( V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nstruct V_27 * V_27 ;\r\nV_27 = F_26 ( NULL , L_9 , NULL , V_28 ,\r\n48000000 ) ;\r\nF_27 ( V_27 , NULL , L_10 ) ;\r\nF_2 ( 2 , V_29 ,\r\nF_3 ( V_29 ) ) ;\r\nif ( F_28 ( & V_30 ) < 0 )\r\nF_29 ( L_11 ) ;\r\n}\r\nstatic inline void F_25 ( void ) {}\r\nstatic void T_1 F_30 ( void )\r\n{\r\nF_31 ( & V_31 , V_32 ,\r\nV_33 |\r\nV_34 ) ;\r\nF_32 ( L_12 , & V_31 ) ;\r\nF_33 ( 3 , 400 , NULL , 0 ) ;\r\n}\r\nstatic void T_1 F_34 ( int V_35 )\r\n{\r\nF_35 ( L_13 , V_35 ) ;\r\nF_35 ( L_14 , V_35 ) ;\r\nF_35 ( L_15 , V_35 ) ;\r\nF_35 ( L_16 , V_35 ) ;\r\nF_35 ( L_17 , V_35 ) ;\r\nF_35 ( L_18 , V_35 ) ;\r\n}\r\nstatic void T_1 F_36 ( void )\r\n{\r\nint V_35 = V_36 | V_37 ;\r\nF_35 ( L_19 , V_35 ) ;\r\nF_35 ( L_20 , V_35 ) ;\r\nF_35 ( L_21 , V_35 ) ;\r\nF_35 ( L_22 , V_35 ) ;\r\nF_35 ( L_23 , V_35 ) ;\r\nF_35 ( L_24 , V_35 ) ;\r\nF_34 ( V_35 ) ;\r\n}\r\nstatic void T_1 F_37 ( void )\r\n{\r\nint V_35 = V_38 | V_37 ;\r\nF_35 ( L_25 , V_35 ) ;\r\nF_35 ( L_26 , V_35 ) ;\r\nF_35 ( L_27 , V_35 ) ;\r\nF_35 ( L_28 , V_35 ) ;\r\nF_35 ( L_29 , V_35 ) ;\r\nF_35 ( L_30 , V_35 ) ;\r\nF_34 ( V_35 ) ;\r\n}\r\nstatic inline void F_36 ( void ) {}\r\nstatic inline void F_37 ( void ) {}\r\nstatic void T_1 F_38 ( void )\r\n{\r\nF_39 ( V_39 , V_40 ) ;\r\nF_40 () ;\r\nF_41 ( V_41 ,\r\nV_41 ) ;\r\nF_42 ( V_25 ) ;\r\nF_30 () ;\r\nF_43 ( 1 , V_42 , 0 , NULL ) ;\r\nF_1 () ;\r\nF_5 () ;\r\nF_10 () ;\r\nF_44 ( L_31 , NULL ) ;\r\nF_45 ( L_32 , 0 , L_33 ) ;\r\nF_46 ( NULL ) ;\r\nF_17 () ;\r\nF_25 () ;\r\n}\r\nstatic void T_1 F_47 ( void )\r\n{\r\nF_38 () ;\r\nF_36 () ;\r\nF_7 () ;\r\n}\r\nstatic void T_1 F_48 ( void )\r\n{\r\nF_38 () ;\r\nF_37 () ;\r\n}
