# csc347-ens211-lab-9--alu-and-seven-segment-display-solved
**TO GET THIS SOLUTION VISIT:** [CSC347-ENS211 Lab 9 -ALU and Seven-Segment Display Solved](https://www.ankitcodinghub.com/product/csc347-ens211-lab-9-alu-and-seven-segment-display-solved/)


---

üì© **If you need this solution or have special requests:** **Email:** ankitcoding@gmail.com  
üì± **WhatsApp:** +1 419 877 7882  
üìÑ **Get a quote instantly using this form:** [Ask Homework Questions](https://www.ankitcodinghub.com/services/ask-homework-questions/)

*We deliver fast, professional, and affordable academic help.*

---

<h2>Description</h2>



<div class="kk-star-ratings kksr-auto kksr-align-center kksr-valign-top" data-payload="{&quot;align&quot;:&quot;center&quot;,&quot;id&quot;:&quot;94122&quot;,&quot;slug&quot;:&quot;default&quot;,&quot;valign&quot;:&quot;top&quot;,&quot;ignore&quot;:&quot;&quot;,&quot;reference&quot;:&quot;auto&quot;,&quot;class&quot;:&quot;&quot;,&quot;count&quot;:&quot;0&quot;,&quot;legendonly&quot;:&quot;&quot;,&quot;readonly&quot;:&quot;&quot;,&quot;score&quot;:&quot;0&quot;,&quot;starsonly&quot;:&quot;&quot;,&quot;best&quot;:&quot;5&quot;,&quot;gap&quot;:&quot;4&quot;,&quot;greet&quot;:&quot;Rate this product&quot;,&quot;legend&quot;:&quot;0\/5 - (0 votes)&quot;,&quot;size&quot;:&quot;24&quot;,&quot;title&quot;:&quot;CSC347-ENS211 Lab 9 -ALU and Seven-Segment Display Solved&quot;,&quot;width&quot;:&quot;0&quot;,&quot;_legend&quot;:&quot;{score}\/{best} - ({count} {votes})&quot;,&quot;font_factor&quot;:&quot;1.25&quot;}">

<div class="kksr-stars">

<div class="kksr-stars-inactive">
            <div class="kksr-star" data-star="1" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="2" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="3" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="4" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" data-star="5" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>

<div class="kksr-stars-active" style="width: 0px;">
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
            <div class="kksr-star" style="padding-right: 4px">


<div class="kksr-icon" style="width: 24px; height: 24px;"></div>
        </div>
    </div>
</div>


<div class="kksr-legend" style="font-size: 19.2px;">
            <span class="kksr-muted">Rate this product</span>
    </div>
    </div>
&nbsp;

<strong>Objective </strong>

The objectives of this lab are to be familiar with the behavioral modeling of circuits and to design a 4-bit ALU capable of performing various arithmetic and logic operations and a seven-segment display decoder to display results.

&nbsp;

<ol>
<li><strong>ALU Design</strong></li>
</ol>
An arithmetic logic unit (ALU) is a combinational circuit used to perform arithmetic and logic operations. It represents the fundamental building block of the central processing unit (CPU) of a computer. The block diagram of the ALU to design in this lab is shown below and can perform eight different operations as shown in the table.

<table>
<tbody>
<tr>
<td width="85">operation</td>
<td width="120">result =</td>
</tr>
<tr>
<td width="85">0 0 0</td>
<td width="120">A and B</td>
</tr>
<tr>
<td width="85">0 0 1</td>
<td width="120">A or B</td>
</tr>
<tr>
<td width="85">0 1 0</td>
<td width="120">Not B</td>
</tr>
<tr>
<td width="85">0 1 1</td>
<td width="120">A &lt;&lt; B</td>
</tr>
<tr>
<td width="85">1 0 0</td>
<td width="120">A + B</td>
</tr>
<tr>
<td width="85">1 0 1</td>
<td width="120">A ‚Äì B</td>
</tr>
<tr>
<td width="85">1 1 0</td>
<td width="120">A* B</td>
</tr>
<tr>
<td width="85">1 1 1</td>
<td width="120">A √∑ B</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>&nbsp;

4-bit

ALU
</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>A</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>B</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>operation</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>result</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>3</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
&nbsp;

Write a Verilog code to implement the ALU in behavioral level

&nbsp;

<table>
<tbody>
<tr>
<td width="671">module Alu(A,B,operation,result);

input [3:0] A,B;

input [2:0] operation;

output [3:0] result;

reg [3:0] result; // redeclare the signals that appear on the left-hand side of the

// assignment statements inside the always block

always @(A,B,operation)

begin

case(operation)

3‚Äôb000: result = A &amp; B;

3‚Äôb001: result = A | B;

3‚Äôb010: result = ~B; //&nbsp; bit-wise operator and returns the invert of the argument

// use ! for if true or false of single bit

3‚Äôb011: result = A &lt;&lt; B;

3‚Äôb100: result = A + B;

3‚Äôb101: result = A ‚Äì B;

3‚Äôb110: result = A * B;

3‚Äôb111: result = A / B;

endcase

end

endmodule
</td>
</tr>
</tbody>
</table>
&nbsp;

<ol start="2">
<li><strong>Seven-Segment Display Decoder: </strong>design a 7-segment display driver to display a 4-bit binary number.</li>
</ol>
Seven segment display uses seven different and individual LEDs to display a hexadecimal symbol. It has 7 wires to control the individual LED, one wire to control the decimal point and one enable wire.

&nbsp;

<ol>
<li>Derive the truth-table for a 7 segment display decoder. This circuit inputs a 4-bit binary number x and provides <strong><u>active low outputs</u></strong> seg[6:0] for a 7-segment decoder.</li>
</ol>
<strong>If you put a 0 on A it will light up segment A</strong>

<strong>If you put a 1 on A it will NOT light up segment A</strong>

&nbsp;

<table>
<tbody>
<tr>
<td width="48">&nbsp;</td>
<td width="66">x</td>
<td width="156">&nbsp;&nbsp; a b c d e f g&nbsp;&nbsp; (seg)</td>
</tr>
<tr>
<td width="48">0</td>
<td width="66">0000</td>
<td width="156">&nbsp;&nbsp; 0 0 0 0 0 0 1</td>
</tr>
<tr>
<td width="48">1</td>
<td width="66">0001</td>
<td width="156">&nbsp;&nbsp; 1 0 0 1 1 1 1</td>
</tr>
<tr>
<td width="48">2</td>
<td width="66">0010</td>
<td width="156">&nbsp;&nbsp; 0 0 1 0 0 1 0</td>
</tr>
<tr>
<td width="48">3</td>
<td width="66">0011</td>
<td width="156">&nbsp;&nbsp; 0 0 0 0 1 1 0</td>
</tr>
<tr>
<td width="48">4</td>
<td width="66">0100</td>
<td width="156">&nbsp;&nbsp; 1 0 0 1 1 0 0</td>
</tr>
<tr>
<td width="48">5</td>
<td width="66">0101</td>
<td width="156">&nbsp;&nbsp; 0 1 0 0 1 0 0</td>
</tr>
<tr>
<td width="48">6</td>
<td width="66">0110</td>
<td width="156">&nbsp;&nbsp; 0 1 0 0 0 0 0</td>
</tr>
<tr>
<td width="48">7</td>
<td width="66">0111</td>
<td width="156">&nbsp;&nbsp; 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td width="48">8</td>
<td width="66">1000</td>
<td width="156">&nbsp;&nbsp; 0 0 0 0 0 0 0</td>
</tr>
<tr>
<td width="48">9</td>
<td width="66">1001</td>
<td width="156">&nbsp;&nbsp; 0 0 0 0 1 0 0</td>
</tr>
<tr>
<td width="48">10</td>
<td width="66">1010</td>
<td width="156">&nbsp;&nbsp; 0 0 0 1 0 0 0</td>
</tr>
<tr>
<td width="48">11</td>
<td width="66">1011</td>
<td width="156">&nbsp;&nbsp; 1 1 0 0 0 0 0</td>
</tr>
<tr>
<td width="48">12</td>
<td width="66">1100</td>
<td width="156">&nbsp;&nbsp; 0 1 1 0 0 0 1</td>
</tr>
<tr>
<td width="48">13</td>
<td width="66">1101</td>
<td width="156">&nbsp;&nbsp; 1 0 0 0 0 1 0</td>
</tr>
<tr>
<td width="48">14</td>
<td width="66">1110</td>
<td width="156">&nbsp;&nbsp; 0 1 1 0 0 0 0</td>
</tr>
<tr>
<td width="48">15</td>
<td width="66">1111</td>
<td width="156">&nbsp;&nbsp; 0 1 1 1 0 0 0</td>
</tr>
</tbody>
</table>
&nbsp;

<ol>
<li>Implement the binary to 7 segment decoder/driver behaviorally in Verilog</li>
</ol>
&nbsp;

<strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; module bin7seg (x, seg, dp);</strong>

input [3:0] x ; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;//4-bit input to display

output [6:0] seg; &nbsp;// segments from a to g

output dp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;// decimal point

<strong>reg [6:0] seg;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; // re-declare as the type of reg</strong>

<strong>&nbsp;</strong>

<strong>always</strong> @(x)

<strong>&nbsp; case </strong>(x)

0: seg = 7‚Äôb0000001;

1: seg = 7‚Äôb1001111;

2: seg = 7‚Äôb0010010;

3: seg = 7‚Äôb0000110;

4: seg = 7‚Äôb1001100;

5: seg = 7‚Äôb0100100;

6: seg = 7‚Äôb0100000;

7: seg = 7‚Äôb0001111;

8: seg = 7‚Äôb0000000;

9: seg = 7‚Äôb0000100;

10: seg = 7‚Äôb0001000;

11: seg = 7‚Äôb1100000;

12: seg = 7‚Äôb0110001;

13: seg = 7‚Äôb1000010;

14: seg = 7‚Äôb0110000;

15: seg = 7‚Äôb0111000;

<strong>default</strong>: seg = 7‚Äôb1111110;

<strong>&nbsp; endcase</strong>

&nbsp;

<strong>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; endmodule</strong>

&nbsp;

<ol start="3">
<li><strong>Write a Verilog module to display the ALU result on a 7- segment display and turn off the decimal point.</strong></li>
</ol>
<table width="100%">
<tbody>
<tr>
<td>7</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>x</td>
</tr>
</tbody>
</table>
&nbsp;

&nbsp;

<table width="100%">
<tbody>
<tr>
<td>&nbsp;

7-segment decoder
</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>&nbsp;

4-bit

ALU
</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>A</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>B</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>operation</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>result</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>3</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>dp</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>seg</td>
</tr>
</tbody>
</table>
<table width="100%">
<tbody>
<tr>
<td>4</td>
</tr>
</tbody>
</table>
&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

&nbsp;

<table>
<tbody>
<tr>
<td width="671">module toplevelmodule(A,B,operation, seg, dp);

// result and x get tied together internally , make it a wire

input [3:0] A, B;

input [2:0] operation;

wire result;

output [6:0] seg;

output dp;

&nbsp;

// turn off decimal point

// active low -&gt; 1 not 0

assign dp = 1;

&nbsp;

// instantiate the ALU

// module Alu(A,B,operation,result);

ALU ALU(A, B, operation, result);

&nbsp;

// instantiate the 7-seg display decoder

// module bin7seg(x,seg,dp);

bin7seg bin7seg(result,seg,dp);

endmodule
</td>
</tr>
</tbody>
</table>
&nbsp;

<ol start="4">
<li><strong>Testbench: Write a testbench to test both ALU and the toplevelmodule</strong></li>
</ol>
On the EDAplayground.com, create a Verilog testbench to test your ALU and toplevelmodule, and perform the simulation to check if the results are correct. Test all 8 functions of the ALU by setting A = 3, and B = 2.

<table>
<tbody>
<tr>
<td width="75">operation</td>
<td width="51">A = 3</td>
<td width="54">B = 2</td>
<td width="72">Result =</td>
<td width="72">seg</td>
</tr>
<tr>
<td width="75">0 0 0</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">2</td>
<td width="72">0010010</td>
</tr>
<tr>
<td width="75">0 0 1</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">3</td>
<td width="72">0000110</td>
</tr>
<tr>
<td width="75">0 1 0</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">13</td>
<td width="72">1000010</td>
</tr>
<tr>
<td width="75">0 1 1</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">12</td>
<td width="72">0110001</td>
</tr>
<tr>
<td width="75">1 0 0</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">&nbsp;5</td>
<td width="72">0100100</td>
</tr>
<tr>
<td width="75">1 0 1</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">&nbsp;1</td>
<td width="72">1001111</td>
</tr>
<tr>
<td width="75">1 1 0</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">6</td>
<td width="72">0100000</td>
</tr>
<tr>
<td width="75">1 1 1</td>
<td width="51">0011</td>
<td width="54">0010</td>
<td width="72">1</td>
<td width="72">1001111</td>
</tr>
</tbody>
</table>
<table>
<tbody>
<tr>
<td width="360">// Code your testbench here

// or browse Examples

&nbsp;

module test;

// inputs

reg [3:0] A,B;

reg [2:0] operation;

// outputs

wire [3:0] result;

wire [6:0] seg;

wire dp;

&nbsp;

// instantiate the ALU

Alu uut0(A, B, operation, result);

&nbsp;

// instantiate toplevelmodule

toplevelmodule uut1(A,B,operation, seg, dp);

&nbsp;

initial

begin

$dumpfile(‚Äúdump.vcd‚Äù);

$dumpvars(1,test);

&nbsp;

// display the inputs and outputs

$monitor(‚Äú%b&nbsp; %d&nbsp; %d&nbsp; %d %b‚Äù, operation, A,B, result, seg);

&nbsp;

// initialize inputs

A = 3; B = 2;

for(int i = 0; i &lt; 8; i = i + 1) begin

#10 operation = i; end

#10 $finish;

end

endmodule
</td>
</tr>
</tbody>
</table>
&nbsp;

<strong>CHECKING OUTPUT :</strong>

https://www.edaplayground.com/x/BsXs

<ol start="5">
<li><strong>Homework</strong>: Write a Verilog code and testbench to implement another 4-bit ALU capable of performing four operations (AND, OR, ADD, SUB) based on the diagram shown below. In your code, you use the <strong>adder_subtractor</strong> module from Lab 8 to perform the addition and subtraction, and the given <strong>mux4x1</strong> to selection the operation.</li>
</ol>
&nbsp;

<strong>module </strong>Alu(A, B, operation, result);

&nbsp;

//inputs and outputs

input [1:0] operation;

‚Ä¶‚Ä¶

&nbsp;

// Instantiate AND gate and OR gate

‚Ä¶‚Ä¶

// connect M to operation[0]

‚Ä¶‚Ä¶

// Instantiate add_subtractor

‚Ä¶‚Ä¶

// Instantiate mux4x1

‚Ä¶‚Ä¶.

<strong>endmodule</strong>

&nbsp;

<strong>module</strong> mux4x1(i0, i1, i2, i3, select, y);

input [3:0] i0,i1,i2,i3;

input [1:0] select;

output [3:0] y;

reg [3:0] y;

always @ (i0 or i1 or i2 or i3 or select)

case (select)

2‚Äôb00: y = i0;

2‚Äôb01: y = i1;

2‚Äôb10: y = i2;

2‚Äôb11: y = i3;

endcase

<strong>endmodule</strong>

&nbsp;

&nbsp;

<strong><u>Submission Instructions:</u></strong>

<strong><u>&nbsp;</u></strong>

<u>Lab work submission</u>

<ol>
<li>Take a screenshot of your wavefroms.</li>
<li>Add the following information as comments to the beginning of your code. Make sure to click the ‚ÄúSave‚Äù button to save your project, then take a screenshot of your code.</li>
</ol>
// Author:&nbsp;&nbsp;&nbsp; Name

// Lab 9:&nbsp; put the title here

// Link to your project

<ol start="3">
<li>Copy the link of your design from the address bar of the browser.</li>
<li>On the Blackboard, click on Lab 9. Attach the screenshot from the first two steps and paste the link from Step 3 into the Comments area, then click the ‚ÄúSubmit‚Äù button.</li>
</ol>
&nbsp;

<u>Lab report submission</u>

Lab report is needed for this lab. Please follow the guidelines and sample report on the Blackboard when you are writing your lab reports. Click on <strong>Lab 9 Report Submission</strong> to submit your report. It is due one week after the lab is done.

&nbsp;

&nbsp;
