{"sha": "2ad646bdcafe10bc1da16edca1e5961925e10417", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmFkNjQ2YmRjYWZlMTBiYzFkYTE2ZWRjYTFlNTk2MTkyNWUxMDQxNw==", "commit": {"author": {"name": "Bob Wilson", "email": "bob.wilson@acm.org", "date": "2008-11-19T18:26:00Z"}, "committer": {"name": "Bob Wilson", "email": "bwilson@gcc.gnu.org", "date": "2008-11-19T18:26:00Z"}, "message": "include/\n\t* xtensa-config.h (XCHAL_HAVE_MUL16, XCHAL_HAVE_MUL32, XCHAL_HAVE_DIV32)\n\t(XCHAL_HAVE_MINMAX, XCHAL_HAVE_SEXT, XCHAL_HAVE_THREADPTR)\n\t(XCHAL_HAVE_RELEASE_SYNC, XCHAL_HAVE_S32C1I): Change to 1.\n\t(XCHAL_NUM_AREGS): Change to 32.\n\t(XCHAL_ICACHE_SIZE, XCHAL_DCACHE_SIZE): Change to 16K.\n\t(XCHAL_ICACHE_LINESIZE, XCHAL_DCACHE_LINESIZE): Change to 32.\n\t(XCHAL_ICACHE_LINEWIDTH, XCHAL_DCACHE_LINEWIDTH): Change to 5.\n\t(XCHAL_DCACHE_IS_WRITEBACK): Change to 1.\n\t(XCHAL_DEBUGLEVEL): Change to 6.\n\nFrom-SVN: r142012", "tree": {"sha": "e37721b4936a1f2dce8afcb82836ae59417f01db", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e37721b4936a1f2dce8afcb82836ae59417f01db"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2ad646bdcafe10bc1da16edca1e5961925e10417", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ad646bdcafe10bc1da16edca1e5961925e10417", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ad646bdcafe10bc1da16edca1e5961925e10417", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ad646bdcafe10bc1da16edca1e5961925e10417/comments", "author": null, "committer": null, "parents": [{"sha": "9866586167b7591ff1bbfe59ccdeba1dad796246", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9866586167b7591ff1bbfe59ccdeba1dad796246", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9866586167b7591ff1bbfe59ccdeba1dad796246"}], "stats": {"total": 48, "additions": 30, "deletions": 18}, "files": [{"sha": "768fb440033ee3e7cefbe75265354820a571c37b", "filename": "include/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2ad646bdcafe10bc1da16edca1e5961925e10417/include%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2ad646bdcafe10bc1da16edca1e5961925e10417/include%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/include%2FChangeLog?ref=2ad646bdcafe10bc1da16edca1e5961925e10417", "patch": "@@ -1,3 +1,15 @@\n+2008-11-19  Bob Wilson  <bob.wilson@acm.org>\n+\t\n+\t* xtensa-config.h (XCHAL_HAVE_MUL16, XCHAL_HAVE_MUL32, XCHAL_HAVE_DIV32)\n+\t(XCHAL_HAVE_MINMAX, XCHAL_HAVE_SEXT, XCHAL_HAVE_THREADPTR)\n+\t(XCHAL_HAVE_RELEASE_SYNC, XCHAL_HAVE_S32C1I): Change to 1.\n+\t(XCHAL_NUM_AREGS): Change to 32.\n+\t(XCHAL_ICACHE_SIZE, XCHAL_DCACHE_SIZE): Change to 16K.\n+\t(XCHAL_ICACHE_LINESIZE, XCHAL_DCACHE_LINESIZE): Change to 32.\n+\t(XCHAL_ICACHE_LINEWIDTH, XCHAL_DCACHE_LINEWIDTH): Change to 5.\n+\t(XCHAL_DCACHE_IS_WRITEBACK): Change to 1.\n+\t(XCHAL_DEBUGLEVEL): Change to 6.\n+\t\n 2008-10-21  Alan Modra  <amodra@bigpond.net.au>\n \n \t* obstack.h (obstack_finish <!__GNUC__>): Cast result to void *."}, {"sha": "bc998156b1e61c73e164a47b0397e711a8c7e1a5", "filename": "include/xtensa-config.h", "status": "modified", "additions": 18, "deletions": 18, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2ad646bdcafe10bc1da16edca1e5961925e10417/include%2Fxtensa-config.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2ad646bdcafe10bc1da16edca1e5961925e10417/include%2Fxtensa-config.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/include%2Fxtensa-config.h?ref=2ad646bdcafe10bc1da16edca1e5961925e10417", "patch": "@@ -1,5 +1,5 @@\n /* Xtensa configuration settings.\n-   Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007\n+   Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008\n    Free Software Foundation, Inc.\n    Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.\n \n@@ -50,37 +50,37 @@\n #define XCHAL_HAVE_MAC16\t\t0\n \n #undef XCHAL_HAVE_MUL16\n-#define XCHAL_HAVE_MUL16\t\t0\n+#define XCHAL_HAVE_MUL16\t\t1\n \n #undef XCHAL_HAVE_MUL32\n-#define XCHAL_HAVE_MUL32\t\t0\n+#define XCHAL_HAVE_MUL32\t\t1\n \n #undef XCHAL_HAVE_MUL32_HIGH\n #define XCHAL_HAVE_MUL32_HIGH\t\t0\n \n #undef XCHAL_HAVE_DIV32\n-#define XCHAL_HAVE_DIV32\t\t0\n+#define XCHAL_HAVE_DIV32\t\t1\n \n #undef XCHAL_HAVE_NSA\n #define XCHAL_HAVE_NSA\t\t\t1\n \n #undef XCHAL_HAVE_MINMAX\n-#define XCHAL_HAVE_MINMAX\t\t0\n+#define XCHAL_HAVE_MINMAX\t\t1\n \n #undef XCHAL_HAVE_SEXT\n-#define XCHAL_HAVE_SEXT\t\t\t0\n+#define XCHAL_HAVE_SEXT\t\t\t1\n \n #undef XCHAL_HAVE_LOOPS\n #define XCHAL_HAVE_LOOPS\t\t1\n \n #undef XCHAL_HAVE_THREADPTR\n-#define XCHAL_HAVE_THREADPTR\t\t0\n+#define XCHAL_HAVE_THREADPTR\t\t1\n \n #undef XCHAL_HAVE_RELEASE_SYNC\n-#define XCHAL_HAVE_RELEASE_SYNC\t\t0\n+#define XCHAL_HAVE_RELEASE_SYNC\t\t1\n \n #undef XCHAL_HAVE_S32C1I\n-#define XCHAL_HAVE_S32C1I\t\t0\n+#define XCHAL_HAVE_S32C1I\t\t1\n \n #undef XCHAL_HAVE_BOOLEANS\n #define XCHAL_HAVE_BOOLEANS\t\t0\n@@ -104,7 +104,7 @@\n #define XCHAL_HAVE_WINDOWED\t\t1\n \n #undef XCHAL_NUM_AREGS\n-#define XCHAL_NUM_AREGS\t\t\t64\n+#define XCHAL_NUM_AREGS\t\t\t32\n \n #undef XCHAL_HAVE_WIDE_BRANCHES\n #define XCHAL_HAVE_WIDE_BRANCHES\t0\n@@ -114,25 +114,25 @@\n \n \n #undef XCHAL_ICACHE_SIZE\n-#define XCHAL_ICACHE_SIZE\t\t8192\n+#define XCHAL_ICACHE_SIZE\t\t16384\n \n #undef XCHAL_DCACHE_SIZE\n-#define XCHAL_DCACHE_SIZE\t\t8192\n+#define XCHAL_DCACHE_SIZE\t\t16384\n \n #undef XCHAL_ICACHE_LINESIZE\n-#define XCHAL_ICACHE_LINESIZE\t\t16\n+#define XCHAL_ICACHE_LINESIZE\t\t32\n \n #undef XCHAL_DCACHE_LINESIZE\n-#define XCHAL_DCACHE_LINESIZE\t\t16\n+#define XCHAL_DCACHE_LINESIZE\t\t32\n \n #undef XCHAL_ICACHE_LINEWIDTH\n-#define XCHAL_ICACHE_LINEWIDTH\t\t4\n+#define XCHAL_ICACHE_LINEWIDTH\t\t5\n \n #undef XCHAL_DCACHE_LINEWIDTH\n-#define XCHAL_DCACHE_LINEWIDTH\t\t4\n+#define XCHAL_DCACHE_LINEWIDTH\t\t5\n \n #undef XCHAL_DCACHE_IS_WRITEBACK\n-#define XCHAL_DCACHE_IS_WRITEBACK\t0\n+#define XCHAL_DCACHE_IS_WRITEBACK\t1\n \n \n #undef XCHAL_HAVE_MMU\n@@ -152,7 +152,7 @@\n #define XCHAL_NUM_DBREAK\t\t2\n \n #undef XCHAL_DEBUGLEVEL\n-#define XCHAL_DEBUGLEVEL\t\t4\n+#define XCHAL_DEBUGLEVEL\t\t6\n \n \n #undef XCHAL_MAX_INSTRUCTION_SIZE"}]}