{"0.0.1":{"info":{"author":"Bogdan Vukobratovic","author_email":"bogdan.vukobratovic@gmail.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: GNU Library or Lesser General Public License (LGPL)","Programming Language :: Python :: 3.3","Programming Language :: Python :: 3.4","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":null,"docs_url":null,"download_url":"https://github.com/bogdanvuk/sydpy/tarball/0.0.1","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/bogdanvuk/sydpy","keywords":"System Design Python Simulator HDL ASIC FPGA verification TLM","license":"LGPL","maintainer":null,"maintainer_email":null,"name":"sydpy","package_url":"https://pypi.org/project/sydpy/","platform":"UNKNOWN","project_url":"https://pypi.org/project/sydpy/","project_urls":{"Download":"https://github.com/bogdanvuk/sydpy/tarball/0.0.1","Homepage":"https://github.com/bogdanvuk/sydpy"},"provides_extra":null,"release_url":"https://pypi.org/project/sydpy/0.0.1/","requires_dist":null,"requires_python":null,"summary":"System Design in Python","version":"0.0.1","yanked":false,"yanked_reason":null},"last_serial":1399880,"urls":[{"comment_text":"","digests":{"blake2b_256":"fcaaeebf9261b4bfa4d0ae7dc31bfd6a25b66a411b50e7f8e074ce22738553c1","md5":"04c80b2ac42b8c01ab5551e6360a0dd3","sha256":"4a4cc5b41d08bb5e81ea0b1d5af1096ef5033212edf8094b2ecdba59df73902d"},"downloads":-1,"filename":"sydpy-0.0.1.tar.gz","has_sig":false,"md5_digest":"04c80b2ac42b8c01ab5551e6360a0dd3","packagetype":"sdist","python_version":"source","requires_python":null,"size":53695,"upload_time":"2015-01-28T11:57:43","upload_time_iso_8601":"2015-01-28T11:57:43.673227Z","url":"https://files.pythonhosted.org/packages/fc/aa/eebf9261b4bfa4d0ae7dc31bfd6a25b66a411b50e7f8e074ce22738553c1/sydpy-0.0.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}