// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2_Pipeline_RELU4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln112_4,
        empty,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1,
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1,
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q1,
        grp_fu_6687_p_din0,
        grp_fu_6687_p_din1,
        grp_fu_6687_p_opcode,
        grp_fu_6687_p_dout0,
        grp_fu_6687_p_ce,
        grp_fu_15149_p_din0,
        grp_fu_15149_p_din1,
        grp_fu_15149_p_opcode,
        grp_fu_15149_p_dout0,
        grp_fu_15149_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] add_ln112_4;
input  [31:0] empty;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q1;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0;
output  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0;
output  [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address1;
output   conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1;
input  [31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q1;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0;
output  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address1;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1;
input  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q1;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0;
output  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address1;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1;
input  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q1;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0;
output  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address1;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1;
input  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q1;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0;
output  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address1;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1;
input  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q1;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0;
output  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0;
output  [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address1;
output   p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1;
input  [31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q1;
output  [31:0] grp_fu_6687_p_din0;
output  [31:0] grp_fu_6687_p_din1;
output  [1:0] grp_fu_6687_p_opcode;
input  [31:0] grp_fu_6687_p_dout0;
output   grp_fu_6687_p_ce;
output  [31:0] grp_fu_15149_p_din0;
output  [31:0] grp_fu_15149_p_din1;
output  [4:0] grp_fu_15149_p_opcode;
input  [0:0] grp_fu_15149_p_dout0;
output   grp_fu_15149_p_ce;

reg ap_idle;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1;
reg[7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0;
reg[31:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0;
reg conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1;
reg[7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0;
reg[31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1;
reg[7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0;
reg[31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1;
reg[7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0;
reg[31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1;
reg[7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0;
reg[31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1;
reg[7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0;
reg[31:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0;
reg p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln109_reg_640;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln109_fu_448_p2;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter1_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter2_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter3_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter1_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter2_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter3_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter1_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter2_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter3_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter1_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter2_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter3_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter1_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter2_reg;
reg   [7:0] p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter3_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter1_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter2_reg;
reg   [7:0] conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter3_reg;
reg   [3:0] trunc_ln109_1_reg_734;
wire    ap_block_pp0_stage1_11001;
reg   [3:0] trunc_ln109_1_reg_734_pp0_iter1_reg;
reg   [3:0] trunc_ln109_1_reg_734_pp0_iter2_reg;
wire   [31:0] tmp_s_fu_534_p17;
reg   [31:0] tmp_s_reg_738;
reg   [31:0] add15_1_i_reg_743;
wire   [0:0] icmp_ln114_fu_592_p2;
reg   [0:0] icmp_ln114_reg_764;
wire   [0:0] icmp_ln114_1_fu_598_p2;
reg   [0:0] icmp_ln114_1_reg_769;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln112_fu_466_p1;
wire    ap_block_pp0_stage0;
reg   [7:0] phi_urem4773_fu_124;
wire   [7:0] select_ln109_fu_497_p3;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_phi_urem4773_load;
reg   [16:0] phi_mul4771_fu_128;
wire   [16:0] add_ln109_1_fu_518_p2;
wire    ap_block_pp0_stage1;
reg   [7:0] bw_2_fu_132;
wire   [7:0] add_ln109_fu_454_p2;
reg   [7:0] ap_sig_allocacmp_bw;
wire   [0:0] and_ln114_fu_608_p2;
wire   [7:0] add_ln112_fu_460_p2;
wire   [7:0] add_ln109_2_fu_485_p2;
wire   [0:0] icmp_ln109_1_fu_491_p2;
wire   [3:0] tmp_s_fu_534_p16;
wire   [31:0] bitcast_ln114_fu_575_p1;
wire   [7:0] tmp_118_fu_578_p4;
wire   [22:0] trunc_ln114_fu_588_p1;
wire   [0:0] or_ln114_fu_604_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_15_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_15_4_32_1_1_U271(
    .din0(conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_q1),
    .din1(conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_q1),
    .din2(conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_q1),
    .din3(conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_q1),
    .din4(conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1),
    .din5(conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1),
    .din6(conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1),
    .din7(conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_q1),
    .din8(conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_q1),
    .din9(conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_q1),
    .din10(p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_q1),
    .din11(p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_q1),
    .din12(p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_q1),
    .din13(p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_q1),
    .din14(p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_q1),
    .din15(tmp_s_fu_534_p16),
    .dout(tmp_s_fu_534_p17)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            bw_2_fu_132 <= add_ln109_fu_454_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            bw_2_fu_132 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_mul4771_fu_128 <= 17'd0;
    end else if (((icmp_ln109_reg_640 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        phi_mul4771_fu_128 <= add_ln109_1_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln109_fu_448_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem4773_fu_124 <= select_ln109_fu_497_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem4773_fu_124 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add15_1_i_reg_743 <= grp_fu_6687_p_dout0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln109_1_reg_734_pp0_iter1_reg <= trunc_ln109_1_reg_734;
        trunc_ln109_1_reg_734_pp0_iter2_reg <= trunc_ln109_1_reg_734_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln109_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722 <= zext_ln112_fu_466_p1;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728 <= zext_ln112_fu_466_p1;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644 <= zext_ln112_fu_466_p1;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650 <= zext_ln112_fu_466_p1;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656 <= zext_ln112_fu_466_p1;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662 <= zext_ln112_fu_466_p1;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668 <= zext_ln112_fu_466_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter2_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter1_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter2_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter1_reg;
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter3_reg <= conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter2_reg;
        icmp_ln109_reg_640 <= icmp_ln109_fu_448_p2;
        icmp_ln114_1_reg_769 <= icmp_ln114_1_fu_598_p2;
        icmp_ln114_reg_764 <= icmp_ln114_fu_592_p2;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter1_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter2_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter1_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter3_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter2_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter1_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter2_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter1_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter3_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter2_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter1_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter2_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter1_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter3_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter2_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter1_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter2_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter1_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter3_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter2_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter1_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter2_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter1_reg;
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter3_reg <= p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln109_reg_640 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_s_reg_738 <= tmp_s_fu_534_p17;
        trunc_ln109_1_reg_734 <= {{phi_mul4771_fu_128[16:13]}};
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_640 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_bw = 8'd0;
    end else begin
        ap_sig_allocacmp_bw = bw_2_fu_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem4773_load = 8'd0;
    end else begin
        ap_sig_allocacmp_phi_urem4773_load = phi_urem4773_fu_124;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_722_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_716_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_710_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_704_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_14_reg_698_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_13_reg_692_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_12_reg_686_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_11_reg_680_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_10_reg_674_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_728_pp0_iter2_reg;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = add15_1_i_reg_743;
        end else begin
            conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 'bx;
        end
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b1;
    end else begin
        conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_addr_reg_644_pp0_iter2_reg;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0 = add15_1_i_reg_743;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_addr_reg_650_pp0_iter2_reg;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0 = add15_1_i_reg_743;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd11) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_addr_reg_656_pp0_iter2_reg;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0 = add15_1_i_reg_743;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_addr_reg_662_pp0_iter2_reg;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0 = add15_1_i_reg_743;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln114_fu_608_p2) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter3_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0 = p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_addr_reg_668_pp0_iter2_reg;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0 = 32'd0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0 = add15_1_i_reg_743;
        end else begin
            p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0 = 'bx;
        end
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((1'd1 == and_ln114_fu_608_p2) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd14)) | ((1'd1 == and_ln114_fu_608_p2) & (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd15)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd14) | (trunc_ln109_1_reg_734_pp0_iter2_reg == 4'd15))))) begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0 = 1'b1;
    end else begin
        p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln109_1_fu_518_p2 = (phi_mul4771_fu_128 + 17'd482);

assign add_ln109_2_fu_485_p2 = (ap_sig_allocacmp_phi_urem4773_load + 8'd1);

assign add_ln109_fu_454_p2 = (ap_sig_allocacmp_bw + 8'd1);

assign add_ln112_fu_460_p2 = (add_ln112_4 + ap_sig_allocacmp_phi_urem4773_load);

assign and_ln114_fu_608_p2 = (or_ln114_fu_604_p2 & grp_fu_15149_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln114_fu_575_p1 = add15_1_i_reg_743;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_address1 = zext_ln112_fu_466_p1;

assign conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1 = zext_ln112_fu_466_p1;

assign grp_fu_15149_p_ce = 1'b1;

assign grp_fu_15149_p_din0 = add15_1_i_reg_743;

assign grp_fu_15149_p_din1 = 32'd0;

assign grp_fu_15149_p_opcode = 5'd4;

assign grp_fu_6687_p_ce = 1'b1;

assign grp_fu_6687_p_din0 = tmp_s_reg_738;

assign grp_fu_6687_p_din1 = empty;

assign grp_fu_6687_p_opcode = 2'd0;

assign icmp_ln109_1_fu_491_p2 = ((add_ln109_2_fu_485_p2 < 8'd17) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_448_p2 = ((ap_sig_allocacmp_bw == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln114_1_fu_598_p2 = ((trunc_ln114_fu_588_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_592_p2 = ((tmp_118_fu_578_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln114_fu_604_p2 = (icmp_ln114_reg_764 | icmp_ln114_1_reg_769);

assign p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_address1 = zext_ln112_fu_466_p1;

assign p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_address1 = zext_ln112_fu_466_p1;

assign p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_address1 = zext_ln112_fu_466_p1;

assign p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_address1 = zext_ln112_fu_466_p1;

assign p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_address1 = zext_ln112_fu_466_p1;

assign select_ln109_fu_497_p3 = ((icmp_ln109_1_fu_491_p2[0:0] == 1'b1) ? add_ln109_2_fu_485_p2 : 8'd0);

assign tmp_118_fu_578_p4 = {{bitcast_ln114_fu_575_p1[30:23]}};

assign tmp_s_fu_534_p16 = {{phi_mul4771_fu_128[16:13]}};

assign trunc_ln114_fu_588_p1 = bitcast_ln114_fu_575_p1[22:0];

assign zext_ln112_fu_466_p1 = add_ln112_fu_460_p2;

endmodule //srcnn_conv2_Pipeline_RELU4
