
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002a98  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004c00  80004c00  00005000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       0000017c  80004e00  80004e00  00005200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  80004f7c  80004f7c  0000537c  2**0
                  ALLOC
  6 .data         00000218  00000004  80004f80  00005404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000021c  80005198  0000561c  2**0
                  ALLOC
  8 .bss          00001610  00000220  80005198  00005620  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000561c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b78  00000000  00000000  00005650  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00001e7f  00000000  00000000  000061c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00011878  00000000  00000000  00008047  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029c2  00000000  00000000  000198bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000b210  00000000  00000000  0001c281  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001eb8  00000000  00000000  00027494  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003838  00000000  00000000  0002934c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00004c98  00000000  00000000  0002cb84  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 010d2dd8  00000000  00000000  0003181c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00000c00  00000000  00000000  011045f8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ec 74 	sub	pc,pc,-5004

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	09 60       	ld.uh	r0,--r4
8000210c:	00 00       	add	r0,r0
8000210e:	09 5e       	ld.sh	lr,--r4
80002110:	00 00       	add	r0,r0
80002112:	09 4c       	ld.w	r12,--r4
80002114:	00 00       	add	r0,r0
80002116:	09 54       	ld.sh	r4,--r4
80002118:	00 00       	add	r0,r0
8000211a:	09 58       	ld.sh	r8,--r4
8000211c:	00 00       	add	r0,r0
8000211e:	09 56       	ld.sh	r6,--r4

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	2f fa       	sub	r10,-1
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2f 16       	sub	r6,-15

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	2f fa       	sub	r10,-1
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	30 16       	mov	r6,1

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2e ca       	sub	r10,-20
800021e8:	00 00       	add	r0,r0
800021ea:	09 70       	ld.ub	r0,--r4
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2f 16       	sub	r6,-15
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	2f fa       	sub	r10,-1
800022b4:	00 00       	add	r0,r0
800022b6:	09 70       	ld.ub	r0,--r4
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2e ca       	sub	r10,-20
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	09 70       	ld.ub	r0,--r4
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2f 16       	sub	r6,-15

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	02 3c       	cp.w	r12,r1
8000236c:	00 00       	add	r0,r0
8000236e:	09 70       	ld.ub	r0,--r4
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	2f fa       	sub	r10,-1
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002378:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
8000237a:	4a e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
8000237c:	f8 09 16 17 	lsr	r9,r12,0x17
80002380:	91 09       	st.w	r8[0x0],r9
80002382:	a9 7c       	lsl	r12,0x9
80002384:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002386:	f0 1f 00 2c 	mcall	80002434 <sd_mmc_spi_read_open_PDCA+0xbc>
8000238a:	c5 20       	breq	8000242e <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
8000238c:	30 1b       	mov	r11,1
8000238e:	fe 7c 28 00 	mov	r12,-55296
80002392:	f0 1f 00 2a 	mcall	80002438 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002396:	4a a8       	lddpc	r8,8000243c <sd_mmc_spi_read_open_PDCA+0xc4>
80002398:	11 89       	ld.ub	r9,r8[0x0]
8000239a:	30 38       	mov	r8,3
8000239c:	f0 09 18 00 	cp.b	r9,r8
800023a0:	c0 d1       	brne	800023ba <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
800023a2:	4a 48       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023a4:	70 0b       	ld.w	r11,r8[0x0]
800023a6:	70 18       	ld.w	r8,r8[0x4]
800023a8:	a9 98       	lsr	r8,0x9
800023aa:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023ae:	31 1c       	mov	r12,17
800023b0:	f0 1f 00 24 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023b4:	4a 48       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023b6:	b0 8c       	st.b	r8[0x0],r12
800023b8:	c0 88       	rjmp	800023c8 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
800023ba:	49 e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023bc:	70 1b       	ld.w	r11,r8[0x4]
800023be:	31 1c       	mov	r12,17
800023c0:	f0 1f 00 20 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023c4:	4a 08       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023c6:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
800023c8:	49 f8       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023ca:	11 89       	ld.ub	r9,r8[0x0]
800023cc:	30 08       	mov	r8,0
800023ce:	f0 09 18 00 	cp.b	r9,r8
800023d2:	c1 00       	breq	800023f2 <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d4:	30 1b       	mov	r11,1
800023d6:	fe 7c 28 00 	mov	r12,-55296
800023da:	f0 1f 00 1c 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023de:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800023e0:	20 17       	sub	r7,1
800023e2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800023e4:	c0 d1       	brne	800023fe <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800023e6:	30 1b       	mov	r11,1
800023e8:	fe 7c 28 00 	mov	r12,-55296
800023ec:	f0 1f 00 17 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023f0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
800023f2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800023f6:	e0 65 00 ff 	mov	r5,255
800023fa:	49 34       	lddpc	r4,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023fc:	3f f6       	mov	r6,-1
800023fe:	0a 9c       	mov	r12,r5
80002400:	f0 1f 00 13 	mcall	8000244c <sd_mmc_spi_read_open_PDCA+0xd4>
80002404:	a8 8c       	st.b	r4[0x0],r12
80002406:	ec 0c 18 00 	cp.b	r12,r6
8000240a:	ce b0       	breq	800023e0 <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000240c:	3f e8       	mov	r8,-2
8000240e:	f0 0c 18 00 	cp.b	r12,r8
80002412:	c0 21       	brne	80002416 <sd_mmc_spi_read_open_PDCA+0x9e>
80002414:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002416:	e0 6b 00 ff 	mov	r11,255
8000241a:	fe 7c 28 00 	mov	r12,-55296
8000241e:	f0 1f 00 0d 	mcall	80002450 <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002422:	30 1b       	mov	r11,1
80002424:	fe 7c 28 00 	mov	r12,-55296
80002428:	f0 1f 00 08 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
8000242c:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
8000242e:	d8 22       	popm	r4-r7,pc
80002430:	00 00       	add	r0,r0
80002432:	02 20       	rsub	r0,r1
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	21 9c       	sub	r12,25
80002438:	80 00       	ld.sh	r0,r0[0x0]
8000243a:	2e ca       	sub	r10,-20
8000243c:	00 00       	add	r0,r0
8000243e:	09 5e       	ld.sh	lr,--r4
80002440:	80 00       	ld.sh	r0,r0[0x0]
80002442:	21 f4       	sub	r4,31
80002444:	00 00       	add	r0,r0
80002446:	09 70       	ld.ub	r0,--r4
80002448:	80 00       	ld.sh	r0,r0[0x0]
8000244a:	2f 16       	sub	r6,-15
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	21 68       	sub	r8,22
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	2f fa       	sub	r10,-1

80002454 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002454:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002458:	f0 1f 00 1c 	mcall	800024c8 <sd_mmc_spi_check_hc+0x74>
8000245c:	c0 31       	brne	80002462 <sd_mmc_spi_check_hc+0xe>
8000245e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002462:	30 1b       	mov	r11,1
80002464:	fe 7c 28 00 	mov	r12,-55296
80002468:	f0 1f 00 19 	mcall	800024cc <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
8000246c:	30 0b       	mov	r11,0
8000246e:	33 ac       	mov	r12,58
80002470:	f0 1f 00 18 	mcall	800024d0 <sd_mmc_spi_check_hc+0x7c>
80002474:	49 88       	lddpc	r8,800024d4 <sd_mmc_spi_check_hc+0x80>
80002476:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002478:	58 0c       	cp.w	r12,0
8000247a:	c0 80       	breq	8000248a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000247c:	30 1b       	mov	r11,1
8000247e:	fe 7c 28 00 	mov	r12,-55296
80002482:	f0 1f 00 16 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
80002486:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000248a:	e0 6c 00 ff 	mov	r12,255
8000248e:	f0 1f 00 14 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
80002492:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002494:	e0 6c 00 ff 	mov	r12,255
80002498:	f0 1f 00 11 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
8000249c:	48 e7       	lddpc	r7,800024d4 <sd_mmc_spi_check_hc+0x80>
8000249e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024a0:	e0 6c 00 ff 	mov	r12,255
800024a4:	f0 1f 00 0e 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024a8:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024aa:	e0 6c 00 ff 	mov	r12,255
800024ae:	f0 1f 00 0c 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024b2:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024b4:	30 1b       	mov	r11,1
800024b6:	fe 7c 28 00 	mov	r12,-55296
800024ba:	f0 1f 00 08 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
800024be:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800024c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800024c6:	00 00       	add	r0,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	21 9c       	sub	r12,25
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	2e ca       	sub	r10,-20
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	21 f4       	sub	r4,31
800024d4:	00 00       	add	r0,r0
800024d6:	09 70       	ld.ub	r0,--r4
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	2f 16       	sub	r6,-15
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	21 68       	sub	r8,22

800024e0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800024e0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024e4:	f0 1f 00 27 	mcall	80002580 <sd_mmc_spi_get_if+0xa0>
800024e8:	c0 31       	brne	800024ee <sd_mmc_spi_get_if+0xe>
800024ea:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ee:	30 1b       	mov	r11,1
800024f0:	fe 7c 28 00 	mov	r12,-55296
800024f4:	f0 1f 00 24 	mcall	80002584 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800024f8:	e0 6b 01 aa 	mov	r11,426
800024fc:	30 8c       	mov	r12,8
800024fe:	f0 1f 00 23 	mcall	80002588 <sd_mmc_spi_get_if+0xa8>
80002502:	4a 38       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002504:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002506:	e2 1c 00 04 	andl	r12,0x4,COH
8000250a:	c0 80       	breq	8000251a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 20 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
80002516:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000251a:	e0 6c 00 ff 	mov	r12,255
8000251e:	f0 1f 00 1e 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002522:	49 b7       	lddpc	r7,8000258c <sd_mmc_spi_get_if+0xac>
80002524:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002526:	e0 6c 00 ff 	mov	r12,255
8000252a:	f0 1f 00 1b 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
8000252e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002530:	e0 6c 00 ff 	mov	r12,255
80002534:	f0 1f 00 18 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002538:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000253a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000253e:	c0 81       	brne	8000254e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002540:	30 1b       	mov	r11,1
80002542:	fe 7c 28 00 	mov	r12,-55296
80002546:	f0 1f 00 13 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000254a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000254e:	e0 6c 00 ff 	mov	r12,255
80002552:	f0 1f 00 11 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002556:	48 e8       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002558:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000255a:	3a a8       	mov	r8,-86
8000255c:	f0 0c 18 00 	cp.b	r12,r8
80002560:	c0 80       	breq	80002570 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002562:	30 1b       	mov	r11,1
80002564:	fe 7c 28 00 	mov	r12,-55296
80002568:	f0 1f 00 0a 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000256c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002570:	30 1b       	mov	r11,1
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 07 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000257a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000257e:	00 00       	add	r0,r0
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	21 9c       	sub	r12,25
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	2e ca       	sub	r10,-20
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	21 f4       	sub	r4,31
8000258c:	00 00       	add	r0,r0
8000258e:	09 70       	ld.ub	r0,--r4
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2f 16       	sub	r6,-15
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 68       	sub	r8,22

80002598 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002598:	eb cd 40 fc 	pushm	r2-r7,lr
8000259c:	20 1d       	sub	sp,4
8000259e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800025a0:	f0 1f 00 32 	mcall	80002668 <sd_mmc_spi_get_csd+0xd0>
800025a4:	c5 f0       	breq	80002662 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025a6:	30 1b       	mov	r11,1
800025a8:	fe 7c 28 00 	mov	r12,-55296
800025ac:	f0 1f 00 30 	mcall	8000266c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800025b0:	30 0b       	mov	r11,0
800025b2:	30 9c       	mov	r12,9
800025b4:	f0 1f 00 2f 	mcall	80002670 <sd_mmc_spi_get_csd+0xd8>
800025b8:	4a f8       	lddpc	r8,80002674 <sd_mmc_spi_get_csd+0xdc>
800025ba:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800025bc:	58 0c       	cp.w	r12,0
800025be:	c0 81       	brne	800025ce <sd_mmc_spi_get_csd+0x36>
800025c0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025c2:	e0 64 00 ff 	mov	r4,255
800025c6:	10 93       	mov	r3,r8
800025c8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800025ca:	30 95       	mov	r5,9
800025cc:	c1 78       	rjmp	800025fa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 28 00 	mov	r12,-55296
800025d4:	f0 1f 00 29 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800025d8:	30 09       	mov	r9,0
800025da:	4a 98       	lddpc	r8,8000267c <sd_mmc_spi_get_csd+0xe4>
800025dc:	b0 89       	st.b	r8[0x0],r9
800025de:	30 0c       	mov	r12,0
    return false;
800025e0:	c4 18       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800025e2:	ea 07 18 00 	cp.b	r7,r5
800025e6:	c0 81       	brne	800025f6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025e8:	30 1b       	mov	r11,1
800025ea:	fe 7c 28 00 	mov	r12,-55296
800025ee:	f0 1f 00 23 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
800025f2:	30 0c       	mov	r12,0
      return false;
800025f4:	c3 78       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800025f6:	2f f7       	sub	r7,-1
800025f8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025fa:	08 9c       	mov	r12,r4
800025fc:	f0 1f 00 21 	mcall	80002680 <sd_mmc_spi_get_csd+0xe8>
80002600:	a6 8c       	st.b	r3[0x0],r12
80002602:	ec 0c 18 00 	cp.b	r12,r6
80002606:	ce e1       	brne	800025e2 <sd_mmc_spi_get_csd+0x4a>
80002608:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000260a:	e0 65 00 ff 	mov	r5,255
8000260e:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002612:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002616:	0a 9b       	mov	r11,r5
80002618:	0c 9c       	mov	r12,r6
8000261a:	f0 1f 00 1b 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000261e:	08 9b       	mov	r11,r4
80002620:	0c 9c       	mov	r12,r6
80002622:	f0 1f 00 1a 	mcall	80002688 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002626:	9a 18       	ld.sh	r8,sp[0x2]
80002628:	e4 07 0b 08 	st.b	r2[r7],r8
8000262c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000262e:	59 07       	cp.w	r7,16
80002630:	cf 31       	brne	80002616 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002632:	e0 6b 00 ff 	mov	r11,255
80002636:	fe 7c 28 00 	mov	r12,-55296
8000263a:	f0 1f 00 13 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000263e:	e0 6b 00 ff 	mov	r11,255
80002642:	fe 7c 28 00 	mov	r12,-55296
80002646:	f0 1f 00 10 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 0d 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002656:	30 1b       	mov	r11,1
80002658:	fe 7c 28 00 	mov	r12,-55296
8000265c:	f0 1f 00 07 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
80002660:	30 1c       	mov	r12,1
  return true;
}
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	21 9c       	sub	r12,25
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	2e ca       	sub	r10,-20
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	21 f4       	sub	r4,31
80002674:	00 00       	add	r0,r0
80002676:	09 70       	ld.ub	r0,--r4
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2f 16       	sub	r6,-15
8000267c:	00 00       	add	r0,r0
8000267e:	02 3c       	cp.w	r12,r1
80002680:	80 00       	ld.sh	r0,r0[0x0]
80002682:	21 68       	sub	r8,22
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	2f fa       	sub	r10,-1
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	30 16       	mov	r6,1

8000268c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000268c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000268e:	fe fb 02 66 	ld.w	r11,pc[614]
80002692:	e6 68 1a 80 	mov	r8,400000
80002696:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002698:	fe f8 02 60 	ld.w	r8,pc[608]
8000269c:	70 0a       	ld.w	r10,r8[0x0]
8000269e:	fe 7c 28 00 	mov	r12,-55296
800026a2:	f0 1f 00 97 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026a6:	30 1b       	mov	r11,1
800026a8:	fe 7c 28 00 	mov	r12,-55296
800026ac:	f0 1f 00 95 	mcall	80002900 <sd_mmc_spi_internal_init+0x274>
800026b0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800026b2:	e0 66 00 ff 	mov	r6,255
800026b6:	fe 75 28 00 	mov	r5,-55296
800026ba:	0c 9b       	mov	r11,r6
800026bc:	0a 9c       	mov	r12,r5
800026be:	f0 1f 00 92 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800026c2:	2f f7       	sub	r7,-1
800026c4:	58 a7       	cp.w	r7,10
800026c6:	cf a1       	brne	800026ba <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c8:	30 1b       	mov	r11,1
800026ca:	fe 7c 28 00 	mov	r12,-55296
800026ce:	f0 1f 00 8f 	mcall	80002908 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800026d2:	30 08       	mov	r8,0
800026d4:	fe f9 02 38 	ld.w	r9,pc[568]
800026d8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800026da:	fe f9 02 36 	ld.w	r9,pc[566]
800026de:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	30 0b       	mov	r11,0
800026e2:	16 9c       	mov	r12,r11
800026e4:	f0 1f 00 8c 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800026e8:	fe f8 02 30 	ld.w	r8,pc[560]
800026ec:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ee:	e0 6b 00 ff 	mov	r11,255
800026f2:	fe 7c 28 00 	mov	r12,-55296
800026f6:	f0 1f 00 84 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800026fa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800026fc:	fe f6 02 1c 	ld.w	r6,pc[540]
80002700:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002702:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002704:	e0 62 00 ff 	mov	r2,255
80002708:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
8000270c:	36 54       	mov	r4,101
8000270e:	c1 08       	rjmp	8000272e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002710:	06 9b       	mov	r11,r3
80002712:	06 9c       	mov	r12,r3
80002714:	f0 1f 00 80 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002718:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000271a:	04 9b       	mov	r11,r2
8000271c:	02 9c       	mov	r12,r1
8000271e:	f0 1f 00 7a 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002722:	2f f7       	sub	r7,-1
80002724:	5c 87       	casts.h	r7
    if(retry > 100)
80002726:	e8 07 19 00 	cp.h	r7,r4
8000272a:	e0 80 00 e4 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000272e:	0d 88       	ld.ub	r8,r6[0x0]
80002730:	ea 08 18 00 	cp.b	r8,r5
80002734:	ce e1       	brne	80002710 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002736:	f0 1f 00 7a 	mcall	8000291c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000273a:	5b fc       	cp.w	r12,-1
8000273c:	e0 80 00 db 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002740:	58 1c       	cp.w	r12,1
80002742:	c0 51       	brne	8000274c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002744:	30 29       	mov	r9,2
80002746:	4f 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002748:	b0 89       	st.b	r8[0x0],r9
8000274a:	c4 c8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000274c:	30 0b       	mov	r11,0
8000274e:	33 7c       	mov	r12,55
80002750:	f0 1f 00 71 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002754:	4f 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002756:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002758:	e0 6b 00 ff 	mov	r11,255
8000275c:	fe 7c 28 00 	mov	r12,-55296
80002760:	f0 1f 00 69 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002764:	30 0b       	mov	r11,0
80002766:	32 9c       	mov	r12,41
80002768:	f0 1f 00 6b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000276c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000276e:	e0 6b 00 ff 	mov	r11,255
80002772:	fe 7c 28 00 	mov	r12,-55296
80002776:	f0 1f 00 64 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000277a:	0f 88       	ld.ub	r8,r7[0x0]
8000277c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002780:	c0 51       	brne	8000278a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002782:	30 19       	mov	r9,1
80002784:	4e 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002786:	b0 89       	st.b	r8[0x0],r9
80002788:	c2 d8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000278a:	30 09       	mov	r9,0
8000278c:	4e 18       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000278e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002790:	30 0b       	mov	r11,0
80002792:	16 9c       	mov	r12,r11
80002794:	f0 1f 00 60 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002798:	4e 08       	lddpc	r8,80002918 <sd_mmc_spi_internal_init+0x28c>
8000279a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000279c:	e0 6b 00 ff 	mov	r11,255
800027a0:	fe 7c 28 00 	mov	r12,-55296
800027a4:	f0 1f 00 58 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800027a8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027aa:	4d c6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
800027ac:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027ae:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027b0:	e0 62 00 ff 	mov	r2,255
800027b4:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800027b8:	36 54       	mov	r4,101
800027ba:	c1 08       	rjmp	800027da <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027bc:	06 9b       	mov	r11,r3
800027be:	06 9c       	mov	r12,r3
800027c0:	f0 1f 00 55 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800027c4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027c6:	04 9b       	mov	r11,r2
800027c8:	02 9c       	mov	r12,r1
800027ca:	f0 1f 00 4f 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800027ce:	2f f7       	sub	r7,-1
800027d0:	5c 87       	casts.h	r7
        if(retry > 100)
800027d2:	e8 07 19 00 	cp.h	r7,r4
800027d6:	e0 80 00 8e 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027da:	0d 88       	ld.ub	r8,r6[0x0]
800027dc:	ea 08 18 00 	cp.b	r8,r5
800027e0:	ce e1       	brne	800027bc <sd_mmc_spi_internal_init+0x130>
800027e2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027e4:	4c b4       	lddpc	r4,80002910 <sd_mmc_spi_internal_init+0x284>
800027e6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800027e8:	0e 93       	mov	r3,r7
800027ea:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800027ec:	4c b6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027ee:	e0 62 00 ff 	mov	r2,255
800027f2:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027f6:	09 88       	ld.ub	r8,r4[0x0]
800027f8:	ea 08 18 00 	cp.b	r8,r5
800027fc:	c1 10       	breq	8000281e <sd_mmc_spi_internal_init+0x192>
800027fe:	c0 63       	brcs	8000280a <sd_mmc_spi_internal_init+0x17e>
80002800:	30 29       	mov	r9,2
80002802:	f2 08 18 00 	cp.b	r8,r9
80002806:	c2 81       	brne	80002856 <sd_mmc_spi_internal_init+0x1ca>
80002808:	c1 98       	rjmp	8000283a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000280a:	06 9b       	mov	r11,r3
8000280c:	30 1c       	mov	r12,1
8000280e:	f0 1f 00 42 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002812:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002814:	04 9b       	mov	r11,r2
80002816:	02 9c       	mov	r12,r1
80002818:	f0 1f 00 3b 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
8000281c:	c1 d8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000281e:	06 9b       	mov	r11,r3
80002820:	00 9c       	mov	r12,r0
80002822:	f0 1f 00 3d 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002826:	06 9b       	mov	r11,r3
80002828:	32 9c       	mov	r12,41
8000282a:	f0 1f 00 3b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000282e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002830:	04 9b       	mov	r11,r2
80002832:	02 9c       	mov	r12,r1
80002834:	f0 1f 00 34 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
80002838:	c0 f8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000283a:	06 9b       	mov	r11,r3
8000283c:	00 9c       	mov	r12,r0
8000283e:	f0 1f 00 36 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002842:	fc 1b 40 00 	movh	r11,0x4000
80002846:	32 9c       	mov	r12,41
80002848:	f0 1f 00 33 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000284c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000284e:	04 9b       	mov	r11,r2
80002850:	02 9c       	mov	r12,r1
80002852:	f0 1f 00 2d 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002856:	2f f7       	sub	r7,-1
80002858:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000285a:	fe 78 c3 50 	mov	r8,-15536
8000285e:	f0 07 19 00 	cp.h	r7,r8
80002862:	c4 80       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002864:	0d 89       	ld.ub	r9,r6[0x0]
80002866:	30 08       	mov	r8,0
80002868:	f0 09 18 00 	cp.b	r9,r8
8000286c:	cc 51       	brne	800027f6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000286e:	4a 98       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002870:	11 89       	ld.ub	r9,r8[0x0]
80002872:	30 28       	mov	r8,2
80002874:	f0 09 18 00 	cp.b	r9,r8
80002878:	c0 a1       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000287a:	f0 1f 00 2a 	mcall	80002920 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000287e:	5b fc       	cp.w	r12,-1
80002880:	c3 90       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002882:	58 1c       	cp.w	r12,1
80002884:	c0 41       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002886:	30 39       	mov	r9,3
80002888:	4a 28       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000288a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000288c:	30 0b       	mov	r11,0
8000288e:	33 bc       	mov	r12,59
80002890:	f0 1f 00 21 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002894:	4a 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002896:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002898:	e0 6b 00 ff 	mov	r11,255
8000289c:	fe 7c 28 00 	mov	r12,-55296
800028a0:	f0 1f 00 19 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800028a4:	e0 6b 02 00 	mov	r11,512
800028a8:	31 0c       	mov	r12,16
800028aa:	f0 1f 00 1b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800028ae:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028b0:	e0 6b 00 ff 	mov	r11,255
800028b4:	fe 7c 28 00 	mov	r12,-55296
800028b8:	f0 1f 00 13 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800028bc:	0f 89       	ld.ub	r9,r7[0x0]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 71       	brne	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800028c6:	49 8c       	lddpc	r12,80002924 <sd_mmc_spi_internal_init+0x298>
800028c8:	f0 1f 00 18 	mcall	80002928 <sd_mmc_spi_internal_init+0x29c>
800028cc:	c1 30       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800028ce:	f0 1f 00 18 	mcall	8000292c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800028d2:	30 19       	mov	r9,1
800028d4:	48 e8       	lddpc	r8,8000290c <sd_mmc_spi_internal_init+0x280>
800028d6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800028d8:	48 7b       	lddpc	r11,800028f4 <sd_mmc_spi_internal_init+0x268>
800028da:	e0 68 1b 00 	mov	r8,6912
800028de:	ea 18 00 b7 	orh	r8,0xb7
800028e2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800028e4:	48 58       	lddpc	r8,800028f8 <sd_mmc_spi_internal_init+0x26c>
800028e6:	70 0a       	ld.w	r10,r8[0x0]
800028e8:	fe 7c 28 00 	mov	r12,-55296
800028ec:	f0 1f 00 04 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>
800028f0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800028f2:	d8 3a       	popm	r0-r7,pc,r12=0
800028f4:	00 00       	add	r0,r0
800028f6:	02 28       	rsub	r8,r1
800028f8:	00 00       	add	r0,r0
800028fa:	02 38       	cp.w	r8,r1
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	2f 3c       	sub	r12,-13
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	2e ca       	sub	r10,-20
80002904:	80 00       	ld.sh	r0,r0[0x0]
80002906:	2f fa       	sub	r10,-1
80002908:	80 00       	ld.sh	r0,r0[0x0]
8000290a:	2f 16       	sub	r6,-15
8000290c:	00 00       	add	r0,r0
8000290e:	02 3c       	cp.w	r12,r1
80002910:	00 00       	add	r0,r0
80002912:	09 5e       	ld.sh	lr,--r4
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 bc       	sub	r12,43
80002918:	00 00       	add	r0,r0
8000291a:	09 70       	ld.ub	r0,--r4
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	24 e0       	sub	r0,78
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	24 54       	sub	r4,69
80002924:	00 00       	add	r0,r0
80002926:	09 60       	ld.uh	r0,--r4
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	25 98       	sub	r8,89
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	20 04       	sub	r4,0

80002930 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002930:	eb cd 40 10 	pushm	r4,lr
80002934:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002938:	48 88       	lddpc	r8,80002958 <sd_mmc_spi_init+0x28>
8000293a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
8000293c:	48 88       	lddpc	r8,8000295c <sd_mmc_spi_init+0x2c>
8000293e:	e8 ea 00 00 	ld.d	r10,r4[0]
80002942:	f0 eb 00 00 	st.d	r8[0],r10
80002946:	e8 ea 00 08 	ld.d	r10,r4[8]
8000294a:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000294e:	f0 1f 00 05 	mcall	80002960 <sd_mmc_spi_init+0x30>
}
80002952:	e3 cd 80 10 	ldm	sp++,r4,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	02 38       	cp.w	r8,r1
8000295c:	00 00       	add	r0,r0
8000295e:	02 28       	rsub	r8,r1
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	26 8c       	sub	r12,104

80002964 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002964:	fe 68 14 00 	mov	r8,-125952
80002968:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000296a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	5e fc       	retal	r12

80002972 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002972:	f8 08 16 05 	lsr	r8,r12,0x5
80002976:	a9 68       	lsl	r8,0x8
80002978:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000297c:	58 1b       	cp.w	r11,1
8000297e:	c0 d0       	breq	80002998 <gpio_enable_module_pin+0x26>
80002980:	c0 63       	brcs	8000298c <gpio_enable_module_pin+0x1a>
80002982:	58 2b       	cp.w	r11,2
80002984:	c1 00       	breq	800029a4 <gpio_enable_module_pin+0x32>
80002986:	58 3b       	cp.w	r11,3
80002988:	c1 40       	breq	800029b0 <gpio_enable_module_pin+0x3e>
8000298a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000298c:	30 19       	mov	r9,1
8000298e:	f2 0c 09 49 	lsl	r9,r9,r12
80002992:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002994:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002996:	c1 28       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002998:	30 19       	mov	r9,1
8000299a:	f2 0c 09 49 	lsl	r9,r9,r12
8000299e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800029a0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029a2:	c0 c8       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029a4:	30 19       	mov	r9,1
800029a6:	f2 0c 09 49 	lsl	r9,r9,r12
800029aa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029ac:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029ae:	c0 68       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029b0:	30 19       	mov	r9,1
800029b2:	f2 0c 09 49 	lsl	r9,r9,r12
800029b6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029b8:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800029ba:	30 19       	mov	r9,1
800029bc:	f2 0c 09 4c 	lsl	r12,r9,r12
800029c0:	91 2c       	st.w	r8[0x8],r12
800029c2:	5e fd       	retal	0

800029c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800029c4:	d4 21       	pushm	r4-r7,lr
800029c6:	18 97       	mov	r7,r12
800029c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029ca:	58 0b       	cp.w	r11,0
800029cc:	c0 31       	brne	800029d2 <gpio_enable_module+0xe>
800029ce:	30 05       	mov	r5,0
800029d0:	c0 d8       	rjmp	800029ea <gpio_enable_module+0x26>
800029d2:	30 06       	mov	r6,0
800029d4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800029d6:	6e 1b       	ld.w	r11,r7[0x4]
800029d8:	6e 0c       	ld.w	r12,r7[0x0]
800029da:	f0 1f 00 06 	mcall	800029f0 <gpio_enable_module+0x2c>
800029de:	18 45       	or	r5,r12
		gpiomap++;
800029e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029e2:	2f f6       	sub	r6,-1
800029e4:	0c 34       	cp.w	r4,r6
800029e6:	fe 9b ff f8 	brhi	800029d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800029ea:	0a 9c       	mov	r12,r5
800029ec:	d8 22       	popm	r4-r7,pc
800029ee:	00 00       	add	r0,r0
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 72       	sub	r2,-105

800029f4 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029f4:	f8 08 16 05 	lsr	r8,r12,0x5
800029f8:	a9 68       	lsl	r8,0x8
800029fa:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
800029fe:	30 19       	mov	r9,1
80002a00:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a04:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002a08:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a0c:	91 1c       	st.w	r8[0x4],r12
}
80002a0e:	5e fc       	retal	r12

80002a10 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a10:	f8 08 16 05 	lsr	r8,r12,0x5
80002a14:	a9 68       	lsl	r8,0x8
80002a16:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002a1a:	30 19       	mov	r9,1
80002a1c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a20:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002a24:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a28:	91 1c       	st.w	r8[0x4],r12
}
80002a2a:	5e fc       	retal	r12

80002a2c <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002a2c:	c0 08       	rjmp	80002a2c <_unhandled_interrupt>
80002a2e:	d7 03       	nop

80002a30 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002a30:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002a34:	49 99       	lddpc	r9,80002a98 <INTC_register_interrupt+0x68>
80002a36:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002a3a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002a3e:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002a40:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002a44:	58 0a       	cp.w	r10,0
80002a46:	c0 91       	brne	80002a58 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a48:	49 59       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a4a:	49 6a       	lddpc	r10,80002aa0 <INTC_register_interrupt+0x70>
80002a4c:	12 1a       	sub	r10,r9
80002a4e:	fe 79 08 00 	mov	r9,-63488
80002a52:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a56:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002a58:	58 1a       	cp.w	r10,1
80002a5a:	c0 a1       	brne	80002a6e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002a5c:	49 09       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a5e:	49 2a       	lddpc	r10,80002aa4 <INTC_register_interrupt+0x74>
80002a60:	12 1a       	sub	r10,r9
80002a62:	bf aa       	sbr	r10,0x1e
80002a64:	fe 79 08 00 	mov	r9,-63488
80002a68:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a6c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002a6e:	58 2a       	cp.w	r10,2
80002a70:	c0 a1       	brne	80002a84 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002a72:	48 b9       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a74:	48 da       	lddpc	r10,80002aa8 <INTC_register_interrupt+0x78>
80002a76:	12 1a       	sub	r10,r9
80002a78:	bf ba       	sbr	r10,0x1f
80002a7a:	fe 79 08 00 	mov	r9,-63488
80002a7e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a82:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002a84:	48 69       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a86:	48 aa       	lddpc	r10,80002aac <INTC_register_interrupt+0x7c>
80002a88:	12 1a       	sub	r10,r9
80002a8a:	ea 1a c0 00 	orh	r10,0xc000
80002a8e:	fe 79 08 00 	mov	r9,-63488
80002a92:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a96:	5e fc       	retal	r12
80002a98:	80 00       	ld.sh	r0,r0[0x0]
80002a9a:	4e 00       	lddpc	r0,80002c18 <pdca_init_channel+0x10>
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	4c 00       	lddpc	r0,80002b9c <pdca_disable_interrupt_reload_counter_zero+0x1c>
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	4d 04       	lddpc	r4,80002be0 <pdca_load_channel+0x10>
80002aa4:	80 00       	ld.sh	r0,r0[0x0]
80002aa6:	4d 12       	lddpc	r2,80002be8 <pdca_load_channel+0x18>
80002aa8:	80 00       	ld.sh	r0,r0[0x0]
80002aaa:	4d 20       	lddpc	r0,80002bf0 <pdca_load_channel+0x20>
80002aac:	80 00       	ld.sh	r0,r0[0x0]
80002aae:	4d 2e       	lddpc	lr,80002bf4 <pdca_load_channel+0x24>

80002ab0 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002ab0:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002ab2:	49 18       	lddpc	r8,80002af4 <INTC_init_interrupts+0x44>
80002ab4:	e3 b8 00 01 	mtsr	0x4,r8
80002ab8:	49 0e       	lddpc	lr,80002af8 <INTC_init_interrupts+0x48>
80002aba:	30 07       	mov	r7,0
80002abc:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002abe:	49 0c       	lddpc	r12,80002afc <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002ac0:	49 05       	lddpc	r5,80002b00 <INTC_init_interrupts+0x50>
80002ac2:	10 15       	sub	r5,r8
80002ac4:	fe 76 08 00 	mov	r6,-63488
80002ac8:	c1 08       	rjmp	80002ae8 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002aca:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002acc:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ace:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002ad0:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002ad4:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ad6:	10 3a       	cp.w	r10,r8
80002ad8:	fe 9b ff fc 	brhi	80002ad0 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002adc:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002ae0:	2f f7       	sub	r7,-1
80002ae2:	2f 8e       	sub	lr,-8
80002ae4:	59 47       	cp.w	r7,20
80002ae6:	c0 50       	breq	80002af0 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ae8:	7c 08       	ld.w	r8,lr[0x0]
80002aea:	58 08       	cp.w	r8,0
80002aec:	ce f1       	brne	80002aca <INTC_init_interrupts+0x1a>
80002aee:	cf 7b       	rjmp	80002adc <INTC_init_interrupts+0x2c>
80002af0:	d8 22       	popm	r4-r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	4c 00       	lddpc	r0,80002bf4 <pdca_load_channel+0x24>
80002af8:	80 00       	ld.sh	r0,r0[0x0]
80002afa:	4e 00       	lddpc	r0,80002c78 <pm_enable_osc0_crystal+0x4>
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	2a 2c       	sub	r12,-94
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	4d 04       	lddpc	r4,80002c40 <pdca_init_channel+0x38>

80002b04 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002b04:	fe 78 08 00 	mov	r8,-63488
80002b08:	e0 69 00 83 	mov	r9,131
80002b0c:	f2 0c 01 0c 	sub	r12,r9,r12
80002b10:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002b14:	f2 ca ff c0 	sub	r10,r9,-64
80002b18:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002b1c:	58 08       	cp.w	r8,0
80002b1e:	c0 21       	brne	80002b22 <_get_interrupt_handler+0x1e>
80002b20:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002b22:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002b26:	48 5a       	lddpc	r10,80002b38 <_get_interrupt_handler+0x34>
80002b28:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002b2c:	f0 08 11 1f 	rsub	r8,r8,31
80002b30:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002b32:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002b36:	5e fc       	retal	r12
80002b38:	80 00       	ld.sh	r0,r0[0x0]
80002b3a:	4e 00       	lddpc	r0,80002cb8 <pm_enable_clk0_no_wait+0x8>

80002b3c <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002b3c:	30 e8       	mov	r8,14
80002b3e:	f0 0c 18 00 	cp.b	r12,r8
80002b42:	e0 88 00 03 	brls	80002b48 <pdca_get_handler+0xc>
80002b46:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002b48:	a7 6c       	lsl	r12,0x6
80002b4a:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002b4e:	5e fc       	retal	r12

80002b50 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002b50:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b52:	f0 1f 00 03 	mcall	80002b5c <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002b56:	30 28       	mov	r8,2
80002b58:	99 58       	st.w	r12[0x14],r8
}
80002b5a:	d8 02       	popm	pc
80002b5c:	80 00       	ld.sh	r0,r0[0x0]
80002b5e:	2b 3c       	sub	r12,-77

80002b60 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002b60:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b62:	f0 1f 00 03 	mcall	80002b6c <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002b66:	30 18       	mov	r8,1
80002b68:	99 58       	st.w	r12[0x14],r8
}
80002b6a:	d8 02       	popm	pc
80002b6c:	80 00       	ld.sh	r0,r0[0x0]
80002b6e:	2b 3c       	sub	r12,-77

80002b70 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002b70:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b72:	f0 1f 00 03 	mcall	80002b7c <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002b76:	30 28       	mov	r8,2
80002b78:	99 88       	st.w	r12[0x20],r8
}
80002b7a:	d8 02       	popm	pc
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	2b 3c       	sub	r12,-77

80002b80 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002b80:	d4 01       	pushm	lr
80002b82:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b84:	f0 1f 00 08 	mcall	80002ba4 <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b88:	e1 b8 00 00 	mfsr	r8,0x0
80002b8c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b8e:	d3 03       	ssrf	0x10

	return flags;
80002b90:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002b92:	30 19       	mov	r9,1
80002b94:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002b96:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b98:	e6 18 00 01 	andh	r8,0x1,COH
80002b9c:	c0 21       	brne	80002ba0 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002b9e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002ba0:	2f fd       	sub	sp,-4
80002ba2:	d8 02       	popm	pc
80002ba4:	80 00       	ld.sh	r0,r0[0x0]
80002ba6:	2b 3c       	sub	r12,-77

80002ba8 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002ba8:	d4 01       	pushm	lr
80002baa:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bac:	f0 1f 00 08 	mcall	80002bcc <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002bb0:	e1 b8 00 00 	mfsr	r8,0x0
80002bb4:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002bb6:	d3 03       	ssrf	0x10

	return flags;
80002bb8:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002bba:	30 29       	mov	r9,2
80002bbc:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002bbe:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002bc0:	e6 18 00 01 	andh	r8,0x1,COH
80002bc4:	c0 21       	brne	80002bc8 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002bc6:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002bc8:	2f fd       	sub	sp,-4
80002bca:	d8 02       	popm	pc
80002bcc:	80 00       	ld.sh	r0,r0[0x0]
80002bce:	2b 3c       	sub	r12,-77

80002bd0 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002bd0:	eb cd 40 c0 	pushm	r6-r7,lr
80002bd4:	20 1d       	sub	sp,4
80002bd6:	16 96       	mov	r6,r11
80002bd8:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bda:	f0 1f 00 0b 	mcall	80002c04 <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002bde:	e1 b8 00 00 	mfsr	r8,0x0
80002be2:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002be4:	d3 03       	ssrf	0x10

	return flags;
80002be6:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002be8:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002bea:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002bec:	e0 69 01 00 	mov	r9,256
80002bf0:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002bf2:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002bf4:	e6 18 00 01 	andh	r8,0x1,COH
80002bf8:	c0 21       	brne	80002bfc <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002bfa:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002bfc:	2f fd       	sub	sp,-4
80002bfe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c02:	00 00       	add	r0,r0
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	2b 3c       	sub	r12,-77

80002c08 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002c08:	eb cd 40 e0 	pushm	r5-r7,lr
80002c0c:	20 1d       	sub	sp,4
80002c0e:	18 95       	mov	r5,r12
80002c10:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c12:	f0 1f 00 13 	mcall	80002c5c <pdca_init_channel+0x54>
80002c16:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002c18:	0a 9c       	mov	r12,r5
80002c1a:	f0 1f 00 12 	mcall	80002c60 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002c1e:	0a 9c       	mov	r12,r5
80002c20:	f0 1f 00 11 	mcall	80002c64 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c24:	e1 b8 00 00 	mfsr	r8,0x0
80002c28:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c2a:	d3 03       	ssrf	0x10

	return flags;
80002c2c:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002c2e:	6c 09       	ld.w	r9,r6[0x0]
80002c30:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002c32:	6c 19       	ld.w	r9,r6[0x4]
80002c34:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002c36:	6c 49       	ld.w	r9,r6[0x10]
80002c38:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002c3a:	6c 29       	ld.w	r9,r6[0x8]
80002c3c:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002c3e:	6c 39       	ld.w	r9,r6[0xc]
80002c40:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002c42:	6c 59       	ld.w	r9,r6[0x14]
80002c44:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002c46:	e0 69 01 00 	mov	r9,256
80002c4a:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002c4c:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c4e:	e6 18 00 01 	andh	r8,0x1,COH
80002c52:	c0 21       	brne	80002c56 <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002c54:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002c56:	2f fd       	sub	sp,-4
80002c58:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002c5c:	80 00       	ld.sh	r0,r0[0x0]
80002c5e:	2b 3c       	sub	r12,-77
80002c60:	80 00       	ld.sh	r0,r0[0x0]
80002c62:	2b a8       	sub	r8,-70
80002c64:	80 00       	ld.sh	r0,r0[0x0]
80002c66:	2b 80       	sub	r0,-72

80002c68 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002c68:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002c6a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002c6e:	99 a8       	st.w	r12[0x28],r8
}
80002c70:	5e fc       	retal	r12
80002c72:	d7 03       	nop

80002c74 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002c74:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002c76:	ec 5b bb 9f 	cp.w	r11,899999
80002c7a:	e0 8b 00 04 	brhi	80002c82 <pm_enable_osc0_crystal+0xe>
80002c7e:	30 4b       	mov	r11,4
80002c80:	c1 38       	rjmp	80002ca6 <pm_enable_osc0_crystal+0x32>
80002c82:	e0 68 c6 bf 	mov	r8,50879
80002c86:	ea 18 00 2d 	orh	r8,0x2d
80002c8a:	10 3b       	cp.w	r11,r8
80002c8c:	e0 8b 00 04 	brhi	80002c94 <pm_enable_osc0_crystal+0x20>
80002c90:	30 5b       	mov	r11,5
80002c92:	c0 a8       	rjmp	80002ca6 <pm_enable_osc0_crystal+0x32>
80002c94:	e0 68 12 00 	mov	r8,4608
80002c98:	ea 18 00 7a 	orh	r8,0x7a
80002c9c:	10 3b       	cp.w	r11,r8
80002c9e:	f9 bb 03 06 	movlo	r11,6
80002ca2:	f9 bb 02 07 	movhs	r11,7
80002ca6:	f0 1f 00 02 	mcall	80002cac <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002caa:	d8 02       	popm	pc
80002cac:	80 00       	ld.sh	r0,r0[0x0]
80002cae:	2c 68       	sub	r8,-58

80002cb0 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002cb0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002cb2:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002cb6:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002cb8:	78 08       	ld.w	r8,r12[0x0]
80002cba:	a3 a8       	sbr	r8,0x2
80002cbc:	99 08       	st.w	r12[0x0],r8
}
80002cbe:	5e fc       	retal	r12

80002cc0 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002cc0:	79 58       	ld.w	r8,r12[0x54]
80002cc2:	e2 18 00 80 	andl	r8,0x80,COH
80002cc6:	cf d0       	breq	80002cc0 <pm_wait_for_clk0_ready>
}
80002cc8:	5e fc       	retal	r12
80002cca:	d7 03       	nop

80002ccc <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002ccc:	eb cd 40 80 	pushm	r7,lr
80002cd0:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002cd2:	f0 1f 00 04 	mcall	80002ce0 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002cd6:	0e 9c       	mov	r12,r7
80002cd8:	f0 1f 00 03 	mcall	80002ce4 <pm_enable_clk0+0x18>
}
80002cdc:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ce0:	80 00       	ld.sh	r0,r0[0x0]
80002ce2:	2c b0       	sub	r0,-53
80002ce4:	80 00       	ld.sh	r0,r0[0x0]
80002ce6:	2c c0       	sub	r0,-52

80002ce8 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002ce8:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002cec:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002cf0:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002cf2:	09 f7       	ld.ub	r7,r4[0x7]
80002cf4:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002cf8:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002cfc:	09 b4       	ld.ub	r4,r4[0x3]
80002cfe:	08 96       	mov	r6,r4
80002d00:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002d04:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002d08:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002d0c:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002d10:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002d14:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002d18:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002d1c:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002d20:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002d22:	79 58       	ld.w	r8,r12[0x54]
80002d24:	e2 18 00 20 	andl	r8,0x20,COH
80002d28:	cf d0       	breq	80002d22 <pm_cksel+0x3a>
}
80002d2a:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002d2e <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002d2e:	eb cd 40 80 	pushm	r7,lr
80002d32:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002d34:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002d36:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002d3a:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002d3e:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002d42:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002d46:	2f 8b       	sub	r11,-8
80002d48:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002d4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002d50 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002d50:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002d52:	2f 8b       	sub	r11,-8
80002d54:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002d58:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002d5c:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002d60:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002d64:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002d68:	d8 02       	popm	pc

80002d6a <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002d6a:	2f 8b       	sub	r11,-8
80002d6c:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002d70:	a1 a8       	sbr	r8,0x0
80002d72:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002d76:	5e fc       	retal	r12

80002d78 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002d78:	79 58       	ld.w	r8,r12[0x54]
80002d7a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002d7e:	cf d0       	breq	80002d78 <pm_wait_for_pll0_locked>
}
80002d80:	5e fc       	retal	r12

80002d82 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002d82:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002d84:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002d88:	99 08       	st.w	r12[0x0],r8
}
80002d8a:	5e fc       	retal	r12

80002d8c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002d8c:	eb cd 40 c0 	pushm	r6-r7,lr
80002d90:	18 97       	mov	r7,r12
80002d92:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002d94:	f0 1f 00 06 	mcall	80002dac <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002d98:	0c 9b       	mov	r11,r6
80002d9a:	0e 9c       	mov	r12,r7
80002d9c:	f0 1f 00 05 	mcall	80002db0 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002da0:	30 1b       	mov	r11,1
80002da2:	0e 9c       	mov	r12,r7
80002da4:	f0 1f 00 04 	mcall	80002db4 <pm_switch_to_osc0+0x28>
}
80002da8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002dac:	80 00       	ld.sh	r0,r0[0x0]
80002dae:	2c 74       	sub	r4,-57
80002db0:	80 00       	ld.sh	r0,r0[0x0]
80002db2:	2c cc       	sub	r12,-52
80002db4:	80 00       	ld.sh	r0,r0[0x0]
80002db6:	2d 82       	sub	r2,-40

80002db8 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002db8:	58 0b       	cp.w	r11,0
80002dba:	c1 90       	breq	80002dec <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002dbc:	58 6c       	cp.w	r12,6
80002dbe:	e0 8b 00 17 	brhi	80002dec <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002dc2:	76 0a       	ld.w	r10,r11[0x0]
80002dc4:	fe 78 30 00 	mov	r8,-53248
80002dc8:	f8 c9 ff f0 	sub	r9,r12,-16
80002dcc:	a5 79       	lsl	r9,0x5
80002dce:	f0 09 00 09 	add	r9,r8,r9
80002dd2:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002dd4:	76 19       	ld.w	r9,r11[0x4]
80002dd6:	a5 7c       	lsl	r12,0x5
80002dd8:	f0 0c 00 0c 	add	r12,r8,r12
80002ddc:	f8 c8 fd fc 	sub	r8,r12,-516
80002de0:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002de2:	76 28       	ld.w	r8,r11[0x8]
80002de4:	f8 cc fd f8 	sub	r12,r12,-520
80002de8:	99 08       	st.w	r12[0x0],r8
80002dea:	5e fd       	retal	0

  return PWM_SUCCESS;
80002dec:	5e ff       	retal	1

80002dee <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002dee:	18 98       	mov	r8,r12
80002df0:	e0 18 ff 80 	andl	r8,0xff80
80002df4:	c0 20       	breq	80002df8 <pwm_start_channels+0xa>
80002df6:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002df8:	fe 78 30 00 	mov	r8,-53248
80002dfc:	91 1c       	st.w	r8[0x4],r12
80002dfe:	5e fd       	retal	0

80002e00 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002e00:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002e04:	58 0c       	cp.w	r12,0
80002e06:	c0 21       	brne	80002e0a <pwm_init+0xa>
80002e08:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002e0a:	e6 18 00 01 	andh	r8,0x1,COH
80002e0e:	c0 91       	brne	80002e20 <pwm_init+0x20>
80002e10:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002e12:	fe 78 30 00 	mov	r8,-53248
80002e16:	37 f9       	mov	r9,127
80002e18:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002e1a:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002e1c:	d5 03       	csrf	0x10
80002e1e:	c0 68       	rjmp	80002e2a <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002e20:	fe 78 30 00 	mov	r8,-53248
80002e24:	37 f9       	mov	r9,127
80002e26:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002e28:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002e2a:	78 08       	ld.w	r8,r12[0x0]
80002e2c:	78 39       	ld.w	r9,r12[0xc]
80002e2e:	a9 69       	lsl	r9,0x8
80002e30:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002e34:	78 18       	ld.w	r8,r12[0x4]
80002e36:	10 49       	or	r9,r8
80002e38:	78 28       	ld.w	r8,r12[0x8]
80002e3a:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002e3e:	fe 78 30 00 	mov	r8,-53248
80002e42:	91 09       	st.w	r8[0x0],r9
80002e44:	5e fd       	retal	0

80002e46 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002e46:	f8 c8 00 01 	sub	r8,r12,1
80002e4a:	f0 0b 00 0b 	add	r11,r8,r11
80002e4e:	f6 0c 0d 0a 	divu	r10,r11,r12
80002e52:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002e54:	f4 c8 00 01 	sub	r8,r10,1
80002e58:	e0 48 00 fe 	cp.w	r8,254
80002e5c:	e0 88 00 03 	brls	80002e62 <getBaudDiv+0x1c>
80002e60:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002e62:	5c 8c       	casts.h	r12
}
80002e64:	5e fc       	retal	r12

80002e66 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002e66:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002e6a:	30 18       	mov	r8,1
80002e6c:	f0 09 18 00 	cp.b	r9,r8
80002e70:	e0 88 00 04 	brls	80002e78 <spi_initMaster+0x12>
80002e74:	30 2c       	mov	r12,2
80002e76:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002e78:	e0 68 00 80 	mov	r8,128
80002e7c:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002e7e:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002e80:	30 19       	mov	r9,1
80002e82:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002e86:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002e8a:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002e8e:	30 09       	mov	r9,0
80002e90:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002e94:	30 fa       	mov	r10,15
80002e96:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002e9a:	99 18       	st.w	r12[0x4],r8
80002e9c:	5e f9       	retal	r9

80002e9e <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002e9e:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002ea0:	30 18       	mov	r8,1
80002ea2:	f0 0b 18 00 	cp.b	r11,r8
80002ea6:	5f be       	srhi	lr
80002ea8:	f0 0a 18 00 	cp.b	r10,r8
80002eac:	5f b8       	srhi	r8
80002eae:	fd e8 10 08 	or	r8,lr,r8
80002eb2:	c0 30       	breq	80002eb8 <spi_selectionMode+0x1a>
80002eb4:	30 2c       	mov	r12,2
80002eb6:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002eb8:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002eba:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002ebe:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002ec2:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002ec6:	99 18       	st.w	r12[0x4],r8
80002ec8:	d8 0a       	popm	pc,r12=0

80002eca <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002eca:	78 18       	ld.w	r8,r12[0x4]
80002ecc:	ea 18 00 0f 	orh	r8,0xf
80002ed0:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002ed2:	78 18       	ld.w	r8,r12[0x4]
80002ed4:	e2 18 00 04 	andl	r8,0x4,COH
80002ed8:	c0 f0       	breq	80002ef6 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002eda:	30 e8       	mov	r8,14
80002edc:	f0 0b 18 00 	cp.b	r11,r8
80002ee0:	e0 8b 00 19 	brhi	80002f12 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002ee4:	78 18       	ld.w	r8,r12[0x4]
80002ee6:	b1 6b       	lsl	r11,0x10
80002ee8:	ea 1b ff f0 	orh	r11,0xfff0
80002eec:	e8 1b ff ff 	orl	r11,0xffff
80002ef0:	10 6b       	and	r11,r8
80002ef2:	99 1b       	st.w	r12[0x4],r11
80002ef4:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002ef6:	30 38       	mov	r8,3
80002ef8:	f0 0b 18 00 	cp.b	r11,r8
80002efc:	e0 8b 00 0b 	brhi	80002f12 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002f00:	78 18       	ld.w	r8,r12[0x4]
80002f02:	2f 0b       	sub	r11,-16
80002f04:	30 19       	mov	r9,1
80002f06:	f2 0b 09 4b 	lsl	r11,r9,r11
80002f0a:	5c db       	com	r11
80002f0c:	10 6b       	and	r11,r8
80002f0e:	99 1b       	st.w	r12[0x4],r11
80002f10:	5e fd       	retal	0
80002f12:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002f14:	5e fc       	retal	r12

80002f16 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002f16:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002f1a:	c0 58       	rjmp	80002f24 <spi_unselectChip+0xe>
		if (!timeout--) {
80002f1c:	58 08       	cp.w	r8,0
80002f1e:	c0 21       	brne	80002f22 <spi_unselectChip+0xc>
80002f20:	5e ff       	retal	1
80002f22:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002f24:	78 49       	ld.w	r9,r12[0x10]
80002f26:	e2 19 02 00 	andl	r9,0x200,COH
80002f2a:	cf 90       	breq	80002f1c <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002f2c:	78 18       	ld.w	r8,r12[0x4]
80002f2e:	ea 18 00 0f 	orh	r8,0xf
80002f32:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002f34:	fc 18 01 00 	movh	r8,0x100
80002f38:	99 08       	st.w	r12[0x0],r8
80002f3a:	5e fd       	retal	0

80002f3c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002f3c:	eb cd 40 f8 	pushm	r3-r7,lr
80002f40:	18 95       	mov	r5,r12
80002f42:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f44:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002f48:	30 38       	mov	r8,3
80002f4a:	f0 06 18 00 	cp.b	r6,r8
80002f4e:	e0 8b 00 4d 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002f52:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f56:	30 18       	mov	r8,1
80002f58:	f0 04 18 00 	cp.b	r4,r8
80002f5c:	e0 8b 00 46 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002f60:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f64:	30 78       	mov	r8,7
80002f66:	f0 03 18 00 	cp.b	r3,r8
80002f6a:	e0 88 00 3f 	brls	80002fe8 <spi_setupChipReg+0xac>
80002f6e:	31 08       	mov	r8,16
80002f70:	f0 03 18 00 	cp.b	r3,r8
80002f74:	e0 8b 00 3a 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002f78:	14 9b       	mov	r11,r10
80002f7a:	6e 1c       	ld.w	r12,r7[0x4]
80002f7c:	f0 1f 00 1d 	mcall	80002ff0 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002f80:	c3 45       	brlt	80002fe8 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002f82:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002f84:	ec 09 16 01 	lsr	r9,r6,0x1
80002f88:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002f8c:	ec 16 00 01 	eorl	r6,0x1
80002f90:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002f94:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002f98:	20 83       	sub	r3,8
80002f9a:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002f9e:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002fa2:	ef 39 00 09 	ld.ub	r9,r7[9]
80002fa6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002faa:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002fae:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002fb2:	0f 89       	ld.ub	r9,r7[0x0]
80002fb4:	30 1a       	mov	r10,1
80002fb6:	f4 09 18 00 	cp.b	r9,r10
80002fba:	c0 e0       	breq	80002fd6 <spi_setupChipReg+0x9a>
80002fbc:	c0 a3       	brcs	80002fd0 <spi_setupChipReg+0x94>
80002fbe:	30 2a       	mov	r10,2
80002fc0:	f4 09 18 00 	cp.b	r9,r10
80002fc4:	c0 c0       	breq	80002fdc <spi_setupChipReg+0xa0>
80002fc6:	30 3a       	mov	r10,3
80002fc8:	f4 09 18 00 	cp.b	r9,r10
80002fcc:	c0 e1       	brne	80002fe8 <spi_setupChipReg+0xac>
80002fce:	c0 a8       	rjmp	80002fe2 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002fd0:	8b c8       	st.w	r5[0x30],r8
80002fd2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002fd6:	8b d8       	st.w	r5[0x34],r8
80002fd8:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002fdc:	8b e8       	st.w	r5[0x38],r8
80002fde:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002fe2:	8b f8       	st.w	r5[0x3c],r8
80002fe4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002fe8:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002fea:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002fee:	00 00       	add	r0,r0
80002ff0:	80 00       	ld.sh	r0,r0[0x0]
80002ff2:	2e 46       	sub	r6,-28

80002ff4 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002ff4:	30 18       	mov	r8,1
80002ff6:	99 08       	st.w	r12[0x0],r8
}
80002ff8:	5e fc       	retal	r12

80002ffa <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002ffa:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002ffe:	c0 58       	rjmp	80003008 <spi_write+0xe>
		if (!timeout--) {
80003000:	58 08       	cp.w	r8,0
80003002:	c0 21       	brne	80003006 <spi_write+0xc>
80003004:	5e ff       	retal	1
80003006:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003008:	78 49       	ld.w	r9,r12[0x10]
8000300a:	e2 19 00 02 	andl	r9,0x2,COH
8000300e:	cf 90       	breq	80003000 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003010:	5c 7b       	castu.h	r11
80003012:	99 3b       	st.w	r12[0xc],r11
80003014:	5e fd       	retal	0

80003016 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003016:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000301a:	c0 58       	rjmp	80003024 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
8000301c:	58 08       	cp.w	r8,0
8000301e:	c0 21       	brne	80003022 <spi_read+0xc>
80003020:	5e ff       	retal	1
80003022:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003024:	78 49       	ld.w	r9,r12[0x10]
80003026:	e2 19 02 01 	andl	r9,0x201,COH
8000302a:	e0 49 02 01 	cp.w	r9,513
8000302e:	cf 71       	brne	8000301c <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003030:	78 28       	ld.w	r8,r12[0x8]
80003032:	b6 08       	st.h	r11[0x0],r8
80003034:	5e fd       	retal	0

80003036 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80003036:	76 09       	ld.w	r9,r11[0x0]
80003038:	58 29       	cp.w	r9,2
8000303a:	e0 88 00 03 	brls	80003040 <tc_init_waveform+0xa>
8000303e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003040:	76 18       	ld.w	r8,r11[0x4]
80003042:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80003046:	af ba       	sbr	r10,0xf
80003048:	10 9b       	mov	r11,r8
8000304a:	e6 1b c0 00 	andh	r11,0xc000,COH
8000304e:	16 4a       	or	r10,r11
80003050:	10 9b       	mov	r11,r8
80003052:	e6 1b 30 00 	andh	r11,0x3000,COH
80003056:	16 4a       	or	r10,r11
80003058:	10 9b       	mov	r11,r8
8000305a:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000305e:	16 4a       	or	r10,r11
80003060:	10 9b       	mov	r11,r8
80003062:	e6 1b 03 00 	andh	r11,0x300,COH
80003066:	16 4a       	or	r10,r11
80003068:	10 9b       	mov	r11,r8
8000306a:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000306e:	16 4a       	or	r10,r11
80003070:	10 9b       	mov	r11,r8
80003072:	e6 1b 00 30 	andh	r11,0x30,COH
80003076:	16 4a       	or	r10,r11
80003078:	10 9b       	mov	r11,r8
8000307a:	e6 1b 00 0c 	andh	r11,0xc,COH
8000307e:	16 4a       	or	r10,r11
80003080:	10 9b       	mov	r11,r8
80003082:	e6 1b 00 03 	andh	r11,0x3,COH
80003086:	16 4a       	or	r10,r11
80003088:	10 9b       	mov	r11,r8
8000308a:	e2 1b 60 00 	andl	r11,0x6000,COH
8000308e:	16 4a       	or	r10,r11
80003090:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80003094:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80003098:	10 9b       	mov	r11,r8
8000309a:	e2 1b 0c 00 	andl	r11,0xc00,COH
8000309e:	16 4a       	or	r10,r11
800030a0:	10 9b       	mov	r11,r8
800030a2:	e2 1b 03 00 	andl	r11,0x300,COH
800030a6:	16 4a       	or	r10,r11
800030a8:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800030ac:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800030b0:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800030b4:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800030b8:	10 9b       	mov	r11,r8
800030ba:	e2 1b 00 30 	andl	r11,0x30,COH
800030be:	16 4a       	or	r10,r11
800030c0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800030c4:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800030c8:	a5 69       	lsl	r9,0x4
800030ca:	2f f9       	sub	r9,-1
800030cc:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800030d0:	5e fd       	retal	0

800030d2 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800030d2:	58 2b       	cp.w	r11,2
800030d4:	e0 88 00 03 	brls	800030da <tc_start+0x8>
800030d8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800030da:	a7 6b       	lsl	r11,0x6
800030dc:	16 0c       	add	r12,r11
800030de:	30 58       	mov	r8,5
800030e0:	99 08       	st.w	r12[0x0],r8
800030e2:	5e fd       	retal	0

800030e4 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800030e4:	58 2b       	cp.w	r11,2
800030e6:	e0 88 00 03 	brls	800030ec <tc_stop+0x8>
800030ea:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
800030ec:	a7 6b       	lsl	r11,0x6
800030ee:	16 0c       	add	r12,r11
800030f0:	30 28       	mov	r8,2
800030f2:	99 08       	st.w	r12[0x0],r8
800030f4:	5e fd       	retal	0

800030f6 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800030f6:	58 2b       	cp.w	r11,2
800030f8:	e0 88 00 03 	brls	800030fe <tc_write_rc+0x8>
800030fc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800030fe:	f6 08 15 04 	lsl	r8,r11,0x4
80003102:	2f f8       	sub	r8,-1
80003104:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003108:	e2 18 80 00 	andl	r8,0x8000,COH
8000310c:	c0 c0       	breq	80003124 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
8000310e:	a7 6b       	lsl	r11,0x6
80003110:	16 0c       	add	r12,r11
80003112:	2e 4c       	sub	r12,-28
80003114:	78 08       	ld.w	r8,r12[0x0]
80003116:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000311a:	e0 18 00 00 	andl	r8,0x0
8000311e:	f3 e8 10 08 	or	r8,r9,r8
80003122:	99 08       	st.w	r12[0x0],r8

  return value;
80003124:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003128:	5e fc       	retal	r12

8000312a <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
8000312a:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000312e:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003132:	58 2b       	cp.w	r11,2
80003134:	e0 88 00 04 	brls	8000313c <tc_configure_interrupts+0x12>
80003138:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000313c:	ee 19 00 01 	eorh	r9,0x1
80003140:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003144:	74 08       	ld.w	r8,r10[0x0]
80003146:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000314a:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
8000314e:	a7 6e       	lsl	lr,0x6
80003150:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003154:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80003158:	0e 4e       	or	lr,r7
8000315a:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
8000315e:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003162:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80003166:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000316a:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
8000316e:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003172:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80003176:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000317a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000317e:	fd e8 10 18 	or	r8,lr,r8<<0x1
80003182:	f6 0e 15 06 	lsl	lr,r11,0x6
80003186:	f8 0e 00 0e 	add	lr,r12,lr
8000318a:	2d ce       	sub	lr,-36
8000318c:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000318e:	58 09       	cp.w	r9,0
80003190:	c0 20       	breq	80003194 <tc_configure_interrupts+0x6a>
80003192:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003194:	74 08       	ld.w	r8,r10[0x0]
80003196:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000319a:	e0 65 00 80 	mov	r5,128
8000319e:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800031a2:	74 08       	ld.w	r8,r10[0x0]
800031a4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800031a8:	f9 b4 00 40 	moveq	r4,64
800031ac:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800031b0:	74 08       	ld.w	r8,r10[0x0]
800031b2:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800031b6:	f9 b3 00 20 	moveq	r3,32
800031ba:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800031be:	74 08       	ld.w	r8,r10[0x0]
800031c0:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800031c4:	f9 b2 00 10 	moveq	r2,16
800031c8:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800031cc:	74 08       	ld.w	r8,r10[0x0]
800031ce:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800031d2:	f9 b6 00 08 	moveq	r6,8
800031d6:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800031da:	74 08       	ld.w	r8,r10[0x0]
800031dc:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800031e0:	f9 b7 00 04 	moveq	r7,4
800031e4:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800031e8:	74 08       	ld.w	r8,r10[0x0]
800031ea:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800031ee:	f9 be 00 02 	moveq	lr,2
800031f2:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800031f6:	74 08       	ld.w	r8,r10[0x0]
800031f8:	ec 18 00 01 	eorl	r8,0x1
800031fc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003200:	eb e8 10 08 	or	r8,r5,r8
80003204:	08 48       	or	r8,r4
80003206:	06 48       	or	r8,r3
80003208:	04 48       	or	r8,r2
8000320a:	0c 48       	or	r8,r6
8000320c:	0e 48       	or	r8,r7
8000320e:	1c 48       	or	r8,lr
80003210:	f6 0a 15 06 	lsl	r10,r11,0x6
80003214:	f8 0a 00 0a 	add	r10,r12,r10
80003218:	2d 8a       	sub	r10,-40
8000321a:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
8000321c:	a7 6b       	lsl	r11,0x6
8000321e:	2e 0b       	sub	r11,-32
80003220:	16 0c       	add	r12,r11
80003222:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003224:	58 09       	cp.w	r9,0
80003226:	c0 31       	brne	8000322c <tc_configure_interrupts+0x102>
80003228:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000322c:	d5 03       	csrf	0x10
8000322e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003232:	d7 03       	nop

80003234 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80003234:	4a 78       	lddpc	r8,800032d0 <twi_master_interrupt_handler+0x9c>
80003236:	70 08       	ld.w	r8,r8[0x0]
80003238:	70 89       	ld.w	r9,r8[0x20]
8000323a:	4a 7a       	lddpc	r10,800032d4 <twi_master_interrupt_handler+0xa0>
8000323c:	74 0a       	ld.w	r10,r10[0x0]
8000323e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80003242:	12 9a       	mov	r10,r9
80003244:	e2 1a 01 00 	andl	r10,0x100,COH
80003248:	c3 91       	brne	800032ba <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
8000324a:	12 9a       	mov	r10,r9
8000324c:	e2 1a 00 02 	andl	r10,0x2,COH
80003250:	c1 70       	breq	8000327e <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80003252:	4a 29       	lddpc	r9,800032d8 <twi_master_interrupt_handler+0xa4>
80003254:	72 0a       	ld.w	r10,r9[0x0]
80003256:	70 cb       	ld.w	r11,r8[0x30]
80003258:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
8000325a:	72 0a       	ld.w	r10,r9[0x0]
8000325c:	2f fa       	sub	r10,-1
8000325e:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80003260:	49 f9       	lddpc	r9,800032dc <twi_master_interrupt_handler+0xa8>
80003262:	72 0a       	ld.w	r10,r9[0x0]
80003264:	20 1a       	sub	r10,1
80003266:	93 0a       	st.w	r9[0x0],r10
80003268:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000326a:	58 19       	cp.w	r9,1
8000326c:	f9 b9 00 02 	moveq	r9,2
80003270:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80003274:	49 a9       	lddpc	r9,800032dc <twi_master_interrupt_handler+0xa8>
80003276:	72 09       	ld.w	r9,r9[0x0]
80003278:	58 09       	cp.w	r9,0
8000327a:	c2 30       	breq	800032c0 <twi_master_interrupt_handler+0x8c>
8000327c:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
8000327e:	12 9a       	mov	r10,r9
80003280:	e2 1a 00 04 	andl	r10,0x4,COH
80003284:	c1 70       	breq	800032b2 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
80003286:	49 79       	lddpc	r9,800032e0 <twi_master_interrupt_handler+0xac>
80003288:	72 0a       	ld.w	r10,r9[0x0]
8000328a:	20 1a       	sub	r10,1
8000328c:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
8000328e:	72 09       	ld.w	r9,r9[0x0]
80003290:	58 09       	cp.w	r9,0
80003292:	e0 89 00 0a 	brgt	800032a6 <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
80003296:	49 09       	lddpc	r9,800032d4 <twi_master_interrupt_handler+0xa0>
80003298:	30 1a       	mov	r10,1
8000329a:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
8000329c:	3f fa       	mov	r10,-1
8000329e:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
800032a0:	72 09       	ld.w	r9,r9[0x0]
800032a2:	91 99       	st.w	r8[0x24],r9
800032a4:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
800032a6:	49 0a       	lddpc	r10,800032e4 <twi_master_interrupt_handler+0xb0>
800032a8:	74 09       	ld.w	r9,r10[0x0]
800032aa:	13 3b       	ld.ub	r11,r9++
800032ac:	91 db       	st.w	r8[0x34],r11
800032ae:	95 09       	st.w	r10[0x0],r9
800032b0:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
800032b2:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800032b6:	c0 51       	brne	800032c0 <twi_master_interrupt_handler+0x8c>
800032b8:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
800032ba:	30 1a       	mov	r10,1
800032bc:	48 b9       	lddpc	r9,800032e8 <twi_master_interrupt_handler+0xb4>
800032be:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
800032c0:	3f f9       	mov	r9,-1
800032c2:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
800032c4:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
800032c6:	30 09       	mov	r9,0
800032c8:	48 98       	lddpc	r8,800032ec <twi_master_interrupt_handler+0xb8>
800032ca:	b0 89       	st.b	r8[0x0],r9
800032cc:	d6 03       	rete
800032ce:	00 00       	add	r0,r0
800032d0:	00 00       	add	r0,r0
800032d2:	03 24       	ld.uh	r4,r1++
800032d4:	00 00       	add	r0,r0
800032d6:	03 20       	ld.uh	r0,r1++
800032d8:	00 00       	add	r0,r0
800032da:	03 30       	ld.ub	r0,r1++
800032dc:	00 00       	add	r0,r0
800032de:	03 2c       	ld.uh	r12,r1++
800032e0:	00 00       	add	r0,r0
800032e2:	03 1c       	ld.sh	r12,r1++
800032e4:	00 00       	add	r0,r0
800032e6:	03 28       	ld.uh	r8,r1++
800032e8:	00 00       	add	r0,r0
800032ea:	03 19       	ld.sh	r9,r1++
800032ec:	00 00       	add	r0,r0
800032ee:	03 18       	ld.sh	r8,r1++

800032f0 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
800032f0:	eb cd 40 e0 	pushm	r5-r7,lr
800032f4:	20 1d       	sub	sp,4
800032f6:	18 97       	mov	r7,r12
800032f8:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
800032fa:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
800032fe:	4a 19       	lddpc	r9,80003380 <twi_master_init+0x90>
80003300:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
80003302:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80003304:	3f f9       	mov	r9,-1
80003306:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80003308:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
8000330a:	e0 69 00 80 	mov	r9,128
8000330e:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003310:	e6 18 00 01 	andh	r8,0x1,COH
80003314:	c0 21       	brne	80003318 <twi_master_init+0x28>
      cpu_irq_enable();
80003316:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
80003318:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000331a:	e1 b8 00 00 	mfsr	r8,0x0
8000331e:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80003320:	d3 03       	ssrf	0x10

	return flags;
80003322:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80003324:	30 3a       	mov	r10,3
80003326:	e0 6b 01 60 	mov	r11,352
8000332a:	49 7c       	lddpc	r12,80003384 <twi_master_init+0x94>
8000332c:	f0 1f 00 17 	mcall	80003388 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003330:	e6 16 00 01 	andh	r6,0x1,COH
80003334:	c0 21       	brne	80003338 <twi_master_init+0x48>
      cpu_irq_enable();
80003336:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80003338:	6a 19       	ld.w	r9,r5[0x4]
8000333a:	a1 79       	lsl	r9,0x1
8000333c:	6a 08       	ld.w	r8,r5[0x0]
8000333e:	f0 09 0d 08 	divu	r8,r8,r9
80003342:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003344:	e0 48 00 ff 	cp.w	r8,255
80003348:	e0 8b 00 04 	brhi	80003350 <twi_master_init+0x60>
8000334c:	30 09       	mov	r9,0
8000334e:	c0 f8       	rjmp	8000336c <twi_master_init+0x7c>
80003350:	30 09       	mov	r9,0
80003352:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
80003354:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
80003356:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003358:	e0 48 00 ff 	cp.w	r8,255
8000335c:	5f bb       	srhi	r11
8000335e:	58 69       	cp.w	r9,6
80003360:	5f 8a       	srls	r10
80003362:	f7 ea 00 0a 	and	r10,r11,r10
80003366:	f8 0a 18 00 	cp.b	r10,r12
8000336a:	cf 51       	brne	80003354 <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
8000336c:	b1 69       	lsl	r9,0x10
8000336e:	f3 e8 10 89 	or	r9,r9,r8<<0x8
80003372:	f3 e8 10 08 	or	r8,r9,r8
80003376:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
80003378:	2f fd       	sub	sp,-4
8000337a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000337e:	00 00       	add	r0,r0
80003380:	00 00       	add	r0,r0
80003382:	03 24       	ld.uh	r4,r1++
80003384:	80 00       	ld.sh	r0,r0[0x0]
80003386:	32 34       	mov	r4,35
80003388:	80 00       	ld.sh	r0,r0[0x0]
8000338a:	2a 30       	sub	r0,-93

8000338c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000338c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003390:	fe c0 e7 90 	sub	r0,pc,-6256

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003394:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003398:	d5 53       	csrf	0x15
  cp      r0, r1
8000339a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
8000339c:	e0 61 02 20 	mov	r1,544
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
800033a0:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
800033a2:	c0 72       	brcc	800033b0 <idata_load_loop_end>
  cp      r0, r1
800033a4:	fe c2 e4 24 	sub	r2,pc,-7132

800033a8 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800033a8:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
800033aa:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800033ac:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800033ae:	cf d3       	brcs	800033a8 <idata_load_loop>

800033b0 <idata_load_loop_end>:
  mov     r2, 0
800033b0:	e0 60 02 20 	mov	r0,544
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800033b4:	e0 61 18 30 	mov	r1,6192
  cp      r0, r1
  brlo    udata_clear_loop
800033b8:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800033ba:	c0 62       	brcc	800033c6 <udata_clear_loop_end>
800033bc:	30 02       	mov	r2,0
800033be:	30 03       	mov	r3,0

800033c0 <udata_clear_loop>:
800033c0:	a1 22       	st.d	r0++,r2
800033c2:	02 30       	cp.w	r0,r1
800033c4:	cf e3       	brcs	800033c0 <udata_clear_loop>

800033c6 <udata_clear_loop_end>:
800033c6:	fe cf ea 7e 	sub	pc,pc,-5506
800033ca:	d7 03       	nop

800033cc <_setOutput>:
 * Channel B corresponds to the left speaker 
 *
 * Created 06.11.17 MLN
 * Last modified 08.11.17 MLN
 */
void _setOutput (uint16_t inputA, uint16_t inputB){
800033cc:	d4 01       	pushm	lr
	// Output is masked to only affect PB0-9 in case of input error
	static uint16_t output;
	output = inputA & AUDIOOUTPUTMASK;
	
	// Writing value to input
	AVR32_GPIO.port[1].ovrs = (AUDIOOUTPUTMASK & output);
800033ce:	f9 dc c0 0a 	bfextu	r12,r12,0x0,0xa
800033d2:	f3 dc c0 0a 	bfextu	r9,r12,0x0,0xa
800033d6:	fe 78 10 00 	mov	r8,-61440
800033da:	f1 49 01 54 	st.w	r8[340],r9
	AVR32_GPIO.port[1].ovrc = (AUDIOOUTPUTMASK & ~(output));
800033de:	5c dc       	com	r12
800033e0:	f9 dc c0 0a 	bfextu	r12,r12,0x0,0xa
800033e4:	f1 4c 01 58 	st.w	r8[344],r12
	
	// Computing next value
	output = inputB & AUDIOOUTPUTMASK;
800033e8:	f7 db c0 0a 	bfextu	r11,r11,0x0,0xa
800033ec:	49 59       	lddpc	r9,80003440 <_setOutput+0x74>
800033ee:	b2 0b       	st.h	r9[0x0],r11
	
	
	
	// Selecting chip and channel A
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_CS_PIN & 0x1F);
800033f0:	e0 6a 10 00 	mov	r10,4096
800033f4:	f1 4a 01 58 	st.w	r8[344],r10
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_A0_PIN & 0x1F);
800033f8:	e0 6c 08 00 	mov	r12,2048
800033fc:	f1 4c 01 54 	st.w	r8[340],r12
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
80003400:	e0 69 20 00 	mov	r9,8192
80003404:	f1 49 01 58 	st.w	r8[344],r9
	
	// Writing data
	
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
80003408:	f1 49 01 54 	st.w	r8[340],r9
	
	
	// Writing B value to input
	AVR32_GPIO.port[1].ovrs = (AUDIOOUTPUTMASK & output);
8000340c:	5c 7b       	castu.h	r11
8000340e:	fd db c0 0a 	bfextu	lr,r11,0x0,0xa
80003412:	f1 4e 01 54 	st.w	r8[340],lr
	AVR32_GPIO.port[1].ovrc = (AUDIOOUTPUTMASK & ~(output));
80003416:	5c db       	com	r11
80003418:	f7 db c0 0a 	bfextu	r11,r11,0x0,0xa
8000341c:	f1 4b 01 58 	st.w	r8[344],r11
	
	// Selecting channel B
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_A0_PIN & 0x1F);
80003420:	f1 4c 01 58 	st.w	r8[344],r12
	
	// Writing data
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_WR_PIN & 0x1F);
80003424:	f1 49 01 58 	st.w	r8[344],r9
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_WR_PIN & 0x1F);
80003428:	f1 49 01 54 	st.w	r8[340],r9
	
	
	// Transferring input from buffer to output
	AVR32_GPIO.port[1].ovrc = 1 << (DAC_LDAC_PIN & 0x1F);
8000342c:	e0 69 40 00 	mov	r9,16384
80003430:	f1 49 01 58 	st.w	r8[344],r9
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_LDAC_PIN & 0x1F);
80003434:	f1 49 01 54 	st.w	r8[340],r9
	
	// De-selecting chip
	AVR32_GPIO.port[1].ovrs = 1 << (DAC_CS_PIN & 0x1F);
80003438:	f1 4a 01 54 	st.w	r8[340],r10
}
8000343c:	d8 02       	popm	pc
8000343e:	00 00       	add	r0,r0
80003440:	00 00       	add	r0,r0
80003442:	03 38       	ld.ub	r8,r1++

80003444 <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t _fileVerification(){
80003444:	d4 21       	pushm	r4-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
80003446:	4f 08       	lddpc	r8,80003604 <_fileVerification+0x1c0>
80003448:	f1 39 00 08 	ld.ub	r9,r8[8]
8000344c:	35 78       	mov	r8,87
8000344e:	f0 09 18 00 	cp.b	r9,r8
80003452:	e0 81 00 d4 	brne	800035fa <_fileVerification+0x1b6>
80003456:	4e c8       	lddpc	r8,80003604 <_fileVerification+0x1c0>
80003458:	f1 39 00 09 	ld.ub	r9,r8[9]
8000345c:	34 18       	mov	r8,65
8000345e:	f0 09 18 00 	cp.b	r9,r8
80003462:	e0 81 00 cc 	brne	800035fa <_fileVerification+0x1b6>
80003466:	4e 88       	lddpc	r8,80003604 <_fileVerification+0x1c0>
80003468:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000346c:	35 68       	mov	r8,86
8000346e:	f0 09 18 00 	cp.b	r9,r8
80003472:	e0 81 00 c4 	brne	800035fa <_fileVerification+0x1b6>
80003476:	4e 48       	lddpc	r8,80003604 <_fileVerification+0x1c0>
80003478:	f1 39 00 0b 	ld.ub	r9,r8[11]
8000347c:	34 58       	mov	r8,69
8000347e:	f0 09 18 00 	cp.b	r9,r8
80003482:	e0 81 00 bc 	brne	800035fa <_fileVerification+0x1b6>
80003486:	4e 0b       	lddpc	r11,80003604 <_fileVerification+0x1c0>
80003488:	2f 7b       	sub	r11,-9
8000348a:	30 88       	mov	r8,8
8000348c:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000348e:	4d e9       	lddpc	r9,80003604 <_fileVerification+0x1c0>
80003490:	36 de       	mov	lr,109
80003492:	37 47       	mov	r7,116
80003494:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003496:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000349a:	36 64       	mov	r4,102
8000349c:	c0 e8       	rjmp	800034b8 <_fileVerification+0x74>
		headerIndex++;
8000349e:	2f fa       	sub	r10,-1
800034a0:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
800034a2:	ea 0a 19 00 	cp.h	r10,r5
800034a6:	c0 31       	brne	800034ac <_fileVerification+0x68>
800034a8:	30 6c       	mov	r12,6
800034aa:	d8 22       	popm	r4-r7,pc
800034ac:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
800034b0:	17 3c       	ld.ub	r12,r11++
800034b2:	e8 0c 18 00 	cp.b	r12,r4
800034b6:	c1 30       	breq	800034dc <_fileVerification+0x98>
800034b8:	f2 08 00 0c 	add	r12,r9,r8
800034bc:	19 9c       	ld.ub	r12,r12[0x1]
800034be:	fc 0c 18 00 	cp.b	r12,lr
800034c2:	c0 d0       	breq	800034dc <_fileVerification+0x98>
800034c4:	f2 08 00 0c 	add	r12,r9,r8
800034c8:	19 ac       	ld.ub	r12,r12[0x2]
800034ca:	ee 0c 18 00 	cp.b	r12,r7
800034ce:	c0 70       	breq	800034dc <_fileVerification+0x98>
800034d0:	f2 08 00 08 	add	r8,r9,r8
800034d4:	11 b8       	ld.ub	r8,r8[0x3]
800034d6:	ec 08 18 00 	cp.b	r8,r6
800034da:	ce 21       	brne	8000349e <_fileVerification+0x5a>
		}
	}
	// Jumps to Subchunk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
800034dc:	2f 8a       	sub	r10,-8
800034de:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 0] != 1) {
800034e0:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
800034e4:	4c 89       	lddpc	r9,80003604 <_fileVerification+0x1c0>
800034e6:	f2 08 07 09 	ld.ub	r9,r9[r8]
800034ea:	30 18       	mov	r8,1
800034ec:	f0 09 18 00 	cp.b	r9,r8
800034f0:	c0 30       	breq	800034f6 <_fileVerification+0xb2>
800034f2:	30 5c       	mov	r12,5
800034f4:	d8 22       	popm	r4-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
800034f6:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 0];
800034fa:	4c 38       	lddpc	r8,80003604 <_fileVerification+0x1c0>
800034fc:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
80003500:	f0 0a 07 05 	ld.ub	r5,r8[r10]
80003504:	4c 1a       	lddpc	r10,80003608 <_fileVerification+0x1c4>
80003506:	b4 85       	st.b	r10[0x0],r5
	
	// Jumps to SampleRate block
	headerIndex += 2;
80003508:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex + 3] << 24) |
8000350c:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 0];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
80003510:	f0 0c 00 09 	add	r9,r8,r12
80003514:	13 b7       	ld.ub	r7,r9[0x3]
80003516:	13 ae       	ld.ub	lr,r9[0x2]
80003518:	b1 6e       	lsl	lr,0x10
8000351a:	fd e7 11 8e 	or	lr,lr,r7<<0x18
8000351e:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80003522:	fd ec 10 0c 	or	r12,lr,r12
80003526:	13 94       	ld.ub	r4,r9[0x1]
80003528:	f9 e4 10 84 	or	r4,r12,r4<<0x8
8000352c:	95 14       	st.w	r10[0x4],r4
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
8000352e:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex + 1] << 8) |
80003532:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
80003536:	f0 0b 00 0c 	add	r12,r8,r11
8000353a:	19 9c       	ld.ub	r12,r12[0x1]
8000353c:	f0 0b 07 0b 	ld.ub	r11,r8[r11]
80003540:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003544:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
80003546:	2f e9       	sub	r9,-2
80003548:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex + 1] << 8) |
8000354a:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 0])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
8000354e:	f0 0b 00 0c 	add	r12,r8,r11
80003552:	19 9c       	ld.ub	r12,r12[0x1]
80003554:	f0 0b 07 08 	ld.ub	r8,r8[r11]
80003558:	f1 ec 10 88 	or	r8,r8,r12<<0x8
8000355c:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000355e:	4a aa       	lddpc	r10,80003604 <_fileVerification+0x1c0>
80003560:	36 4e       	mov	lr,100
80003562:	36 1b       	mov	r11,97
80003564:	37 47       	mov	r7,116
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003566:	e0 66 02 00 	mov	r6,512
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000356a:	c0 98       	rjmp	8000357c <_fileVerification+0x138>
		headerIndex++;
8000356c:	2f f9       	sub	r9,-1
8000356e:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
80003570:	ec 09 19 00 	cp.h	r9,r6
80003574:	e0 88 00 04 	brls	8000357c <_fileVerification+0x138>
80003578:	30 7c       	mov	r12,7
8000357a:	d8 22       	popm	r4-r7,pc
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'd' && wavData1[headerIndex + 1] != 'a' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != 'a') {
8000357c:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80003580:	f4 08 07 0c 	ld.ub	r12,r10[r8]
80003584:	fc 0c 18 00 	cp.b	r12,lr
80003588:	c1 30       	breq	800035ae <_fileVerification+0x16a>
8000358a:	f4 08 00 0c 	add	r12,r10,r8
8000358e:	19 9c       	ld.ub	r12,r12[0x1]
80003590:	f6 0c 18 00 	cp.b	r12,r11
80003594:	c0 d0       	breq	800035ae <_fileVerification+0x16a>
80003596:	f4 08 00 0c 	add	r12,r10,r8
8000359a:	19 ac       	ld.ub	r12,r12[0x2]
8000359c:	ee 0c 18 00 	cp.b	r12,r7
800035a0:	c0 70       	breq	800035ae <_fileVerification+0x16a>
800035a2:	f4 08 00 08 	add	r8,r10,r8
800035a6:	11 b8       	ld.ub	r8,r8[0x3]
800035a8:	f6 08 18 00 	cp.b	r8,r11
800035ac:	ce 01       	brne	8000356c <_fileVerification+0x128>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
800035ae:	2f c9       	sub	r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex + 3] << 24) |
800035b0:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
800035b4:	49 4b       	lddpc	r11,80003604 <_fileVerification+0x1c0>
800035b6:	f6 0a 00 08 	add	r8,r11,r10
800035ba:	11 be       	ld.ub	lr,r8[0x3]
800035bc:	11 ac       	ld.ub	r12,r8[0x2]
800035be:	b1 6c       	lsl	r12,0x10
800035c0:	f9 ee 11 8c 	or	r12,r12,lr<<0x18
800035c4:	f6 0a 07 0a 	ld.ub	r10,r11[r10]
800035c8:	f9 ea 10 0a 	or	r10,r12,r10
800035cc:	11 98       	ld.ub	r8,r8[0x1]
800035ce:	f5 e8 10 8a 	or	r10,r10,r8<<0x8
800035d2:	48 e8       	lddpc	r8,80003608 <_fileVerification+0x1c4>
800035d4:	91 3a       	st.w	r8[0xc],r10
		(wavData1[headerIndex + 2] << 16) |
		(wavData1[headerIndex + 1] << 8) |
		(wavData1[headerIndex + 0])
	;
	
	fileData.audioSampleTables = fileData.audioSampleBytes / WAVDATA_SIZE;
800035d6:	a9 9a       	lsr	r10,0x9
800035d8:	91 4a       	st.w	r8[0x10],r10
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
800035da:	2f c9       	sub	r9,-4
800035dc:	f1 69 00 14 	st.b	r8[20],r9
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
800035e0:	30 28       	mov	r8,2
800035e2:	f0 05 18 00 	cp.b	r5,r8
800035e6:	c0 c1       	brne	800035fe <_fileVerification+0x1ba>
800035e8:	e0 44 ac 44 	cp.w	r4,44100
800035ec:	c0 91       	brne	800035fe <_fileVerification+0x1ba>
800035ee:	48 78       	lddpc	r8,80003608 <_fileVerification+0x1c4>
800035f0:	70 28       	ld.w	r8,r8[0x8]
800035f2:	e4 48 00 10 	cp.w	r8,262160
800035f6:	c0 41       	brne	800035fe <_fileVerification+0x1ba>
800035f8:	da 2a       	popm	r4-r7,pc,r12=1
800035fa:	30 4c       	mov	r12,4
800035fc:	d8 22       	popm	r4-r7,pc
800035fe:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
}
80003600:	d8 22       	popm	r4-r7,pc
80003602:	00 00       	add	r0,r0
80003604:	00 00       	add	r0,r0
80003606:	03 40       	ld.w	r0,--r1
80003608:	00 00       	add	r0,r0
8000360a:	09 74       	ld.ub	r4,--r4

8000360c <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 22.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
8000360c:	d4 21       	pushm	r4-r7,lr
	// from the data fetching time
	static uint16_t audioR;
	static uint16_t audioL;
	
	
	_setOutput(audioR, audioL);
8000360e:	4a 26       	lddpc	r6,80003694 <tc1_irq+0x88>
80003610:	4a 27       	lddpc	r7,80003698 <tc1_irq+0x8c>
80003612:	8c 8b       	ld.uh	r11,r6[0x0]
80003614:	8e 8c       	ld.uh	r12,r7[0x0]
80003616:	f0 1f 00 22 	mcall	8000369c <tc1_irq+0x90>
	/* Update audioL and audioR values using pointer to array values
	 * Audio values must be 10-bit.
	 * Shifting through the array by incrementing wavDataIndex.
	 */
	
	audioL = *(wavDataPointer + wavDataIndex) + ((*(wavDataPointer + wavDataIndex + 1)) << 8);
8000361a:	4a 28       	lddpc	r8,800036a0 <tc1_irq+0x94>
8000361c:	70 0a       	ld.w	r10,r8[0x0]
8000361e:	4a 2b       	lddpc	r11,800036a4 <tc1_irq+0x98>
80003620:	76 08       	ld.w	r8,r11[0x0]
80003622:	f4 08 07 04 	ld.ub	r4,r10[r8]
80003626:	f4 08 00 09 	add	r9,r10,r8
8000362a:	f3 25 00 01 	ld.sb	r5,r9[1]
8000362e:	a9 65       	lsl	r5,0x8
	audioR = *(wavDataPointer + wavDataIndex + 2) + ((*(wavDataPointer + wavDataIndex + 3)) << 8);
80003630:	13 ae       	ld.ub	lr,r9[0x2]
80003632:	f3 2c 00 03 	ld.sb	r12,r9[3]
80003636:	a9 6c       	lsl	r12,0x8
	audioL = (audioL << 8) + (audioL >> 8);
	
	audioR =  *(uint16_t*)(wavDataPointer + wavDataIndex + 2);
	audioR = (audioR << 8) + (audioR >> 8);
	*/
	wavDataIndex += 4;
80003638:	2f c8       	sub	r8,-4
8000363a:	97 08       	st.w	r11[0x0],r8
	// Converting signed audio samples into unsigned ones with a DC component of 0x7FFF
	audioL += 0x7FFF;
	audioL >>= 6;
8000363c:	e8 c9 80 01 	sub	r9,r4,-32767
80003640:	0a 09       	add	r9,r5
80003642:	f3 d9 c0 ca 	bfextu	r9,r9,0x6,0xa
80003646:	ac 09       	st.h	r6[0x0],r9
	audioR += 0x7FFF;
	audioR >>= 6;
80003648:	fc c9 80 01 	sub	r9,lr,-32767
8000364c:	18 09       	add	r9,r12
8000364e:	f3 d9 c0 ca 	bfextu	r9,r9,0x6,0xa
80003652:	ae 09       	st.h	r7[0x0],r9
		
	// If pointer reaches the end of the current wavData array
	if ( wavDataIndex > WAVDATA_SIZE - 4){
80003654:	e0 48 01 fc 	cp.w	r8,508
80003658:	e0 88 00 15 	brls	80003682 <tc1_irq+0x76>
		fileData.audioSampleTables--;
8000365c:	49 39       	lddpc	r9,800036a8 <tc1_irq+0x9c>
8000365e:	72 4b       	ld.w	r11,r9[0x10]
80003660:	20 1b       	sub	r11,1
80003662:	93 4b       	st.w	r9[0x10],r11
		wavDataIndex -= (WAVDATA_SIZE - 4);
80003664:	f0 c8 01 fc 	sub	r8,r8,508
80003668:	48 f9       	lddpc	r9,800036a4 <tc1_irq+0x98>
8000366a:	93 08       	st.w	r9[0x0],r8
		// Switching between arrays then
		// loading next sector in previously used array
		if (wavDataPointer == wavData1){
8000366c:	49 08       	lddpc	r8,800036ac <tc1_irq+0xa0>
8000366e:	10 3a       	cp.w	r10,r8
80003670:	c0 51       	brne	8000367a <tc1_irq+0x6e>
			loadNextSector = LOAD_WAVDATA1;
80003672:	30 19       	mov	r9,1
80003674:	48 f8       	lddpc	r8,800036b0 <tc1_irq+0xa4>
80003676:	b0 89       	st.b	r8[0x0],r9
80003678:	c0 88       	rjmp	80003688 <tc1_irq+0x7c>
		}
		else {
			loadNextSector = LOAD_WAVDATA2;
8000367a:	30 29       	mov	r9,2
8000367c:	48 d8       	lddpc	r8,800036b0 <tc1_irq+0xa4>
8000367e:	b0 89       	st.b	r8[0x0],r9
80003680:	c0 48       	rjmp	80003688 <tc1_irq+0x7c>
		}
	}
	else {
		loadNextSector = NO_LOAD;
80003682:	30 09       	mov	r9,0
80003684:	48 b8       	lddpc	r8,800036b0 <tc1_irq+0xa4>
80003686:	b0 89       	st.b	r8[0x0],r9
	}
	// Clearing interrupt flag
	AVR32_TC.channel[TC1_CHANNEL].SR;
80003688:	fe 78 38 00 	mov	r8,-51200
8000368c:	71 88       	ld.w	r8,r8[0x60]
}
8000368e:	d4 22       	popm	r4-r7,lr
80003690:	d6 03       	rete
80003692:	00 00       	add	r0,r0
80003694:	00 00       	add	r0,r0
80003696:	03 3a       	ld.ub	r10,r1++
80003698:	00 00       	add	r0,r0
8000369a:	07 40       	ld.w	r0,--r3
8000369c:	80 00       	ld.sh	r0,r0[0x0]
8000369e:	33 cc       	mov	r12,60
800036a0:	00 00       	add	r0,r0
800036a2:	00 04       	add	r4,r0
800036a4:	00 00       	add	r0,r0
800036a6:	03 34       	ld.ub	r4,r1++
800036a8:	00 00       	add	r0,r0
800036aa:	09 74       	ld.ub	r4,--r4
800036ac:	00 00       	add	r0,r0
800036ae:	03 40       	ld.w	r0,--r1
800036b0:	00 00       	add	r0,r0
800036b2:	00 08       	add	r8,r0

800036b4 <audio_setVolume>:
 * amplifier.
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */
void audio_setVolume (uint8_t volume){
800036b4:	eb cd 40 80 	pushm	r7,lr
	
	if (volume != currentVolume){
800036b8:	49 38       	lddpc	r8,80003704 <audio_setVolume+0x50>
800036ba:	11 88       	ld.ub	r8,r8[0x0]
800036bc:	f8 08 18 00 	cp.b	r8,r12
800036c0:	c2 00       	breq	80003700 <audio_setVolume+0x4c>
		currentVolume = volume;
800036c2:	49 17       	lddpc	r7,80003704 <audio_setVolume+0x50>
800036c4:	ae 8c       	st.b	r7[0x0],r12
		// Selecting DAC1
		spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800036c6:	30 2b       	mov	r11,2
800036c8:	fe 7c 28 00 	mov	r12,-55296
800036cc:	f0 1f 00 0f 	mcall	80003708 <audio_setVolume+0x54>
	
		/* Sending volume level to DAC1
		 * Volume has to be in the middle nibbles of a 2-byte integer
		 * as per AD5300BRMZ datasheet
		 */
		spi_write((volatile struct avr32_spi_t*)DAC1_SPI, currentVolume<<4);
800036d0:	0f 8b       	ld.ub	r11,r7[0x0]
800036d2:	a5 6b       	lsl	r11,0x4
800036d4:	fe 7c 28 00 	mov	r12,-55296
800036d8:	f0 1f 00 0d 	mcall	8000370c <audio_setVolume+0x58>
	
		// Deselecting DAC1
		spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800036dc:	30 2b       	mov	r11,2
800036de:	fe 7c 28 00 	mov	r12,-55296
800036e2:	f0 1f 00 0c 	mcall	80003710 <audio_setVolume+0x5c>
	
		if (currentVolume == 0) {
800036e6:	0f 89       	ld.ub	r9,r7[0x0]
800036e8:	30 08       	mov	r8,0
800036ea:	f0 09 18 00 	cp.b	r9,r8
800036ee:	c0 61       	brne	800036fa <audio_setVolume+0x46>
			// If volume superior to 0, do not shutdown amplifier
			gpio_clr_gpio_pin(PIN_SHUTDOWN);
800036f0:	31 9c       	mov	r12,25
800036f2:	f0 1f 00 09 	mcall	80003714 <audio_setVolume+0x60>
800036f6:	e3 cd 80 80 	ldm	sp++,r7,pc
		} else {
			gpio_set_gpio_pin(PIN_SHUTDOWN);
800036fa:	31 9c       	mov	r12,25
800036fc:	f0 1f 00 07 	mcall	80003718 <audio_setVolume+0x64>
80003700:	e3 cd 80 80 	ldm	sp++,r7,pc
80003704:	00 00       	add	r0,r0
80003706:	03 3c       	ld.ub	r12,r1++
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	2e ca       	sub	r10,-20
8000370c:	80 00       	ld.sh	r0,r0[0x0]
8000370e:	2f fa       	sub	r10,-1
80003710:	80 00       	ld.sh	r0,r0[0x0]
80003712:	2f 16       	sub	r6,-15
80003714:	80 00       	ld.sh	r0,r0[0x0]
80003716:	2a 10       	sub	r0,-95
80003718:	80 00       	ld.sh	r0,r0[0x0]
8000371a:	29 f4       	sub	r4,-97

8000371c <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
8000371c:	eb cd 40 80 	pushm	r7,lr
80003720:	20 1d       	sub	sp,4
80003722:	18 97       	mov	r7,r12
	static bool audio_firstCall = true;
// 	static uint8_t *wavDataPointer = wavData1;
// 	static uint32_t wavDataIndex = 0;
	volatile uint8_t fileVerif = 0x00;
80003724:	30 08       	mov	r8,0
80003726:	ba b8       	st.b	sp[0x3],r8
	/* Mounts the sdcard, sets it to read the selected file from its index, */
	/* loads the first two sectors in the wavData arrays, checks its format */
	/* and completes its infos and starts the 44.1 kHz timer used for audio */
	/* output timing.														*/
	/************************************************************************/
	if (audio_firstCall == true){
80003728:	4b 09       	lddpc	r9,800037e8 <audio_playFile+0xcc>
8000372a:	13 89       	ld.ub	r9,r9[0x0]
8000372c:	f0 09 18 00 	cp.b	r9,r8
80003730:	c2 f0       	breq	8000378e <audio_playFile+0x72>
		// If no SD card, return specific error code
		if (sdcard_mount() == false){
80003732:	f0 1f 00 2f 	mcall	800037ec <audio_playFile+0xd0>
80003736:	c0 31       	brne	8000373c <audio_playFile+0x20>
80003738:	30 2c       	mov	r12,2
8000373a:	c5 48       	rjmp	800037e2 <audio_playFile+0xc6>
			return ERROR_NO_SD;
		}
		// If no file, return specific error code
		if (sdcard_setFileToRead(fileNumber) == false){
8000373c:	0e 9c       	mov	r12,r7
8000373e:	f0 1f 00 2d 	mcall	800037f0 <audio_playFile+0xd4>
80003742:	c0 31       	brne	80003748 <audio_playFile+0x2c>
80003744:	30 3c       	mov	r12,3
80003746:	c4 e8       	rjmp	800037e2 <audio_playFile+0xc6>
			return ERROR_NO_FILE;
		}
		
		sdcard_getNextSectorFast(wavData1);
80003748:	4a b7       	lddpc	r7,800037f4 <audio_playFile+0xd8>
8000374a:	0e 9c       	mov	r12,r7
8000374c:	f0 1f 00 2b 	mcall	800037f8 <audio_playFile+0xdc>
		sdcard_getNextSectorFast(wavData2);
80003750:	4a bc       	lddpc	r12,800037fc <audio_playFile+0xe0>
80003752:	f0 1f 00 2a 	mcall	800037f8 <audio_playFile+0xdc>
		
		fileVerif = _fileVerification(wavData1);
80003756:	0e 9c       	mov	r12,r7
80003758:	f0 1f 00 2a 	mcall	80003800 <audio_playFile+0xe4>
8000375c:	ba bc       	st.b	sp[0x3],r12
		if (fileVerif == true){
8000375e:	1b b9       	ld.ub	r9,sp[0x3]
80003760:	30 18       	mov	r8,1
80003762:	f0 09 18 00 	cp.b	r9,r8
80003766:	c1 21       	brne	8000378a <audio_playFile+0x6e>
			audio_firstCall = false;
80003768:	30 09       	mov	r9,0
8000376a:	4a 08       	lddpc	r8,800037e8 <audio_playFile+0xcc>
8000376c:	b0 89       	st.b	r8[0x0],r9
		}
		else
			return fileVerif;
		
		wavDataIndex = fileData.firstDataByteIndex;
8000376e:	4a 68       	lddpc	r8,80003804 <audio_playFile+0xe8>
80003770:	f1 39 00 14 	ld.ub	r9,r8[20]
80003774:	4a 58       	lddpc	r8,80003808 <audio_playFile+0xec>
80003776:	91 09       	st.w	r8[0x0],r9
		// Volume setting, optimized to be as light as possible
		audio_setVolume(DEFAULTVOLUME);
80003778:	33 0c       	mov	r12,48
8000377a:	f0 1f 00 25 	mcall	8000380c <audio_playFile+0xf0>
		tc_start(&AVR32_TC, TC1_CHANNEL);
8000377e:	30 1b       	mov	r11,1
80003780:	fe 7c 38 00 	mov	r12,-51200
80003784:	f0 1f 00 23 	mcall	80003810 <audio_playFile+0xf4>
80003788:	c0 38       	rjmp	8000378e <audio_playFile+0x72>
		fileVerif = _fileVerification(wavData1);
		if (fileVerif == true){
			audio_firstCall = false;
		}
		else
			return fileVerif;
8000378a:	1b bc       	ld.ub	r12,sp[0x3]
8000378c:	c2 b8       	rjmp	800037e2 <audio_playFile+0xc6>
// 		loadNextSample = false;
// 	}
	
	
	// Audio loading version 2
	switch(loadNextSector){
8000378e:	4a 28       	lddpc	r8,80003814 <audio_playFile+0xf8>
80003790:	11 88       	ld.ub	r8,r8[0x0]
80003792:	30 19       	mov	r9,1
80003794:	f2 08 18 00 	cp.b	r8,r9
80003798:	c0 60       	breq	800037a4 <audio_playFile+0x88>
8000379a:	30 29       	mov	r9,2
8000379c:	f2 08 18 00 	cp.b	r8,r9
800037a0:	c0 f1       	brne	800037be <audio_playFile+0xa2>
800037a2:	c0 88       	rjmp	800037b2 <audio_playFile+0x96>
			
		case LOAD_WAVDATA1:
			wavDataPointer = wavData2;
800037a4:	49 69       	lddpc	r9,800037fc <audio_playFile+0xe0>
800037a6:	49 d8       	lddpc	r8,80003818 <audio_playFile+0xfc>
800037a8:	91 09       	st.w	r8[0x0],r9
			sdcard_getNextSectorFast(wavData1);
800037aa:	49 3c       	lddpc	r12,800037f4 <audio_playFile+0xd8>
800037ac:	f0 1f 00 13 	mcall	800037f8 <audio_playFile+0xdc>
			break;
800037b0:	c0 78       	rjmp	800037be <audio_playFile+0xa2>
			
		case LOAD_WAVDATA2:
			wavDataPointer = wavData1;
800037b2:	49 19       	lddpc	r9,800037f4 <audio_playFile+0xd8>
800037b4:	49 98       	lddpc	r8,80003818 <audio_playFile+0xfc>
800037b6:	91 09       	st.w	r8[0x0],r9
			sdcard_getNextSectorFast(wavData2);
800037b8:	49 1c       	lddpc	r12,800037fc <audio_playFile+0xe0>
800037ba:	f0 1f 00 10 	mcall	800037f8 <audio_playFile+0xdc>
	/************************************************************************/
	/* END OF FILE ROUTINE													*/
	/* Stops audio playback by stopping the timer and returns a finish code	*/
	/************************************************************************/
	
	if (fileData.audioSampleTables <= 0){
800037be:	49 28       	lddpc	r8,80003804 <audio_playFile+0xe8>
800037c0:	70 48       	ld.w	r8,r8[0x10]
800037c2:	58 08       	cp.w	r8,0
800037c4:	c0 30       	breq	800037ca <audio_playFile+0xae>
800037c6:	30 9c       	mov	r12,9
800037c8:	c0 d8       	rjmp	800037e2 <audio_playFile+0xc6>
		tc_stop(&AVR32_TC, TC1_CHANNEL);
800037ca:	30 1b       	mov	r11,1
800037cc:	fe 7c 38 00 	mov	r12,-51200
800037d0:	f0 1f 00 13 	mcall	8000381c <audio_playFile+0x100>
		
		audio_firstCall = true;
800037d4:	30 19       	mov	r9,1
800037d6:	48 58       	lddpc	r8,800037e8 <audio_playFile+0xcc>
800037d8:	b0 89       	st.b	r8[0x0],r9
		wavDataIndex = 0;
800037da:	30 09       	mov	r9,0
800037dc:	48 b8       	lddpc	r8,80003808 <audio_playFile+0xec>
800037de:	91 09       	st.w	r8[0x0],r9
800037e0:	30 1c       	mov	r12,1
		return AUDIO_PLAY_FINISHED;
	}
	else {
		return AUDIO_PLAYING;
	}
}
800037e2:	2f fd       	sub	sp,-4
800037e4:	e3 cd 80 80 	ldm	sp++,r7,pc
800037e8:	00 00       	add	r0,r0
800037ea:	00 09       	add	r9,r0
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	45 0c       	lddsp	r12,sp[0x140]
800037f0:	80 00       	ld.sh	r0,r0[0x0]
800037f2:	41 10       	lddsp	r0,sp[0x44]
800037f4:	00 00       	add	r0,r0
800037f6:	03 40       	ld.w	r0,--r1
800037f8:	80 00       	ld.sh	r0,r0[0x0]
800037fa:	43 e8       	lddsp	r8,sp[0xf8]
800037fc:	00 00       	add	r0,r0
800037fe:	05 40       	ld.w	r0,--r2
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	34 44       	mov	r4,68
80003804:	00 00       	add	r0,r0
80003806:	09 74       	ld.ub	r4,--r4
80003808:	00 00       	add	r0,r0
8000380a:	03 34       	ld.ub	r4,r1++
8000380c:	80 00       	ld.sh	r0,r0[0x0]
8000380e:	36 b4       	mov	r4,107
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	30 d2       	mov	r2,13
80003814:	00 00       	add	r0,r0
80003816:	00 08       	add	r8,r0
80003818:	00 00       	add	r0,r0
8000381a:	00 04       	add	r4,r0
8000381c:	80 00       	ld.sh	r0,r0[0x0]
8000381e:	30 e4       	mov	r4,14

80003820 <gfx_BeginNewTerminal>:
			}
		}
	}
}

void gfx_BeginNewTerminal(Vector2 topLeft){
80003820:	eb cd 00 10 	pushm	r4
80003824:	fa c4 ff fc 	sub	r4,sp,-4
80003828:	88 09       	ld.sh	r9,r4[0x0]
	newLinePosition = topLeft;
8000382a:	48 48       	lddpc	r8,80003838 <gfx_BeginNewTerminal+0x18>
8000382c:	09 aa       	ld.ub	r10,r4[0x2]
8000382e:	b0 aa       	st.b	r8[0x2],r10
80003830:	b0 09       	st.h	r8[0x0],r9
}
80003832:	e3 cd 00 10 	ldm	sp++,r4
80003836:	5e fc       	retal	r12
80003838:	00 00       	add	r0,r0
8000383a:	07 42       	ld.w	r2,--r3

8000383c <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
8000383c:	eb cd 00 10 	pushm	r4
80003840:	20 1d       	sub	sp,4
80003842:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
80003846:	09 e9       	ld.ub	r9,r4[0x6]
80003848:	2f f9       	sub	r9,-1
8000384a:	09 aa       	ld.ub	r10,r4[0x2]
8000384c:	14 19       	sub	r9,r10
8000384e:	88 a8       	ld.uh	r8,r4[0x4]
80003850:	2f f8       	sub	r8,-1
80003852:	88 8a       	ld.uh	r10,r4[0x0]
80003854:	14 18       	sub	r8,r10
80003856:	f2 08 02 48 	mul	r8,r9,r8
8000385a:	50 08       	stdsp	sp[0x0],r8
	return value;
8000385c:	40 0c       	lddsp	r12,sp[0x0]
}
8000385e:	2f fd       	sub	sp,-4
80003860:	e3 cd 00 10 	ldm	sp++,r4
80003864:	5e fc       	retal	r12

80003866 <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
80003866:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
80003868:	f6 08 19 00 	cp.h	r8,r11
8000386c:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
80003870:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
80003872:	f6 08 19 00 	cp.h	r8,r11
80003876:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
8000387a:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
8000387c:	f4 08 18 00 	cp.b	r8,r10
80003880:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
80003884:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
80003886:	f4 08 18 00 	cp.b	r8,r10
8000388a:	f9 fa be 06 	st.bhi	r12[0x6],r10
8000388e:	5e fc       	retal	r12

80003890 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
80003890:	d4 01       	pushm	lr
80003892:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
80003894:	b8 0b       	st.h	r12[0x0],r11
80003896:	b8 aa       	st.b	r12[0x2],r10
80003898:	b8 29       	st.h	r12[0x4],r9
8000389a:	b8 e8       	st.b	r12[0x6],r8
8000389c:	d8 02       	popm	pc
8000389e:	d7 03       	nop

800038a0 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
800038a0:	eb cd 40 c0 	pushm	r6-r7,lr
800038a4:	18 96       	mov	r6,r12
800038a6:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
800038a8:	30 0b       	mov	r11,0
800038aa:	fe 7c 24 00 	mov	r12,-56320
800038ae:	f0 1f 00 1a 	mcall	80003914 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800038b2:	37 0b       	mov	r11,112
800038b4:	fe 7c 24 00 	mov	r12,-56320
800038b8:	f0 1f 00 18 	mcall	80003918 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
800038bc:	30 0b       	mov	r11,0
800038be:	fe 7c 24 00 	mov	r12,-56320
800038c2:	f0 1f 00 16 	mcall	80003918 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
800038c6:	0c 9b       	mov	r11,r6
800038c8:	fe 7c 24 00 	mov	r12,-56320
800038cc:	f0 1f 00 13 	mcall	80003918 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800038d0:	30 0b       	mov	r11,0
800038d2:	fe 7c 24 00 	mov	r12,-56320
800038d6:	f0 1f 00 12 	mcall	8000391c <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
800038da:	30 0b       	mov	r11,0
800038dc:	fe 7c 24 00 	mov	r12,-56320
800038e0:	f0 1f 00 0d 	mcall	80003914 <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
800038e4:	37 2b       	mov	r11,114
800038e6:	fe 7c 24 00 	mov	r12,-56320
800038ea:	f0 1f 00 0c 	mcall	80003918 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
800038ee:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
800038f2:	fe 7c 24 00 	mov	r12,-56320
800038f6:	f0 1f 00 09 	mcall	80003918 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
800038fa:	0e 9b       	mov	r11,r7
800038fc:	5c 5b       	castu.b	r11
800038fe:	fe 7c 24 00 	mov	r12,-56320
80003902:	f0 1f 00 06 	mcall	80003918 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003906:	30 0b       	mov	r11,0
80003908:	fe 7c 24 00 	mov	r12,-56320
8000390c:	f0 1f 00 04 	mcall	8000391c <_writeRegister+0x7c>
}
80003910:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	2e ca       	sub	r10,-20
80003918:	80 00       	ld.sh	r0,r0[0x0]
8000391a:	2f fa       	sub	r10,-1
8000391c:	80 00       	ld.sh	r0,r0[0x0]
8000391e:	2f 16       	sub	r6,-15

80003920 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80003920:	eb cd 40 10 	pushm	r4,lr
80003924:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
80003928:	09 ab       	ld.ub	r11,r4[0x2]
8000392a:	32 0c       	mov	r12,32
8000392c:	f0 1f 00 04 	mcall	8000393c <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80003930:	88 8b       	ld.uh	r11,r4[0x0]
80003932:	32 1c       	mov	r12,33
80003934:	f0 1f 00 02 	mcall	8000393c <_setStart+0x1c>
}
80003938:	e3 cd 80 10 	ldm	sp++,r4,pc
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	38 a0       	mov	r0,-118

80003940 <_setLimits>:

static void _setLimits(Rectangle rect){
80003940:	eb cd 40 10 	pushm	r4,lr
80003944:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
80003948:	09 ab       	ld.ub	r11,r4[0x2]
8000394a:	35 0c       	mov	r12,80
8000394c:	f0 1f 00 08 	mcall	8000396c <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
80003950:	09 eb       	ld.ub	r11,r4[0x6]
80003952:	35 1c       	mov	r12,81
80003954:	f0 1f 00 06 	mcall	8000396c <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
80003958:	88 8b       	ld.uh	r11,r4[0x0]
8000395a:	35 2c       	mov	r12,82
8000395c:	f0 1f 00 04 	mcall	8000396c <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
80003960:	88 ab       	ld.uh	r11,r4[0x4]
80003962:	35 2c       	mov	r12,82
80003964:	f0 1f 00 02 	mcall	8000396c <_setLimits+0x2c>
}
80003968:	e3 cd 80 10 	ldm	sp++,r4,pc
8000396c:	80 00       	ld.sh	r0,r0[0x0]
8000396e:	38 a0       	mov	r0,-118

80003970 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
80003970:	eb cd 40 80 	pushm	r7,lr
80003974:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003976:	30 0b       	mov	r11,0
80003978:	fe 7c 24 00 	mov	r12,-56320
8000397c:	f0 1f 00 0c 	mcall	800039ac <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003980:	37 0b       	mov	r11,112
80003982:	fe 7c 24 00 	mov	r12,-56320
80003986:	f0 1f 00 0b 	mcall	800039b0 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
8000398a:	30 0b       	mov	r11,0
8000398c:	fe 7c 24 00 	mov	r12,-56320
80003990:	f0 1f 00 08 	mcall	800039b0 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
80003994:	0e 9b       	mov	r11,r7
80003996:	fe 7c 24 00 	mov	r12,-56320
8000399a:	f0 1f 00 06 	mcall	800039b0 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000399e:	30 0b       	mov	r11,0
800039a0:	fe 7c 24 00 	mov	r12,-56320
800039a4:	f0 1f 00 04 	mcall	800039b4 <_selectRegister+0x44>
}
800039a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800039ac:	80 00       	ld.sh	r0,r0[0x0]
800039ae:	2e ca       	sub	r10,-20
800039b0:	80 00       	ld.sh	r0,r0[0x0]
800039b2:	2f fa       	sub	r10,-1
800039b4:	80 00       	ld.sh	r0,r0[0x0]
800039b6:	2f 16       	sub	r6,-15

800039b8 <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
800039b8:	eb cd 40 80 	pushm	r7,lr
800039bc:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800039be:	30 0b       	mov	r11,0
800039c0:	fe 7c 24 00 	mov	r12,-56320
800039c4:	f0 1f 00 0d 	mcall	800039f8 <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
800039c8:	37 2b       	mov	r11,114
800039ca:	fe 7c 24 00 	mov	r12,-56320
800039ce:	f0 1f 00 0c 	mcall	800039fc <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
800039d2:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
800039d6:	fe 7c 24 00 	mov	r12,-56320
800039da:	f0 1f 00 09 	mcall	800039fc <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
800039de:	0e 9b       	mov	r11,r7
800039e0:	5c 5b       	castu.b	r11
800039e2:	fe 7c 24 00 	mov	r12,-56320
800039e6:	f0 1f 00 06 	mcall	800039fc <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800039ea:	30 0b       	mov	r11,0
800039ec:	fe 7c 24 00 	mov	r12,-56320
800039f0:	f0 1f 00 04 	mcall	80003a00 <_writeRAM+0x48>
}
800039f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800039f8:	80 00       	ld.sh	r0,r0[0x0]
800039fa:	2e ca       	sub	r10,-20
800039fc:	80 00       	ld.sh	r0,r0[0x0]
800039fe:	2f fa       	sub	r10,-1
80003a00:	80 00       	ld.sh	r0,r0[0x0]
80003a02:	2f 16       	sub	r6,-15

80003a04 <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
80003a04:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003a08:	20 3d       	sub	sp,12
80003a0a:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80003a0e:	e0 6a 00 f0 	mov	r10,240
80003a12:	e0 6b 01 40 	mov	r11,320
80003a16:	08 9c       	mov	r12,r4
80003a18:	f0 1f 00 1b 	mcall	80003a84 <screen_SetPixels+0x80>

	_setLimits(rect);
80003a1c:	e8 e8 00 00 	ld.d	r8,r4[0]
80003a20:	bb 29       	st.d	--sp,r8
80003a22:	f0 1f 00 1a 	mcall	80003a88 <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
80003a26:	68 08       	ld.w	r8,r4[0x0]
80003a28:	1a d8       	st.w	--sp,r8
80003a2a:	f0 1f 00 19 	mcall	80003a8c <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
80003a2e:	32 2c       	mov	r12,34
80003a30:	f0 1f 00 18 	mcall	80003a90 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
80003a34:	e8 e8 00 00 	ld.d	r8,r4[0]
80003a38:	bb 29       	st.d	--sp,r8
80003a3a:	f0 1f 00 17 	mcall	80003a94 <screen_SetPixels+0x90>
80003a3e:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
80003a40:	40 57       	lddsp	r7,sp[0x14]
80003a42:	2f bd       	sub	sp,-20
80003a44:	58 07       	cp.w	r7,0
80003a46:	c0 70       	breq	80003a54 <screen_SetPixels+0x50>
		_writeRAM(color.value);
80003a48:	88 c6       	ld.uh	r6,r4[0x8]
80003a4a:	0c 9c       	mov	r12,r6
80003a4c:	f0 1f 00 13 	mcall	80003a98 <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
80003a50:	20 17       	sub	r7,1
80003a52:	cf c1       	brne	80003a4a <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003a54:	30 0b       	mov	r11,0
80003a56:	fe 7c 24 00 	mov	r12,-56320
80003a5a:	f0 1f 00 11 	mcall	80003a9c <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
80003a5e:	e0 68 00 f0 	mov	r8,240
80003a62:	e0 69 01 40 	mov	r9,320
80003a66:	30 0a       	mov	r10,0
80003a68:	14 9b       	mov	r11,r10
80003a6a:	fa cc ff fc 	sub	r12,sp,-4
80003a6e:	f0 1f 00 0d 	mcall	80003aa0 <screen_SetPixels+0x9c>
80003a72:	fa e8 00 04 	ld.d	r8,sp[4]
80003a76:	bb 29       	st.d	--sp,r8
80003a78:	f0 1f 00 04 	mcall	80003a88 <screen_SetPixels+0x84>
80003a7c:	2f ed       	sub	sp,-8
}
80003a7e:	2f dd       	sub	sp,-12
80003a80:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80003a84:	80 00       	ld.sh	r0,r0[0x0]
80003a86:	38 66       	mov	r6,-122
80003a88:	80 00       	ld.sh	r0,r0[0x0]
80003a8a:	39 40       	mov	r0,-108
80003a8c:	80 00       	ld.sh	r0,r0[0x0]
80003a8e:	39 20       	mov	r0,-110
80003a90:	80 00       	ld.sh	r0,r0[0x0]
80003a92:	39 70       	mov	r0,-105
80003a94:	80 00       	ld.sh	r0,r0[0x0]
80003a96:	38 3c       	mov	r12,-125
80003a98:	80 00       	ld.sh	r0,r0[0x0]
80003a9a:	39 b8       	mov	r8,-101
80003a9c:	80 00       	ld.sh	r0,r0[0x0]
80003a9e:	2f 16       	sub	r6,-15
80003aa0:	80 00       	ld.sh	r0,r0[0x0]
80003aa2:	38 90       	mov	r0,-119

80003aa4 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003aa4:	eb cd 40 80 	pushm	r7,lr
80003aa8:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
80003aaa:	fe f8 03 a2 	ld.w	r8,pc[930]
80003aae:	fa cc ff c0 	sub	r12,sp,-64
80003ab2:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ab6:	f8 eb 00 00 	st.d	r12[0],r10
80003aba:	f0 ea 00 08 	ld.d	r10,r8[8]
80003abe:	f8 eb 00 08 	st.d	r12[8],r10
80003ac2:	f0 ea 00 10 	ld.d	r10,r8[16]
80003ac6:	f8 eb 00 10 	st.d	r12[16],r10
80003aca:	f0 e8 00 18 	ld.d	r8,r8[24]
80003ace:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003ad2:	fe f8 03 7e 	ld.w	r8,pc[894]
80003ad6:	fa c7 ff d0 	sub	r7,sp,-48
80003ada:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ade:	ee eb 00 00 	st.d	r7[0],r10
80003ae2:	f0 e8 00 08 	ld.d	r8,r8[8]
80003ae6:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
80003aea:	30 4b       	mov	r11,4
80003aec:	f0 1f 00 da 	mcall	80003e54 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80003af0:	0e 9b       	mov	r11,r7
80003af2:	fe 7c 24 00 	mov	r12,-56320
80003af6:	f0 1f 00 d9 	mcall	80003e58 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
80003afa:	fe 7c 24 00 	mov	r12,-56320
80003afe:	f0 1f 00 d8 	mcall	80003e5c <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
80003b02:	e0 6a 90 00 	mov	r10,36864
80003b06:	ea 1a 03 d0 	orh	r10,0x3d0
80003b0a:	0e 9b       	mov	r11,r7
80003b0c:	fe 7c 24 00 	mov	r12,-56320
80003b10:	f0 1f 00 d4 	mcall	80003e60 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
80003b14:	30 ec       	mov	r12,14
80003b16:	f0 1f 00 d4 	mcall	80003e64 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003b1a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003b1e:	e0 6a a8 00 	mov	r10,43008
80003b22:	ea 1a 00 61 	orh	r10,0x61
80003b26:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b2a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b2e:	14 38       	cp.w	r8,r10
80003b30:	e0 88 00 08 	brls	80003b40 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b34:	12 38       	cp.w	r8,r9
80003b36:	fe 98 ff fa 	brls	80003b2a <screen_Init+0x86>
80003b3a:	12 3a       	cp.w	r10,r9
80003b3c:	c4 e3       	brcs	80003bd8 <screen_Init+0x134>
80003b3e:	cf 6b       	rjmp	80003b2a <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b40:	12 38       	cp.w	r8,r9
80003b42:	e0 8b 00 4b 	brhi	80003bd8 <screen_Init+0x134>
80003b46:	12 3a       	cp.w	r10,r9
80003b48:	c4 83       	brcs	80003bd8 <screen_Init+0x134>
80003b4a:	cf 0b       	rjmp	80003b2a <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b4c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b50:	14 38       	cp.w	r8,r10
80003b52:	e0 88 00 08 	brls	80003b62 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b56:	12 38       	cp.w	r8,r9
80003b58:	fe 98 ff fa 	brls	80003b4c <screen_Init+0xa8>
80003b5c:	12 3a       	cp.w	r10,r9
80003b5e:	c4 73       	brcs	80003bec <screen_Init+0x148>
80003b60:	cf 6b       	rjmp	80003b4c <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b62:	12 38       	cp.w	r8,r9
80003b64:	e0 8b 00 44 	brhi	80003bec <screen_Init+0x148>
80003b68:	12 3a       	cp.w	r10,r9
80003b6a:	c4 13       	brcs	80003bec <screen_Init+0x148>
80003b6c:	cf 0b       	rjmp	80003b4c <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b6e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b72:	14 38       	cp.w	r8,r10
80003b74:	e0 88 00 08 	brls	80003b84 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b78:	12 38       	cp.w	r8,r9
80003b7a:	fe 98 ff fa 	brls	80003b6e <screen_Init+0xca>
80003b7e:	12 3a       	cp.w	r10,r9
80003b80:	c4 73       	brcs	80003c0e <screen_Init+0x16a>
80003b82:	cf 6b       	rjmp	80003b6e <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b84:	12 38       	cp.w	r8,r9
80003b86:	e0 8b 00 44 	brhi	80003c0e <screen_Init+0x16a>
80003b8a:	12 3a       	cp.w	r10,r9
80003b8c:	c4 13       	brcs	80003c0e <screen_Init+0x16a>
80003b8e:	cf 0b       	rjmp	80003b6e <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b90:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b94:	14 38       	cp.w	r8,r10
80003b96:	e0 88 00 08 	brls	80003ba6 <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b9a:	12 38       	cp.w	r8,r9
80003b9c:	fe 98 ff fa 	brls	80003b90 <screen_Init+0xec>
80003ba0:	12 3a       	cp.w	r10,r9
80003ba2:	c5 43       	brcs	80003c4a <screen_Init+0x1a6>
80003ba4:	cf 6b       	rjmp	80003b90 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003ba6:	12 38       	cp.w	r8,r9
80003ba8:	e0 8b 00 51 	brhi	80003c4a <screen_Init+0x1a6>
80003bac:	12 3a       	cp.w	r10,r9
80003bae:	c4 e3       	brcs	80003c4a <screen_Init+0x1a6>
80003bb0:	cf 0b       	rjmp	80003b90 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003bb2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003bb6:	14 38       	cp.w	r8,r10
80003bb8:	e0 88 00 09 	brls	80003bca <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003bbc:	12 38       	cp.w	r8,r9
80003bbe:	fe 98 ff fa 	brls	80003bb2 <screen_Init+0x10e>
80003bc2:	12 3a       	cp.w	r10,r9
80003bc4:	e0 83 00 a0 	brlo	80003d04 <screen_Init+0x260>
80003bc8:	cf 5b       	rjmp	80003bb2 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003bca:	12 38       	cp.w	r8,r9
80003bcc:	e0 8b 00 9c 	brhi	80003d04 <screen_Init+0x260>
80003bd0:	12 3a       	cp.w	r10,r9
80003bd2:	e0 83 00 99 	brlo	80003d04 <screen_Init+0x260>
80003bd6:	ce eb       	rjmp	80003bb2 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80003bd8:	30 ec       	mov	r12,14
80003bda:	f0 1f 00 a4 	mcall	80003e68 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003bde:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003be2:	e4 69 e2 00 	mov	r9,320000
80003be6:	f0 09 00 0a 	add	r10,r8,r9
80003bea:	cb 1b       	rjmp	80003b4c <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bec:	30 0b       	mov	r11,0
80003bee:	16 9c       	mov	r12,r11
80003bf0:	f0 1f 00 9f 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bf4:	30 0b       	mov	r11,0
80003bf6:	16 9c       	mov	r12,r11
80003bf8:	f0 1f 00 9d 	mcall	80003e6c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003bfc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003c00:	e0 6a a8 00 	mov	r10,43008
80003c04:	ea 1a 00 61 	orh	r10,0x61
80003c08:	f0 0a 00 0a 	add	r10,r8,r10
80003c0c:	cb 1b       	rjmp	80003b6e <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003c0e:	30 0b       	mov	r11,0
80003c10:	16 9c       	mov	r12,r11
80003c12:	f0 1f 00 97 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003c16:	30 0b       	mov	r11,0
80003c18:	16 9c       	mov	r12,r11
80003c1a:	f0 1f 00 95 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003c1e:	30 0b       	mov	r11,0
80003c20:	16 9c       	mov	r12,r11
80003c22:	f0 1f 00 93 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003c26:	30 0b       	mov	r11,0
80003c28:	16 9c       	mov	r12,r11
80003c2a:	f0 1f 00 91 	mcall	80003e6c <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
80003c2e:	30 1b       	mov	r11,1
80003c30:	e0 6c 00 a4 	mov	r12,164
80003c34:	f0 1f 00 8e 	mcall	80003e6c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003c38:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003c3c:	e0 6a a8 00 	mov	r10,43008
80003c40:	ea 1a 00 61 	orh	r10,0x61
80003c44:	f0 0a 00 0a 	add	r10,r8,r10
80003c48:	ca 4b       	rjmp	80003b90 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
80003c4a:	e0 6b a7 00 	mov	r11,42752
80003c4e:	36 0c       	mov	r12,96
80003c50:	f0 1f 00 87 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
80003c54:	e0 6b 08 08 	mov	r11,2056
80003c58:	30 8c       	mov	r12,8
80003c5a:	f0 1f 00 85 	mcall	80003e6c <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
80003c5e:	e0 6b 02 03 	mov	r11,515
80003c62:	33 0c       	mov	r12,48
80003c64:	f0 1f 00 82 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80003c68:	e0 6b 08 0f 	mov	r11,2063
80003c6c:	33 1c       	mov	r12,49
80003c6e:	f0 1f 00 80 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80003c72:	e0 6b 04 01 	mov	r11,1025
80003c76:	33 2c       	mov	r12,50
80003c78:	f0 1f 00 7d 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
80003c7c:	e0 6b 05 0b 	mov	r11,1291
80003c80:	33 3c       	mov	r12,51
80003c82:	f0 1f 00 7b 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80003c86:	e0 6b 33 30 	mov	r11,13104
80003c8a:	33 4c       	mov	r12,52
80003c8c:	f0 1f 00 78 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80003c90:	e0 6b 0b 05 	mov	r11,2821
80003c94:	33 5c       	mov	r12,53
80003c96:	f0 1f 00 76 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
80003c9a:	30 5b       	mov	r11,5
80003c9c:	33 6c       	mov	r12,54
80003c9e:	f0 1f 00 74 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003ca2:	e0 6b 0f 08 	mov	r11,3848
80003ca6:	33 7c       	mov	r12,55
80003ca8:	f0 1f 00 71 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
80003cac:	e0 6b 03 02 	mov	r11,770
80003cb0:	33 8c       	mov	r12,56
80003cb2:	f0 1f 00 6f 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80003cb6:	e0 6b 30 33 	mov	r11,12339
80003cba:	33 9c       	mov	r12,57
80003cbc:	f0 1f 00 6c 	mcall	80003e6c <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003cc0:	31 8b       	mov	r11,24
80003cc2:	e0 6c 00 90 	mov	r12,144
80003cc6:	f0 1f 00 6a 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
80003cca:	e0 6b 05 30 	mov	r11,1328
80003cce:	31 0c       	mov	r12,16
80003cd0:	f0 1f 00 67 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003cd4:	e0 6b 02 37 	mov	r11,567
80003cd8:	31 1c       	mov	r12,17
80003cda:	f0 1f 00 65 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
80003cde:	e0 6b 01 bf 	mov	r11,447
80003ce2:	31 2c       	mov	r12,18
80003ce4:	f0 1f 00 62 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80003ce8:	e0 6b 10 00 	mov	r11,4096
80003cec:	31 3c       	mov	r12,19
80003cee:	f0 1f 00 60 	mcall	80003e6c <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003cf2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003cf6:	e0 6a 50 00 	mov	r10,20480
80003cfa:	ea 1a 00 c3 	orh	r10,0xc3
80003cfe:	f0 0a 00 0a 	add	r10,r8,r10
80003d02:	c5 8b       	rjmp	80003bb2 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
80003d04:	e0 6b 01 00 	mov	r11,256
80003d08:	30 1c       	mov	r12,1
80003d0a:	f0 1f 00 59 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
80003d0e:	e0 6b 02 00 	mov	r11,512
80003d12:	30 2c       	mov	r12,2
80003d14:	f0 1f 00 56 	mcall	80003e6c <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
80003d18:	33 0b       	mov	r11,48
80003d1a:	30 3c       	mov	r12,3
80003d1c:	f0 1f 00 54 	mcall	80003e6c <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
80003d20:	30 1b       	mov	r11,1
80003d22:	30 9c       	mov	r12,9
80003d24:	f0 1f 00 52 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
80003d28:	30 8b       	mov	r11,8
80003d2a:	30 ac       	mov	r12,10
80003d2c:	f0 1f 00 50 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
80003d30:	30 0b       	mov	r11,0
80003d32:	30 cc       	mov	r12,12
80003d34:	f0 1f 00 4e 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
80003d38:	e0 6b d0 00 	mov	r11,53248
80003d3c:	30 dc       	mov	r12,13
80003d3e:	f0 1f 00 4c 	mcall	80003e6c <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
80003d42:	33 0b       	mov	r11,48
80003d44:	30 ec       	mov	r12,14
80003d46:	f0 1f 00 4a 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
80003d4a:	30 0b       	mov	r11,0
80003d4c:	30 fc       	mov	r12,15
80003d4e:	f0 1f 00 48 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
80003d52:	30 0b       	mov	r11,0
80003d54:	32 0c       	mov	r12,32
80003d56:	f0 1f 00 46 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
80003d5a:	30 0b       	mov	r11,0
80003d5c:	32 1c       	mov	r12,33
80003d5e:	f0 1f 00 44 	mcall	80003e6c <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80003d62:	32 eb       	mov	r11,46
80003d64:	32 9c       	mov	r12,41
80003d66:	f0 1f 00 42 	mcall	80003e6c <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
80003d6a:	30 0b       	mov	r11,0
80003d6c:	35 0c       	mov	r12,80
80003d6e:	f0 1f 00 40 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80003d72:	e0 6b 00 f0 	mov	r11,240
80003d76:	35 1c       	mov	r12,81
80003d78:	f0 1f 00 3d 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
80003d7c:	30 0b       	mov	r11,0
80003d7e:	35 2c       	mov	r12,82
80003d80:	f0 1f 00 3b 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80003d84:	e0 6b 01 40 	mov	r11,320
80003d88:	35 2c       	mov	r12,82
80003d8a:	f0 1f 00 39 	mcall	80003e6c <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
80003d8e:	30 1b       	mov	r11,1
80003d90:	36 1c       	mov	r12,97
80003d92:	f0 1f 00 37 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80003d96:	30 0b       	mov	r11,0
80003d98:	36 ac       	mov	r12,106
80003d9a:	f0 1f 00 35 	mcall	80003e6c <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
80003d9e:	30 0b       	mov	r11,0
80003da0:	e0 6c 00 80 	mov	r12,128
80003da4:	f0 1f 00 32 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80003da8:	30 0b       	mov	r11,0
80003daa:	e0 6c 00 81 	mov	r12,129
80003dae:	f0 1f 00 30 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003db2:	35 fb       	mov	r11,95
80003db4:	e0 6c 00 82 	mov	r12,130
80003db8:	f0 1f 00 2d 	mcall	80003e6c <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
80003dbc:	e0 6b 07 01 	mov	r11,1793
80003dc0:	e0 6c 00 93 	mov	r12,147
80003dc4:	f0 1f 00 2a 	mcall	80003e6c <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80003dc8:	e0 6b 01 00 	mov	r11,256
80003dcc:	30 7c       	mov	r12,7
80003dce:	f0 1f 00 28 	mcall	80003e6c <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003dd2:	30 08       	mov	r8,0
80003dd4:	50 88       	stdsp	sp[0x20],r8
80003dd6:	50 98       	stdsp	sp[0x24],r8
80003dd8:	50 a8       	stdsp	sp[0x28],r8
80003dda:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
80003ddc:	30 0a       	mov	r10,0
80003dde:	30 0b       	mov	r11,0
80003de0:	fa eb 00 00 	st.d	sp[0],r10
80003de4:	fa c9 ff f8 	sub	r9,sp,-8
80003de8:	f2 eb 00 00 	st.d	r9[0],r10
80003dec:	fa c9 ff f0 	sub	r9,sp,-16
80003df0:	f2 eb 00 00 	st.d	r9[0],r10
80003df4:	fa c9 ff e8 	sub	r9,sp,-24
80003df8:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
80003dfc:	30 1b       	mov	r11,1
80003dfe:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
80003e00:	31 49       	mov	r9,20
80003e02:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
80003e04:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
80003e06:	40 09       	lddsp	r9,sp[0x0]
80003e08:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
80003e0c:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
80003e0e:	40 09       	lddsp	r9,sp[0x0]
80003e10:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
80003e14:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
80003e16:	40 09       	lddsp	r9,sp[0x0]
80003e18:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
80003e1c:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
80003e1e:	40 08       	lddsp	r8,sp[0x0]
80003e20:	30 57       	mov	r7,5
80003e22:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80003e26:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
80003e28:	33 cc       	mov	r12,60
80003e2a:	f0 1f 00 12 	mcall	80003e70 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
80003e2e:	fa cc ff e0 	sub	r12,sp,-32
80003e32:	f0 1f 00 11 	mcall	80003e74 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
80003e36:	1a 9b       	mov	r11,sp
80003e38:	0e 9c       	mov	r12,r7
80003e3a:	f0 1f 00 10 	mcall	80003e78 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
80003e3e:	32 0c       	mov	r12,32
80003e40:	f0 1f 00 0f 	mcall	80003e7c <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
80003e44:	2e 8d       	sub	sp,-96
80003e46:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e4a:	00 00       	add	r0,r0
80003e4c:	80 00       	ld.sh	r0,r0[0x0]
80003e4e:	4e a0       	lddpc	r0,80003ff4 <spi1_Init+0x64>
80003e50:	80 00       	ld.sh	r0,r0[0x0]
80003e52:	4e c0       	lddpc	r0,80004000 <spi1_Init+0x70>
80003e54:	80 00       	ld.sh	r0,r0[0x0]
80003e56:	29 c4       	sub	r4,-100
80003e58:	80 00       	ld.sh	r0,r0[0x0]
80003e5a:	2e 66       	sub	r6,-26
80003e5c:	80 00       	ld.sh	r0,r0[0x0]
80003e5e:	2f f4       	sub	r4,-1
80003e60:	80 00       	ld.sh	r0,r0[0x0]
80003e62:	2f 3c       	sub	r12,-13
80003e64:	80 00       	ld.sh	r0,r0[0x0]
80003e66:	2a 10       	sub	r0,-95
80003e68:	80 00       	ld.sh	r0,r0[0x0]
80003e6a:	29 f4       	sub	r4,-97
80003e6c:	80 00       	ld.sh	r0,r0[0x0]
80003e6e:	38 a0       	mov	r0,-118
80003e70:	80 00       	ld.sh	r0,r0[0x0]
80003e72:	29 72       	sub	r2,-105
80003e74:	80 00       	ld.sh	r0,r0[0x0]
80003e76:	2e 00       	sub	r0,-32
80003e78:	80 00       	ld.sh	r0,r0[0x0]
80003e7a:	2d b8       	sub	r8,-37
80003e7c:	80 00       	ld.sh	r0,r0[0x0]
80003e7e:	2d ee       	sub	lr,-34

80003e80 <dac_Init>:
}


// Created 22.11.17 MLN
void dac_Init(void)
{
80003e80:	d4 01       	pushm	lr
	// Configuring PB0-15 for audio output
	AVR32_GPIO.port[1].oders = 0x0000FFFF;
80003e82:	e0 69 ff ff 	mov	r9,65535
80003e86:	fe 78 10 00 	mov	r8,-61440
80003e8a:	f1 49 01 44 	st.w	r8[324],r9
	
	gpio_set_gpio_pin(DAC_CS_PIN);			// Chip select inactive = 1
80003e8e:	32 cc       	mov	r12,44
80003e90:	f0 1f 00 0b 	mcall	80003ebc <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_WR_PIN);			// Write active low
80003e94:	32 dc       	mov	r12,45
80003e96:	f0 1f 00 0a 	mcall	80003ebc <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_LDAC_PIN);		// Transfer active low
80003e9a:	32 ec       	mov	r12,46
80003e9c:	f0 1f 00 08 	mcall	80003ebc <dac_Init+0x3c>
	gpio_set_gpio_pin(DAC_PD_PIN);
80003ea0:	32 ac       	mov	r12,42
80003ea2:	f0 1f 00 07 	mcall	80003ebc <dac_Init+0x3c>
	
	// Deleting DAC contents
	gpio_set_gpio_pin(DAC_CLR_PIN);
80003ea6:	32 fc       	mov	r12,47
80003ea8:	f0 1f 00 05 	mcall	80003ebc <dac_Init+0x3c>
	gpio_clr_gpio_pin(DAC_CLR_PIN);
80003eac:	32 fc       	mov	r12,47
80003eae:	f0 1f 00 05 	mcall	80003ec0 <dac_Init+0x40>
	gpio_set_gpio_pin(DAC_CLR_PIN);
80003eb2:	32 fc       	mov	r12,47
80003eb4:	f0 1f 00 02 	mcall	80003ebc <dac_Init+0x3c>
80003eb8:	d8 02       	popm	pc
80003eba:	00 00       	add	r0,r0
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	29 f4       	sub	r4,-97
80003ec0:	80 00       	ld.sh	r0,r0[0x0]
80003ec2:	2a 10       	sub	r0,-95

80003ec4 <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
80003ec4:	eb cd 40 80 	pushm	r7,lr
80003ec8:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80003eca:	31 fc       	mov	r12,31
80003ecc:	f0 1f 00 13 	mcall	80003f18 <twi_Init+0x54>
	gpio_set_gpio_pin(PIN_SDA);
80003ed0:	31 dc       	mov	r12,29
80003ed2:	f0 1f 00 12 	mcall	80003f18 <twi_Init+0x54>
	gpio_clr_gpio_pin(PIN_RTC_RST);
80003ed6:	31 fc       	mov	r12,31
80003ed8:	f0 1f 00 11 	mcall	80003f1c <twi_Init+0x58>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80003edc:	49 18       	lddpc	r8,80003f20 <twi_Init+0x5c>
80003ede:	fa c7 ff f0 	sub	r7,sp,-16
80003ee2:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ee6:	ee eb 00 00 	st.d	r7[0],r10
80003eea:	70 28       	ld.w	r8,r8[0x8]
80003eec:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
80003eee:	48 e8       	lddpc	r8,80003f24 <twi_Init+0x60>
80003ef0:	1a 9c       	mov	r12,sp
80003ef2:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ef6:	fa eb 00 00 	st.d	sp[0],r10
80003efa:	f0 e8 00 08 	ld.d	r8,r8[8]
80003efe:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
80003f02:	30 2b       	mov	r11,2
80003f04:	f0 1f 00 09 	mcall	80003f28 <twi_Init+0x64>
	twi_master_init(&AVR32_TWI, &i2c_options);
80003f08:	0e 9b       	mov	r11,r7
80003f0a:	fe 7c 2c 00 	mov	r12,-54272
80003f0e:	f0 1f 00 08 	mcall	80003f2c <twi_Init+0x68>
}
80003f12:	2f 9d       	sub	sp,-28
80003f14:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f18:	80 00       	ld.sh	r0,r0[0x0]
80003f1a:	29 f4       	sub	r4,-97
80003f1c:	80 00       	ld.sh	r0,r0[0x0]
80003f1e:	2a 10       	sub	r0,-95
80003f20:	80 00       	ld.sh	r0,r0[0x0]
80003f22:	4f 24       	lddpc	r4,800040e8 <mainGauche+0x50>
80003f24:	80 00       	ld.sh	r0,r0[0x0]
80003f26:	4f 30       	lddpc	r0,800040f0 <mainGauche+0x58>
80003f28:	80 00       	ld.sh	r0,r0[0x0]
80003f2a:	29 c4       	sub	r4,-100
80003f2c:	80 00       	ld.sh	r0,r0[0x0]
80003f2e:	32 f0       	mov	r0,47

80003f30 <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
80003f30:	d4 01       	pushm	lr
	
	static const gpio_map_t T1_GPIO = {
		{PIN_T1_IOA, FCT_T1_IOA}
	};
	
	gpio_enable_module(T1_GPIO, 1);
80003f32:	30 1b       	mov	r11,1
80003f34:	48 ec       	lddpc	r12,80003f6c <tc1_Init+0x3c>
80003f36:	f0 1f 00 0f 	mcall	80003f70 <tc1_Init+0x40>
	
	
	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
80003f3a:	48 fb       	lddpc	r11,80003f74 <tc1_Init+0x44>
80003f3c:	fe 7c 38 00 	mov	r12,-51200
80003f40:	f0 1f 00 0e 	mcall	80003f78 <tc1_Init+0x48>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value. 181
80003f44:	e0 6a 00 b5 	mov	r10,181
80003f48:	30 1b       	mov	r11,1
80003f4a:	fe 7c 38 00 	mov	r12,-51200
80003f4e:	f0 1f 00 0c 	mcall	80003f7c <tc1_Init+0x4c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
80003f52:	48 ca       	lddpc	r10,80003f80 <tc1_Init+0x50>
80003f54:	30 1b       	mov	r11,1
80003f56:	fe 7c 38 00 	mov	r12,-51200
80003f5a:	f0 1f 00 0b 	mcall	80003f84 <tc1_Init+0x54>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003f5e:	30 0a       	mov	r10,0
80003f60:	e0 6b 01 c1 	mov	r11,449
80003f64:	48 9c       	lddpc	r12,80003f88 <tc1_Init+0x58>
80003f66:	f0 1f 00 0a 	mcall	80003f8c <tc1_Init+0x5c>
	//tc_start(&AVR32_TC, TC1_CHANNEL);
}
80003f6a:	d8 02       	popm	pc
80003f6c:	80 00       	ld.sh	r0,r0[0x0]
80003f6e:	4f 40       	lddpc	r0,8000413c <sdcard_setFileToRead+0x2c>
80003f70:	80 00       	ld.sh	r0,r0[0x0]
80003f72:	29 c4       	sub	r4,-100
80003f74:	80 00       	ld.sh	r0,r0[0x0]
80003f76:	4f 1c       	lddpc	r12,80004138 <sdcard_setFileToRead+0x28>
80003f78:	80 00       	ld.sh	r0,r0[0x0]
80003f7a:	30 36       	mov	r6,3
80003f7c:	80 00       	ld.sh	r0,r0[0x0]
80003f7e:	30 f6       	mov	r6,15
80003f80:	80 00       	ld.sh	r0,r0[0x0]
80003f82:	4f 08       	lddpc	r8,80004140 <sdcard_setFileToRead+0x30>
80003f84:	80 00       	ld.sh	r0,r0[0x0]
80003f86:	31 2a       	mov	r10,18
80003f88:	80 00       	ld.sh	r0,r0[0x0]
80003f8a:	36 0c       	mov	r12,96
80003f8c:	80 00       	ld.sh	r0,r0[0x0]
80003f8e:	2a 30       	sub	r0,-93

80003f90 <spi1_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi1_Init(void) {
80003f90:	eb cd 40 c0 	pushm	r6-r7,lr
80003f94:	21 2d       	sub	sp,72
		{ PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{ PIN_NPCS_DA, FCT_NPCS_DA		},
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80003f96:	4a b8       	lddpc	r8,80004040 <spi1_Init+0xb0>
80003f98:	fa cc ff e0 	sub	r12,sp,-32
80003f9c:	f0 ea 00 00 	ld.d	r10,r8[0]
80003fa0:	f8 eb 00 00 	st.d	r12[0],r10
80003fa4:	f0 ea 00 08 	ld.d	r10,r8[8]
80003fa8:	f8 eb 00 08 	st.d	r12[8],r10
80003fac:	f0 ea 00 10 	ld.d	r10,r8[16]
80003fb0:	f8 eb 00 10 	st.d	r12[16],r10
80003fb4:	f0 ea 00 18 	ld.d	r10,r8[24]
80003fb8:	f8 eb 00 18 	st.d	r12[24],r10
80003fbc:	f0 e8 00 20 	ld.d	r8,r8[32]
80003fc0:	f8 e9 00 20 	st.d	r12[32],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80003fc4:	4a 08       	lddpc	r8,80004044 <spi1_Init+0xb4>
80003fc6:	fa c7 ff f0 	sub	r7,sp,-16
80003fca:	f0 ea 00 00 	ld.d	r10,r8[0]
80003fce:	ee eb 00 00 	st.d	r7[0],r10
80003fd2:	f0 e8 00 08 	ld.d	r8,r8[8]
80003fd6:	ee e9 00 08 	st.d	r7[8],r8
		.spck_delay		= 	0,			// Delay entre CS et SPCK.
		.trans_delay	= 	0,			// Delay entre deux transfert.
		.stay_act		=	1,			// ?
		.spi_mode		= 	0,			// ?
		.modfdis		=	1			// ?
	};
80003fda:	49 c8       	lddpc	r8,80004048 <spi1_Init+0xb8>
80003fdc:	1a 96       	mov	r6,sp
80003fde:	f0 ea 00 00 	ld.d	r10,r8[0]
80003fe2:	fa eb 00 00 	st.d	sp[0],r10
80003fe6:	f0 e8 00 08 	ld.d	r8,r8[8]
80003fea:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(SPI1_GPIO_MAP, sizeof (SPI1_GPIO_MAP)/ sizeof(SPI1_GPIO_MAP[0]));
80003fee:	30 5b       	mov	r11,5
80003ff0:	f0 1f 00 17 	mcall	8000404c <spi1_Init+0xbc>
	
	// Initializing SPI as master
	spi_initMaster(SD_MMC_SPI, &spiOptionsDA2);
80003ff4:	0e 9b       	mov	r11,r7
80003ff6:	fe 7c 28 00 	mov	r12,-55296
80003ffa:	f0 1f 00 16 	mcall	80004050 <spi1_Init+0xc0>
	
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80003ffe:	30 09       	mov	r9,0
80004000:	12 9a       	mov	r10,r9
80004002:	12 9b       	mov	r11,r9
80004004:	fe 7c 28 00 	mov	r12,-55296
80004008:	f0 1f 00 13 	mcall	80004054 <spi1_Init+0xc4>
	// Initializes volume control DAC
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsDA2, BOARD_OSC0_HZ);
8000400c:	e0 6a 90 00 	mov	r10,36864
80004010:	ea 1a 03 d0 	orh	r10,0x3d0
80004014:	0e 9b       	mov	r11,r7
80004016:	fe 7c 28 00 	mov	r12,-55296
8000401a:	f0 1f 00 10 	mcall	80004058 <spi1_Init+0xc8>
	spi_setupChipReg(SD_MMC_SPI, &spiOptionsSD,  BOARD_OSC0_HZ);
8000401e:	e0 6a 90 00 	mov	r10,36864
80004022:	ea 1a 03 d0 	orh	r10,0x3d0
80004026:	1a 9b       	mov	r11,sp
80004028:	fe 7c 28 00 	mov	r12,-55296
8000402c:	f0 1f 00 0b 	mcall	80004058 <spi1_Init+0xc8>
	
	spi_enable(SD_MMC_SPI);
80004030:	fe 7c 28 00 	mov	r12,-55296
80004034:	f0 1f 00 0a 	mcall	8000405c <spi1_Init+0xcc>
}
80004038:	2e ed       	sub	sp,-72
8000403a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000403e:	00 00       	add	r0,r0
80004040:	80 00       	ld.sh	r0,r0[0x0]
80004042:	4e e0       	lddpc	r0,800041f8 <_pdcaInit+0x34>
80004044:	80 00       	ld.sh	r0,r0[0x0]
80004046:	4e d0       	lddpc	r0,800041f8 <_pdcaInit+0x34>
80004048:	80 00       	ld.sh	r0,r0[0x0]
8000404a:	4f 0c       	lddpc	r12,80004208 <_pdcaInit+0x44>
8000404c:	80 00       	ld.sh	r0,r0[0x0]
8000404e:	29 c4       	sub	r4,-100
80004050:	80 00       	ld.sh	r0,r0[0x0]
80004052:	2e 66       	sub	r6,-26
80004054:	80 00       	ld.sh	r0,r0[0x0]
80004056:	2e 9e       	sub	lr,-23
80004058:	80 00       	ld.sh	r0,r0[0x0]
8000405a:	2f 3c       	sub	r12,-13
8000405c:	80 00       	ld.sh	r0,r0[0x0]
8000405e:	2f f4       	sub	r4,-1

80004060 <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80004060:	d4 01       	pushm	lr
	sysclk_init();
80004062:	f0 1f 00 08 	mcall	80004080 <board_init+0x20>
	
	Disable_global_interrupt();
80004066:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80004068:	f0 1f 00 07 	mcall	80004084 <board_init+0x24>
	cpu_irq_enable();
8000406c:	d5 03       	csrf	0x10
	
	twi_Init();
8000406e:	f0 1f 00 07 	mcall	80004088 <board_init+0x28>
	spi1_Init();
80004072:	f0 1f 00 07 	mcall	8000408c <board_init+0x2c>
	//tc0_Init();
	tc1_Init();
80004076:	f0 1f 00 07 	mcall	80004090 <board_init+0x30>
	dac_Init();
8000407a:	f0 1f 00 07 	mcall	80004094 <board_init+0x34>
}
8000407e:	d8 02       	popm	pc
80004080:	80 00       	ld.sh	r0,r0[0x0]
80004082:	48 b4       	lddpc	r4,800040ac <mainGauche+0x14>
80004084:	80 00       	ld.sh	r0,r0[0x0]
80004086:	2a b0       	sub	r0,-85
80004088:	80 00       	ld.sh	r0,r0[0x0]
8000408a:	3e c4       	mov	r4,-20
8000408c:	80 00       	ld.sh	r0,r0[0x0]
8000408e:	3f 90       	mov	r0,-7
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	3f 30       	mov	r0,-13
80004094:	80 00       	ld.sh	r0,r0[0x0]
80004096:	3e 80       	mov	r0,-24

80004098 <mainGauche>:
#include "RTC/rtc.h"
#include "mainGauche.h"



void mainGauche(void){
80004098:	eb cd 40 80 	pushm	r7,lr
8000409c:	20 4d       	sub	sp,16
	
	board_init();
8000409e:	f0 1f 00 15 	mcall	800040f0 <mainGauche+0x58>
	screen_Init();
800040a2:	f0 1f 00 15 	mcall	800040f4 <mainGauche+0x5c>
	//sdcard_init();
	//gui_loadingScreen();
	screen_SetPixels(Rect(0,0,320,240), (Color){RED});
800040a6:	30 0b       	mov	r11,0
800040a8:	50 0b       	stdsp	sp[0x0],r11
800040aa:	31 f8       	mov	r8,31
800040ac:	ba 08       	st.h	sp[0x0],r8
800040ae:	e0 68 00 f0 	mov	r8,240
800040b2:	e0 69 01 40 	mov	r9,320
800040b6:	16 9a       	mov	r10,r11
800040b8:	fa cc ff fc 	sub	r12,sp,-4
800040bc:	f0 1f 00 0f 	mcall	800040f8 <mainGauche+0x60>
800040c0:	40 08       	lddsp	r8,sp[0x0]
800040c2:	1a d8       	st.w	--sp,r8
800040c4:	fa e8 00 08 	ld.d	r8,sp[8]
800040c8:	bb 29       	st.d	--sp,r8
800040ca:	f0 1f 00 0d 	mcall	800040fc <mainGauche+0x64>
	
	
	gfx_BeginNewTerminal((Vector2){20,220});
800040ce:	30 4a       	mov	r10,4
800040d0:	48 cb       	lddpc	r11,80004100 <mainGauche+0x68>
800040d2:	fa cc ff e8 	sub	r12,sp,-24
800040d6:	f0 1f 00 0c 	mcall	80004104 <mainGauche+0x6c>
800040da:	40 68       	lddsp	r8,sp[0x18]
800040dc:	1a d8       	st.w	--sp,r8
800040de:	f0 1f 00 0b 	mcall	80004108 <mainGauche+0x70>
800040e2:	2f cd       	sub	sp,-16
	//gfx_AddLineToTerminal("Heure : ", 8, (Color){WHITE}, 0);
	while(1){
		audio_playFile(1);
800040e4:	30 17       	mov	r7,1
800040e6:	0e 9c       	mov	r12,r7
800040e8:	f0 1f 00 09 	mcall	8000410c <mainGauche+0x74>
800040ec:	cf db       	rjmp	800040e6 <mainGauche+0x4e>
800040ee:	00 00       	add	r0,r0
800040f0:	80 00       	ld.sh	r0,r0[0x0]
800040f2:	40 60       	lddsp	r0,sp[0x18]
800040f4:	80 00       	ld.sh	r0,r0[0x0]
800040f6:	3a a4       	mov	r4,-86
800040f8:	80 00       	ld.sh	r0,r0[0x0]
800040fa:	38 90       	mov	r0,-119
800040fc:	80 00       	ld.sh	r0,r0[0x0]
800040fe:	3a 04       	mov	r4,-96
80004100:	80 00       	ld.sh	r0,r0[0x0]
80004102:	4f 48       	lddpc	r8,800042d0 <_readSector+0xc>
80004104:	80 00       	ld.sh	r0,r0[0x0]
80004106:	49 54       	lddpc	r4,80004158 <sdcard_setFileToRead+0x48>
80004108:	80 00       	ld.sh	r0,r0[0x0]
8000410a:	38 20       	mov	r0,-126
8000410c:	80 00       	ld.sh	r0,r0[0x0]
8000410e:	37 1c       	mov	r12,113

80004110 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
80004110:	a5 7c       	lsl	r12,0x5
80004112:	49 78       	lddpc	r8,8000416c <sdcard_setFileToRead+0x5c>
80004114:	f0 0c 00 0c 	add	r12,r8,r12
80004118:	78 78       	ld.w	r8,r12[0x1c]
8000411a:	49 69       	lddpc	r9,80004170 <sdcard_setFileToRead+0x60>
8000411c:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
8000411e:	58 08       	cp.w	r8,0
80004120:	c0 21       	brne	80004124 <sdcard_setFileToRead+0x14>
80004122:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
80004124:	49 49       	lddpc	r9,80004174 <sdcard_setFileToRead+0x64>
80004126:	13 89       	ld.ub	r9,r9[0x0]
80004128:	20 28       	sub	r8,2
8000412a:	f2 08 02 48 	mul	r8,r9,r8
8000412e:	49 39       	lddpc	r9,80004178 <sdcard_setFileToRead+0x68>
80004130:	72 09       	ld.w	r9,r9[0x0]
80004132:	12 08       	add	r8,r9
80004134:	49 29       	lddpc	r9,8000417c <sdcard_setFileToRead+0x6c>
80004136:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
80004138:	49 29       	lddpc	r9,80004180 <sdcard_setFileToRead+0x70>
8000413a:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
8000413c:	49 28       	lddpc	r8,80004184 <sdcard_setFileToRead+0x74>
8000413e:	11 89       	ld.ub	r9,r8[0x0]
80004140:	30 08       	mov	r8,0
80004142:	f0 09 18 00 	cp.b	r9,r8
80004146:	c0 b0       	breq	8000415c <sdcard_setFileToRead+0x4c>
		division = 7;
80004148:	30 79       	mov	r9,7
8000414a:	49 08       	lddpc	r8,80004188 <sdcard_setFileToRead+0x78>
8000414c:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
8000414e:	e0 69 ff f8 	mov	r9,65528
80004152:	ea 19 0f ff 	orh	r9,0xfff
80004156:	48 e8       	lddpc	r8,8000418c <sdcard_setFileToRead+0x7c>
80004158:	91 09       	st.w	r8[0x0],r9
8000415a:	5e ff       	retal	1
	}
	else{
		division = 8;
8000415c:	30 89       	mov	r9,8
8000415e:	48 b8       	lddpc	r8,80004188 <sdcard_setFileToRead+0x78>
80004160:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
80004162:	e0 69 ff ef 	mov	r9,65519
80004166:	48 a8       	lddpc	r8,8000418c <sdcard_setFileToRead+0x7c>
80004168:	91 09       	st.w	r8[0x0],r9
8000416a:	5e ff       	retal	1
8000416c:	00 00       	add	r0,r0
8000416e:	09 9c       	ld.ub	r12,r4[0x1]
80004170:	00 00       	add	r0,r0
80004172:	09 90       	ld.ub	r0,r4[0x1]
80004174:	00 00       	add	r0,r0
80004176:	09 98       	ld.ub	r8,r4[0x1]
80004178:	00 00       	add	r0,r0
8000417a:	18 1c       	sub	r12,r12
8000417c:	00 00       	add	r0,r0
8000417e:	09 94       	ld.ub	r4,r4[0x1]
80004180:	00 00       	add	r0,r0
80004182:	18 28       	rsub	r8,r12
80004184:	00 00       	add	r0,r0
80004186:	07 46       	ld.w	r6,--r3
80004188:	00 00       	add	r0,r0
8000418a:	18 2c       	rsub	r12,r12
8000418c:	00 00       	add	r0,r0
8000418e:	09 8c       	ld.ub	r12,r4[0x0]

80004190 <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
80004190:	d4 01       	pushm	lr
	// Disable all interrupts.
	//Disable_global_interrupt();
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
80004192:	30 0c       	mov	r12,0
80004194:	f0 1f 00 08 	mcall	800041b4 <pdcaISR+0x24>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80004198:	f0 1f 00 08 	mcall	800041b8 <pdcaISR+0x28>
	// Disable unnecessary channel
	pdca_disable(1);
8000419c:	30 1c       	mov	r12,1
8000419e:	f0 1f 00 08 	mcall	800041bc <pdcaISR+0x2c>
	pdca_disable(0);
800041a2:	30 0c       	mov	r12,0
800041a4:	f0 1f 00 06 	mcall	800041bc <pdcaISR+0x2c>
	// Enable all interrupts.
	//Enable_global_interrupt();
	endOfTransfer = true;
800041a8:	30 19       	mov	r9,1
800041aa:	48 68       	lddpc	r8,800041c0 <pdcaISR+0x30>
800041ac:	b0 89       	st.b	r8[0x0],r9
800041ae:	d4 02       	popm	lr
800041b0:	d6 03       	rete
800041b2:	00 00       	add	r0,r0
800041b4:	80 00       	ld.sh	r0,r0[0x0]
800041b6:	2b a8       	sub	r8,-70
800041b8:	80 00       	ld.sh	r0,r0[0x0]
800041ba:	21 20       	sub	r0,18
800041bc:	80 00       	ld.sh	r0,r0[0x0]
800041be:	2b 50       	sub	r0,-75
800041c0:	00 00       	add	r0,r0
800041c2:	07 47       	ld.w	r7,--r3

800041c4 <_pdcaInit>:
		entry++;
	}
}

void _pdcaInit(void)
{
800041c4:	eb cd 40 b0 	pushm	r4-r5,r7,lr
800041c8:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
800041ca:	49 78       	lddpc	r8,80004224 <_pdcaInit+0x60>
800041cc:	fa c7 ff e8 	sub	r7,sp,-24
800041d0:	f0 ea 00 00 	ld.d	r10,r8[0]
800041d4:	ee eb 00 00 	st.d	r7[0],r10
800041d8:	f0 ea 00 08 	ld.d	r10,r8[8]
800041dc:	ee eb 00 08 	st.d	r7[8],r10
800041e0:	f0 e8 00 10 	ld.d	r8,r8[16]
800041e4:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
800041e8:	49 08       	lddpc	r8,80004228 <_pdcaInit+0x64>
800041ea:	1a 9b       	mov	r11,sp
800041ec:	f0 e4 00 00 	ld.d	r4,r8[0]
800041f0:	fa e5 00 00 	st.d	sp[0],r4
800041f4:	f0 e4 00 08 	ld.d	r4,r8[8]
800041f8:	fa e5 00 08 	st.d	sp[8],r4
800041fc:	f0 e8 00 10 	ld.d	r8,r8[16]
80004200:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
80004204:	30 1c       	mov	r12,1
80004206:	f0 1f 00 0a 	mcall	8000422c <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
8000420a:	0e 9b       	mov	r11,r7
8000420c:	30 0c       	mov	r12,0
8000420e:	f0 1f 00 08 	mcall	8000422c <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
80004212:	30 1a       	mov	r10,1
80004214:	36 0b       	mov	r11,96
80004216:	48 7c       	lddpc	r12,80004230 <_pdcaInit+0x6c>
80004218:	f0 1f 00 07 	mcall	80004234 <_pdcaInit+0x70>
}
8000421c:	2f 4d       	sub	sp,-48
8000421e:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80004222:	00 00       	add	r0,r0
80004224:	80 00       	ld.sh	r0,r0[0x0]
80004226:	4f 64       	lddpc	r4,800043fc <sdcard_getNextSectorFast+0x14>
80004228:	80 00       	ld.sh	r0,r0[0x0]
8000422a:	4f 4c       	lddpc	r12,800043f8 <sdcard_getNextSectorFast+0x10>
8000422c:	80 00       	ld.sh	r0,r0[0x0]
8000422e:	2c 08       	sub	r8,-64
80004230:	80 00       	ld.sh	r0,r0[0x0]
80004232:	41 90       	lddsp	r0,sp[0x64]
80004234:	80 00       	ld.sh	r0,r0[0x0]
80004236:	2a 30       	sub	r0,-93

80004238 <_readSectorFast>:
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI

	return true;   // Read done.
}

bool _readSectorFast(void *ram, uint32_t sector){
80004238:	eb cd 40 80 	pushm	r7,lr
8000423c:	16 97       	mov	r7,r11
	pdca_load_channel( 0, ram, 512);
8000423e:	e0 6a 02 00 	mov	r10,512
80004242:	18 9b       	mov	r11,r12
80004244:	30 0c       	mov	r12,0
80004246:	f0 1f 00 17 	mcall	800042a0 <_readSectorFast+0x68>
	pdca_load_channel( 1, dummyData, 512);
8000424a:	e0 6a 02 00 	mov	r10,512
8000424e:	49 6b       	lddpc	r11,800042a4 <_readSectorFast+0x6c>
80004250:	30 1c       	mov	r12,1
80004252:	f0 1f 00 14 	mcall	800042a0 <_readSectorFast+0x68>
	endOfTransfer = false;
80004256:	30 09       	mov	r9,0
80004258:	49 48       	lddpc	r8,800042a8 <_readSectorFast+0x70>
8000425a:	b0 89       	st.b	r8[0x0],r9
	
	if(sd_mmc_spi_read_open_PDCA(sector)){
8000425c:	0e 9c       	mov	r12,r7
8000425e:	f0 1f 00 14 	mcall	800042ac <_readSectorFast+0x74>
80004262:	c1 b0       	breq	80004298 <_readSectorFast+0x60>
		pdca_enable_interrupt_transfer_complete(0);
80004264:	30 0c       	mov	r12,0
80004266:	f0 1f 00 13 	mcall	800042b0 <_readSectorFast+0x78>
		
		spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000426a:	30 1b       	mov	r11,1
8000426c:	fe 7c 28 00 	mov	r12,-55296
80004270:	f0 1f 00 11 	mcall	800042b4 <_readSectorFast+0x7c>
		spi_write(SD_MMC_SPI, 0xFF);
80004274:	e0 6b 00 ff 	mov	r11,255
80004278:	fe 7c 28 00 	mov	r12,-55296
8000427c:	f0 1f 00 0f 	mcall	800042b8 <_readSectorFast+0x80>
		
		pdca_enable(0);
80004280:	30 0c       	mov	r12,0
80004282:	f0 1f 00 0f 	mcall	800042bc <_readSectorFast+0x84>
		pdca_enable(1);
80004286:	30 1c       	mov	r12,1
80004288:	f0 1f 00 0d 	mcall	800042bc <_readSectorFast+0x84>
		while(!endOfTransfer);
8000428c:	48 79       	lddpc	r9,800042a8 <_readSectorFast+0x70>
8000428e:	13 88       	ld.ub	r8,r9[0x0]
80004290:	58 08       	cp.w	r8,0
80004292:	cf e0       	breq	8000428e <_readSectorFast+0x56>
80004294:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		return true;
	}else{
		sd_mmc_spi_read_close_PDCA();
80004298:	f0 1f 00 0a 	mcall	800042c0 <_readSectorFast+0x88>
8000429c:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800042a0:	80 00       	ld.sh	r0,r0[0x0]
800042a2:	2b d0       	sub	r0,-67
800042a4:	00 00       	add	r0,r0
800042a6:	00 1c       	sub	r12,r0
800042a8:	00 00       	add	r0,r0
800042aa:	07 47       	ld.w	r7,--r3
800042ac:	80 00       	ld.sh	r0,r0[0x0]
800042ae:	23 78       	sub	r8,55
800042b0:	80 00       	ld.sh	r0,r0[0x0]
800042b2:	2b 70       	sub	r0,-73
800042b4:	80 00       	ld.sh	r0,r0[0x0]
800042b6:	2e ca       	sub	r10,-20
800042b8:	80 00       	ld.sh	r0,r0[0x0]
800042ba:	2f fa       	sub	r10,-1
800042bc:	80 00       	ld.sh	r0,r0[0x0]
800042be:	2b 60       	sub	r0,-74
800042c0:	80 00       	ld.sh	r0,r0[0x0]
800042c2:	21 20       	sub	r0,18

800042c4 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
800042c4:	eb cd 40 f8 	pushm	r3-r7,lr
800042c8:	20 1d       	sub	sp,4
800042ca:	18 94       	mov	r4,r12
800042cc:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
800042ce:	f0 1f 00 3f 	mcall	800043c8 <_readSector+0x104>
800042d2:	c7 80       	breq	800043c2 <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800042d4:	30 1b       	mov	r11,1
800042d6:	fe 7c 28 00 	mov	r12,-55296
800042da:	f0 1f 00 3d 	mcall	800043cc <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
800042de:	4b d8       	lddpc	r8,800043d0 <_readSector+0x10c>
800042e0:	11 89       	ld.ub	r9,r8[0x0]
800042e2:	30 38       	mov	r8,3
800042e4:	f0 09 18 00 	cp.b	r9,r8
800042e8:	c0 61       	brne	800042f4 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
800042ea:	0e 9b       	mov	r11,r7
800042ec:	31 1c       	mov	r12,17
800042ee:	f0 1f 00 3a 	mcall	800043d4 <_readSector+0x110>
800042f2:	c0 68       	rjmp	800042fe <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
800042f4:	ee 0b 15 09 	lsl	r11,r7,0x9
800042f8:	31 1c       	mov	r12,17
800042fa:	f0 1f 00 37 	mcall	800043d4 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
800042fe:	58 0c       	cp.w	r12,0
80004300:	c1 20       	breq	80004324 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80004302:	30 1b       	mov	r11,1
80004304:	fe 7c 28 00 	mov	r12,-55296
80004308:	f0 1f 00 34 	mcall	800043d8 <_readSector+0x114>
8000430c:	30 0c       	mov	r12,0
		return false;
8000430e:	c5 a8       	rjmp	800043c2 <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
80004310:	20 17       	sub	r7,1
80004312:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
80004314:	c0 d1       	brne	8000432e <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80004316:	30 1b       	mov	r11,1
80004318:	fe 7c 28 00 	mov	r12,-55296
8000431c:	f0 1f 00 2f 	mcall	800043d8 <_readSector+0x114>
80004320:	30 0c       	mov	r12,0
			return false;
80004322:	c5 08       	rjmp	800043c2 <_readSector+0xfe>
80004324:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80004328:	e0 65 00 ff 	mov	r5,255
8000432c:	3f f6       	mov	r6,-1
8000432e:	0a 9c       	mov	r12,r5
80004330:	f0 1f 00 2b 	mcall	800043dc <_readSector+0x118>
80004334:	ec 0c 18 00 	cp.b	r12,r6
80004338:	ce c0       	breq	80004310 <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
8000433a:	3f e8       	mov	r8,-2
8000433c:	f0 0c 18 00 	cp.b	r12,r8
80004340:	c0 e0       	breq	8000435c <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
80004342:	e0 6b 00 ff 	mov	r11,255
80004346:	fe 7c 28 00 	mov	r12,-55296
8000434a:	f0 1f 00 26 	mcall	800043e0 <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000434e:	30 1b       	mov	r11,1
80004350:	fe 7c 28 00 	mov	r12,-55296
80004354:	f0 1f 00 21 	mcall	800043d8 <_readSector+0x114>
80004358:	30 0c       	mov	r12,0
		return false;
8000435a:	c3 48       	rjmp	800043c2 <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
8000435c:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
8000435e:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80004362:	e0 64 00 ff 	mov	r4,255
80004366:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
8000436a:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
8000436e:	08 9b       	mov	r11,r4
80004370:	0c 9c       	mov	r12,r6
80004372:	f0 1f 00 1c 	mcall	800043e0 <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
80004376:	06 9b       	mov	r11,r3
80004378:	0c 9c       	mov	r12,r6
8000437a:	f0 1f 00 1b 	mcall	800043e4 <_readSector+0x120>
		*_ram++=data_read;
8000437e:	9a 18       	ld.sh	r8,sp[0x2]
80004380:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80004382:	0a 37       	cp.w	r7,r5
80004384:	cf 51       	brne	8000436e <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
80004386:	e0 6b 00 ff 	mov	r11,255
8000438a:	fe 7c 28 00 	mov	r12,-55296
8000438e:	f0 1f 00 15 	mcall	800043e0 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80004392:	e0 6b 00 ff 	mov	r11,255
80004396:	fe 7c 28 00 	mov	r12,-55296
8000439a:	f0 1f 00 12 	mcall	800043e0 <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
8000439e:	e0 6b 00 ff 	mov	r11,255
800043a2:	fe 7c 28 00 	mov	r12,-55296
800043a6:	f0 1f 00 0f 	mcall	800043e0 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
800043aa:	e0 6b 00 ff 	mov	r11,255
800043ae:	fe 7c 28 00 	mov	r12,-55296
800043b2:	f0 1f 00 0c 	mcall	800043e0 <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800043b6:	30 1b       	mov	r11,1
800043b8:	fe 7c 28 00 	mov	r12,-55296
800043bc:	f0 1f 00 07 	mcall	800043d8 <_readSector+0x114>
800043c0:	30 1c       	mov	r12,1

	return true;   // Read done.
}
800043c2:	2f fd       	sub	sp,-4
800043c4:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800043c8:	80 00       	ld.sh	r0,r0[0x0]
800043ca:	21 9c       	sub	r12,25
800043cc:	80 00       	ld.sh	r0,r0[0x0]
800043ce:	2e ca       	sub	r10,-20
800043d0:	00 00       	add	r0,r0
800043d2:	09 5e       	ld.sh	lr,--r4
800043d4:	80 00       	ld.sh	r0,r0[0x0]
800043d6:	21 f4       	sub	r4,31
800043d8:	80 00       	ld.sh	r0,r0[0x0]
800043da:	2f 16       	sub	r6,-15
800043dc:	80 00       	ld.sh	r0,r0[0x0]
800043de:	21 68       	sub	r8,22
800043e0:	80 00       	ld.sh	r0,r0[0x0]
800043e2:	2f fa       	sub	r10,-1
800043e4:	80 00       	ld.sh	r0,r0[0x0]
800043e6:	30 16       	mov	r6,1

800043e8 <sdcard_getNextSectorFast>:
		clustersFirstSector = sector;
	}
	return true;
}

bool sdcard_getNextSectorFast(uint8_t *d){
800043e8:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
800043ec:	4b 98       	lddpc	r8,800044d0 <sdcard_getNextSectorFast+0xe8>
800043ee:	70 0b       	ld.w	r11,r8[0x0]
800043f0:	4b 98       	lddpc	r8,800044d4 <sdcard_getNextSectorFast+0xec>
800043f2:	70 08       	ld.w	r8,r8[0x0]
800043f4:	10 3b       	cp.w	r11,r8
800043f6:	c0 31       	brne	800043fc <sdcard_getNextSectorFast+0x14>
800043f8:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	return false;
	
	_readSectorFast(d,sector++);
800043fc:	4b 57       	lddpc	r7,800044d0 <sdcard_getNextSectorFast+0xe8>
800043fe:	f6 c8 ff ff 	sub	r8,r11,-1
80004402:	8f 08       	st.w	r7[0x0],r8
80004404:	f0 1f 00 35 	mcall	800044d8 <sdcard_getNextSectorFast+0xf0>
	
	if(sector > clustersFirstSector + sectorPerCluster){
80004408:	4b 58       	lddpc	r8,800044dc <sdcard_getNextSectorFast+0xf4>
8000440a:	11 89       	ld.ub	r9,r8[0x0]
8000440c:	4b 58       	lddpc	r8,800044e0 <sdcard_getNextSectorFast+0xf8>
8000440e:	70 08       	ld.w	r8,r8[0x0]
80004410:	10 09       	add	r9,r8
80004412:	6e 08       	ld.w	r8,r7[0x0]
80004414:	10 39       	cp.w	r9,r8
80004416:	c0 33       	brcs	8000441c <sdcard_getNextSectorFast+0x34>
80004418:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		//FUNKY FANKY'S CODE
		_readSector(&data, (cluster >> division) + FATSector);
8000441c:	4b 28       	lddpc	r8,800044e4 <sdcard_getNextSectorFast+0xfc>
8000441e:	11 88       	ld.ub	r8,r8[0x0]
80004420:	4b 29       	lddpc	r9,800044e8 <sdcard_getNextSectorFast+0x100>
80004422:	72 0b       	ld.w	r11,r9[0x0]
80004424:	f6 08 0a 4b 	lsr	r11,r11,r8
80004428:	4b 18       	lddpc	r8,800044ec <sdcard_getNextSectorFast+0x104>
8000442a:	70 08       	ld.w	r8,r8[0x0]
8000442c:	10 0b       	add	r11,r8
8000442e:	4b 1c       	lddpc	r12,800044f0 <sdcard_getNextSectorFast+0x108>
80004430:	f0 1f 00 31 	mcall	800044f4 <sdcard_getNextSectorFast+0x10c>
		if(isFAT32){
80004434:	4b 18       	lddpc	r8,800044f8 <sdcard_getNextSectorFast+0x110>
80004436:	11 89       	ld.ub	r9,r8[0x0]
80004438:	30 08       	mov	r8,0
8000443a:	f0 09 18 00 	cp.b	r9,r8
8000443e:	c2 60       	breq	8000448a <sdcard_getNextSectorFast+0xa2>
			cluster = data[0x01FF & (cluster * 4)]
80004440:	4a aa       	lddpc	r10,800044e8 <sdcard_getNextSectorFast+0x100>
80004442:	74 0b       	ld.w	r11,r10[0x0]
80004444:	f6 09 15 02 	lsl	r9,r11,0x2
80004448:	4a a8       	lddpc	r8,800044f0 <sdcard_getNextSectorFast+0x108>
8000444a:	f2 cc ff ff 	sub	r12,r9,-1
8000444e:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80004452:	f0 0c 07 07 	ld.ub	r7,r8[r12]
80004456:	a9 67       	lsl	r7,0x8
80004458:	f2 cc ff fd 	sub	r12,r9,-3
8000445c:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80004460:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80004464:	b9 6c       	lsl	r12,0x18
80004466:	ee 0c 00 0c 	add	r12,r7,r12
8000446a:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
8000446e:	f0 09 07 09 	ld.ub	r9,r8[r9]
80004472:	12 0c       	add	r12,r9
80004474:	a3 6b       	lsl	r11,0x2
80004476:	2f eb       	sub	r11,-2
80004478:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000447c:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80004480:	b1 69       	lsl	r9,0x10
80004482:	f8 09 00 08 	add	r8,r12,r9
80004486:	95 08       	st.w	r10[0x0],r8
80004488:	c1 38       	rjmp	800044ae <sdcard_getNextSectorFast+0xc6>
			+(data[0x01FF & (cluster * 4 + 1)] << 8)
			+(data[0x01FF & (cluster * 4 + 2)] << 16)
			+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
8000448a:	49 88       	lddpc	r8,800044e8 <sdcard_getNextSectorFast+0x100>
8000448c:	70 0a       	ld.w	r10,r8[0x0]
8000448e:	a1 7a       	lsl	r10,0x1
80004490:	49 89       	lddpc	r9,800044f0 <sdcard_getNextSectorFast+0x108>
80004492:	f4 cb ff ff 	sub	r11,r10,-1
80004496:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000449a:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
8000449e:	a9 6b       	lsl	r11,0x8
800044a0:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
800044a4:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
800044a8:	f6 0a 00 09 	add	r9,r11,r10
800044ac:	91 09       	st.w	r8[0x0],r9
			+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		//NORMAL
		sector = (cluster - 2) * sectorPerCluster + dataSector;
800044ae:	48 c8       	lddpc	r8,800044dc <sdcard_getNextSectorFast+0xf4>
800044b0:	11 89       	ld.ub	r9,r8[0x0]
800044b2:	48 e8       	lddpc	r8,800044e8 <sdcard_getNextSectorFast+0x100>
800044b4:	70 08       	ld.w	r8,r8[0x0]
800044b6:	20 28       	sub	r8,2
800044b8:	f2 08 02 48 	mul	r8,r9,r8
800044bc:	49 09       	lddpc	r9,800044fc <sdcard_getNextSectorFast+0x114>
800044be:	72 09       	ld.w	r9,r9[0x0]
800044c0:	12 08       	add	r8,r9
800044c2:	48 49       	lddpc	r9,800044d0 <sdcard_getNextSectorFast+0xe8>
800044c4:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
800044c6:	48 79       	lddpc	r9,800044e0 <sdcard_getNextSectorFast+0xf8>
800044c8:	93 08       	st.w	r9[0x0],r8
800044ca:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800044ce:	00 00       	add	r0,r0
800044d0:	00 00       	add	r0,r0
800044d2:	09 94       	ld.ub	r4,r4[0x1]
800044d4:	00 00       	add	r0,r0
800044d6:	09 8c       	ld.ub	r12,r4[0x0]
800044d8:	80 00       	ld.sh	r0,r0[0x0]
800044da:	42 38       	lddsp	r8,sp[0x8c]
800044dc:	00 00       	add	r0,r0
800044de:	09 98       	ld.ub	r8,r4[0x1]
800044e0:	00 00       	add	r0,r0
800044e2:	18 28       	rsub	r8,r12
800044e4:	00 00       	add	r0,r0
800044e6:	18 2c       	rsub	r12,r12
800044e8:	00 00       	add	r0,r0
800044ea:	09 90       	ld.ub	r0,r4[0x1]
800044ec:	00 00       	add	r0,r0
800044ee:	18 20       	rsub	r0,r12
800044f0:	00 00       	add	r0,r0
800044f2:	16 1c       	sub	r12,r11
800044f4:	80 00       	ld.sh	r0,r0[0x0]
800044f6:	42 c4       	lddsp	r4,sp[0xb0]
800044f8:	00 00       	add	r0,r0
800044fa:	07 46       	ld.w	r6,--r3
800044fc:	00 00       	add	r0,r0
800044fe:	18 1c       	sub	r12,r12

80004500 <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
80004500:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
80004502:	f0 1f 00 02 	mcall	80004508 <sdcard_checkPresence+0x8>
}
80004506:	d8 02       	popm	pc
80004508:	80 00       	ld.sh	r0,r0[0x0]
8000450a:	22 fc       	sub	r12,47

8000450c <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000450c:	d4 31       	pushm	r0-r7,lr
8000450e:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
80004510:	f0 1f 00 dd 	mcall	80004884 <sdcard_mount+0x378>
80004514:	e0 80 01 b4 	breq	8000487c <sdcard_mount+0x370>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
80004518:	fe f8 03 70 	ld.w	r8,pc[880]
8000451c:	20 4d       	sub	sp,16
8000451e:	f0 ea 00 00 	ld.d	r10,r8[0]
80004522:	fa eb 00 00 	st.d	sp[0],r10
80004526:	f0 e8 00 08 	ld.d	r8,r8[8]
8000452a:	fa e9 00 08 	st.d	sp[8],r8
8000452e:	e0 6c 90 00 	mov	r12,36864
80004532:	ea 1c 03 d0 	orh	r12,0x3d0
80004536:	f0 1f 00 d6 	mcall	8000488c <sdcard_mount+0x380>
8000453a:	2f cd       	sub	sp,-16
8000453c:	58 0c       	cp.w	r12,0
8000453e:	e0 80 01 9f 	breq	8000487c <sdcard_mount+0x370>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80004542:	30 0b       	mov	r11,0
80004544:	fe fc 03 4c 	ld.w	r12,pc[844]
80004548:	f0 1f 00 d3 	mcall	80004894 <sdcard_mount+0x388>
8000454c:	e0 80 01 98 	breq	8000487c <sdcard_mount+0x370>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
80004550:	fe f8 03 40 	ld.w	r8,pc[832]
80004554:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
80004558:	f1 37 01 c7 	ld.ub	r7,r8[455]
8000455c:	a9 67       	lsl	r7,0x8
8000455e:	f1 3a 01 c8 	ld.ub	r10,r8[456]
80004562:	b1 6a       	lsl	r10,0x10
80004564:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
80004566:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
80004568:	f1 39 01 c9 	ld.ub	r9,r8[457]
8000456c:	b9 69       	lsl	r9,0x18
8000456e:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
80004570:	f1 39 01 c2 	ld.ub	r9,r8[450]
80004574:	30 b8       	mov	r8,11
80004576:	f0 09 18 00 	cp.b	r9,r8
8000457a:	c0 61       	brne	80004586 <sdcard_mount+0x7a>
			isFAT32 = true;
8000457c:	30 19       	mov	r9,1
8000457e:	fe f8 03 1a 	ld.w	r8,pc[794]
80004582:	b0 89       	st.b	r8[0x0],r9
80004584:	c0 58       	rjmp	8000458e <sdcard_mount+0x82>
		else 
			isFAT32 = false;
80004586:	30 09       	mov	r9,0
80004588:	fe f8 03 10 	ld.w	r8,pc[784]
8000458c:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
8000458e:	0e 9b       	mov	r11,r7
80004590:	fe fc 03 00 	ld.w	r12,pc[768]
80004594:	f0 1f 00 c0 	mcall	80004894 <sdcard_mount+0x388>
80004598:	e0 80 01 72 	breq	8000487c <sdcard_mount+0x370>
8000459c:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
8000459e:	fa cb ff f4 	sub	r11,sp,-12
800045a2:	fe fa 02 ee 	ld.w	r10,pc[750]
800045a6:	f4 08 07 09 	ld.ub	r9,r10[r8]
800045aa:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
800045ae:	2f f8       	sub	r8,-1
800045b0:	e0 48 00 30 	cp.w	r8,48
800045b4:	cf 91       	brne	800045a6 <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
800045b6:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
800045ba:	fb 36 00 17 	ld.ub	r6,sp[23]
800045be:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
800045c2:	fb 39 00 1b 	ld.ub	r9,sp[27]
800045c6:	a9 69       	lsl	r9,0x8
800045c8:	fb 3a 00 1a 	ld.ub	r10,sp[26]
800045cc:	f4 09 00 09 	add	r9,r10,r9
800045d0:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
800045d2:	fb 3c 00 1d 	ld.ub	r12,sp[29]
800045d6:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
800045da:	fe fa 02 be 	ld.w	r10,pc[702]
800045de:	15 8b       	ld.ub	r11,r10[0x0]
800045e0:	30 0a       	mov	r10,0
800045e2:	f4 0b 18 00 	cp.b	r11,r10
800045e6:	c2 20       	breq	8000462a <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
800045e8:	fb 3b 00 31 	ld.ub	r11,sp[49]
800045ec:	a9 6b       	lsl	r11,0x8
800045ee:	fb 3a 00 32 	ld.ub	r10,sp[50]
800045f2:	b1 6a       	lsl	r10,0x10
800045f4:	14 0b       	add	r11,r10
800045f6:	fb 3a 00 30 	ld.ub	r10,sp[48]
800045fa:	14 0b       	add	r11,r10
800045fc:	fb 3a 00 33 	ld.ub	r10,sp[51]
80004600:	b9 6a       	lsl	r10,0x18
80004602:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80004606:	fb 3c 00 19 	ld.ub	r12,sp[25]
8000460a:	fe fb 02 92 	ld.w	r11,pc[658]
8000460e:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80004610:	5c 79       	castu.h	r9
80004612:	12 07       	add	r7,r9
80004614:	f4 08 02 48 	mul	r8,r10,r8
80004618:	0e 08       	add	r8,r7
8000461a:	fe f9 02 86 	ld.w	r9,pc[646]
8000461e:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80004620:	fe f9 02 84 	ld.w	r9,pc[644]
80004624:	93 07       	st.w	r9[0x0],r7
80004626:	30 09       	mov	r9,0
80004628:	c2 88       	rjmp	80004678 <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
8000462a:	fb 3b 00 23 	ld.ub	r11,sp[35]
8000462e:	a9 6b       	lsl	r11,0x8
80004630:	fb 3a 00 22 	ld.ub	r10,sp[34]
80004634:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80004638:	fb 33 00 19 	ld.ub	r3,sp[25]
8000463c:	fe fb 02 60 	ld.w	r11,pc[608]
80004640:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80004642:	5c 79       	castu.h	r9
80004644:	12 07       	add	r7,r9
80004646:	f4 08 02 48 	mul	r8,r10,r8
8000464a:	ee 08 00 08 	add	r8,r7,r8
8000464e:	fe f9 02 52 	ld.w	r9,pc[594]
80004652:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80004654:	fe f9 02 50 	ld.w	r9,pc[592]
80004658:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
8000465a:	ea 09 15 08 	lsl	r9,r5,0x8
8000465e:	0c 09       	add	r9,r6
80004660:	5c 79       	castu.h	r9
80004662:	f2 cb 00 01 	sub	r11,r9,1
80004666:	e8 0a 15 08 	lsl	r10,r4,0x8
8000466a:	18 0a       	add	r10,r12
8000466c:	5c 7a       	castu.h	r10
8000466e:	a5 7a       	lsl	r10,0x5
80004670:	14 0b       	add	r11,r10
80004672:	f6 09 0c 0a 	divs	r10,r11,r9
80004676:	14 99       	mov	r9,r10
80004678:	12 08       	add	r8,r9
8000467a:	fe f9 02 2e 	ld.w	r9,pc[558]
8000467e:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
80004680:	fe f8 02 20 	ld.w	r8,pc[544]
80004684:	70 08       	ld.w	r8,r8[0x0]
80004686:	50 f8       	stdsp	sp[0x3c],r8
80004688:	30 03       	mov	r3,0
8000468a:	06 97       	mov	r7,r3
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
8000468c:	fe f6 02 04 	ld.w	r6,pc[516]
80004690:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80004692:	30 12       	mov	r2,1
80004694:	32 01       	mov	r1,32
80004696:	30 04       	mov	r4,0
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80004698:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000469a:	0c 9a       	mov	r10,r6
8000469c:	2f 5a       	sub	r10,-11
8000469e:	50 1a       	stdsp	sp[0x4],r10
800046a0:	0c 99       	mov	r9,r6
800046a2:	2e 49       	sub	r9,-28
800046a4:	50 29       	stdsp	sp[0x8],r9
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
800046a6:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
800046aa:	c0 a1       	brne	800046be <sdcard_mount+0x1b2>
			if(_readSector(&data, sector))
800046ac:	40 fb       	lddsp	r11,sp[0x3c]
800046ae:	40 0c       	lddsp	r12,sp[0x0]
800046b0:	f0 1f 00 79 	mcall	80004894 <sdcard_mount+0x388>
800046b4:	e0 80 00 e0 	breq	80004874 <sdcard_mount+0x368>
				sector++;
800046b8:	40 f8       	lddsp	r8,sp[0x3c]
800046ba:	2f f8       	sub	r8,-1
800046bc:	50 f8       	stdsp	sp[0x3c],r8
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
800046be:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
800046c0:	ec 05 00 08 	add	r8,r6,r5
800046c4:	f1 38 00 0b 	ld.ub	r8,r8[11]
800046c8:	e4 08 18 00 	cp.b	r8,r2
800046cc:	5f 8a       	srls	r10
800046ce:	e2 08 18 00 	cp.b	r8,r1
800046d2:	5f 09       	sreq	r9
800046d4:	f5 e9 10 09 	or	r9,r10,r9
800046d8:	e8 09 18 00 	cp.b	r9,r4
800046dc:	c5 20       	breq	80004780 <sdcard_mount+0x274>
800046de:	ec 05 07 0a 	ld.ub	r10,r6[r5]
800046e2:	3e 59       	mov	r9,-27
800046e4:	f2 0a 18 00 	cp.b	r10,r9
800046e8:	c4 c0       	breq	80004780 <sdcard_mount+0x274>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
800046ea:	ec 05 00 08 	add	r8,r6,r5
800046ee:	f1 39 00 08 	ld.ub	r9,r8[8]
800046f2:	35 78       	mov	r8,87
800046f4:	f0 09 18 00 	cp.b	r9,r8
800046f8:	e0 81 00 ad 	brne	80004852 <sdcard_mount+0x346>
800046fc:	ec 05 00 08 	add	r8,r6,r5
80004700:	f1 39 00 09 	ld.ub	r9,r8[9]
80004704:	34 18       	mov	r8,65
80004706:	f0 09 18 00 	cp.b	r9,r8
8000470a:	e0 81 00 a4 	brne	80004852 <sdcard_mount+0x346>
8000470e:	ec 05 00 08 	add	r8,r6,r5
80004712:	f1 39 00 0a 	ld.ub	r9,r8[10]
80004716:	35 68       	mov	r8,86
80004718:	f0 09 18 00 	cp.b	r9,r8
8000471c:	e0 81 00 9b 	brne	80004852 <sdcard_mount+0x346>
				//files[id].id = id;
				if(files[id].name[0] == 0){
80004720:	06 9c       	mov	r12,r3
80004722:	e6 08 15 05 	lsl	r8,r3,0x5
80004726:	4e 2a       	lddpc	r10,800048ac <sdcard_mount+0x3a0>
80004728:	f4 08 07 08 	ld.ub	r8,r10[r8]
8000472c:	e8 08 18 00 	cp.b	r8,r4
80004730:	c0 e1       	brne	8000474c <sdcard_mount+0x240>
80004732:	ea 06 00 08 	add	r8,r5,r6
80004736:	e6 09 15 05 	lsl	r9,r3,0x5
8000473a:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000473c:	ec cb ff f5 	sub	r11,r6,-11
80004740:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
80004744:	11 3a       	ld.ub	r10,r8++
80004746:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
80004748:	16 38       	cp.w	r8,r11
8000474a:	cf d1       	brne	80004744 <sdcard_mount+0x238>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
8000474c:	f8 08 15 05 	lsl	r8,r12,0x5
80004750:	4d 79       	lddpc	r9,800048ac <sdcard_mount+0x3a0>
80004752:	f2 08 00 08 	add	r8,r9,r8
80004756:	ec 05 00 05 	add	r5,r6,r5
8000475a:	eb 3a 00 1b 	ld.ub	r10,r5[27]
8000475e:	a9 6a       	lsl	r10,0x8
80004760:	eb 39 00 14 	ld.ub	r9,r5[20]
80004764:	b1 69       	lsl	r9,0x10
80004766:	12 0a       	add	r10,r9
80004768:	eb 39 00 1a 	ld.ub	r9,r5[26]
8000476c:	12 0a       	add	r10,r9
8000476e:	eb 39 00 15 	ld.ub	r9,r5[21]
80004772:	b9 69       	lsl	r9,0x18
80004774:	f4 09 00 09 	add	r9,r10,r9
80004778:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
8000477a:	2f f3       	sub	r3,-1
8000477c:	5c 53       	castu.b	r3
8000477e:	c6 a8       	rjmp	80004852 <sdcard_mount+0x346>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80004780:	e0 08 18 00 	cp.b	r8,r0
80004784:	c6 71       	brne	80004852 <sdcard_mount+0x346>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80004786:	ec 05 07 08 	ld.ub	r8,r6[r5]
8000478a:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
8000478e:	c0 51       	brne	80004798 <sdcard_mount+0x28c>
80004790:	34 19       	mov	r9,65
80004792:	f2 08 18 00 	cp.b	r8,r9
80004796:	c3 01       	brne	800047f6 <sdcard_mount+0x2ea>
80004798:	ea c8 ff ff 	sub	r8,r5,-1
8000479c:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
8000479e:	06 9b       	mov	r11,r3
800047a0:	e6 09 15 05 	lsl	r9,r3,0x5
800047a4:	4c 2a       	lddpc	r10,800048ac <sdcard_mount+0x3a0>
800047a6:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800047a8:	40 1a       	lddsp	r10,sp[0x4]
800047aa:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
800047ae:	11 8a       	ld.ub	r10,r8[0x0]
800047b0:	12 ca       	st.b	r9++,r10
800047b2:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
800047b4:	18 38       	cp.w	r8,r12
800047b6:	cf c1       	brne	800047ae <sdcard_mount+0x2a2>
800047b8:	ea c8 ff f2 	sub	r8,r5,-14
800047bc:	0c 08       	add	r8,r6
800047be:	f6 09 15 05 	lsl	r9,r11,0x5
800047c2:	2f b9       	sub	r9,-5
800047c4:	4b aa       	lddpc	r10,800048ac <sdcard_mount+0x3a0>
800047c6:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800047c8:	40 2a       	lddsp	r10,sp[0x8]
800047ca:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
800047ce:	11 8a       	ld.ub	r10,r8[0x0]
800047d0:	12 ca       	st.b	r9++,r10
800047d2:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
800047d4:	18 38       	cp.w	r8,r12
800047d6:	cf c1       	brne	800047ce <sdcard_mount+0x2c2>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
800047d8:	a5 7b       	lsl	r11,0x5
800047da:	4b 59       	lddpc	r9,800048ac <sdcard_mount+0x3a0>
800047dc:	f2 0b 00 0b 	add	r11,r9,r11
800047e0:	ec 05 00 05 	add	r5,r6,r5
800047e4:	eb 38 00 1c 	ld.ub	r8,r5[28]
800047e8:	f7 68 00 0b 	st.b	r11[11],r8
800047ec:	eb 38 00 1e 	ld.ub	r8,r5[30]
800047f0:	f7 68 00 0c 	st.b	r11[12],r8
800047f4:	c2 f8       	rjmp	80004852 <sdcard_mount+0x346>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
800047f6:	30 29       	mov	r9,2
800047f8:	f2 08 18 00 	cp.b	r8,r9
800047fc:	5f 09       	sreq	r9
800047fe:	34 2a       	mov	r10,66
80004800:	f4 08 18 00 	cp.b	r8,r10
80004804:	5f 08       	sreq	r8
80004806:	f3 e8 10 08 	or	r8,r9,r8
8000480a:	e8 08 18 00 	cp.b	r8,r4
8000480e:	c2 20       	breq	80004852 <sdcard_mount+0x346>
80004810:	ea c8 ff ff 	sub	r8,r5,-1
80004814:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004816:	06 9c       	mov	r12,r3
80004818:	e6 09 15 05 	lsl	r9,r3,0x5
8000481c:	2f 39       	sub	r9,-13
8000481e:	4a 4a       	lddpc	r10,800048ac <sdcard_mount+0x3a0>
80004820:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004822:	40 1a       	lddsp	r10,sp[0x4]
80004824:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004828:	11 8a       	ld.ub	r10,r8[0x0]
8000482a:	12 ca       	st.b	r9++,r10
8000482c:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
8000482e:	16 38       	cp.w	r8,r11
80004830:	cf c1       	brne	80004828 <sdcard_mount+0x31c>
80004832:	ea c8 ff f2 	sub	r8,r5,-14
80004836:	0c 08       	add	r8,r6
80004838:	f8 09 15 05 	lsl	r9,r12,0x5
8000483c:	2e e9       	sub	r9,-18
8000483e:	49 ca       	lddpc	r10,800048ac <sdcard_mount+0x3a0>
80004840:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004842:	40 0a       	lddsp	r10,sp[0x0]
80004844:	2e 8a       	sub	r10,-24
80004846:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
80004848:	11 8a       	ld.ub	r10,r8[0x0]
8000484a:	12 ca       	st.b	r9++,r10
8000484c:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
8000484e:	0a 38       	cp.w	r8,r5
80004850:	cf c1       	brne	80004848 <sdcard_mount+0x33c>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
80004852:	2f f7       	sub	r7,-1
80004854:	5c 87       	casts.h	r7
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
80004856:	e0 68 01 ff 	mov	r8,511
8000485a:	f0 07 19 00 	cp.h	r7,r8
8000485e:	5f 89       	srls	r9
80004860:	36 38       	mov	r8,99
80004862:	f0 03 18 00 	cp.b	r3,r8
80004866:	5f 88       	srls	r8
80004868:	f3 e8 00 08 	and	r8,r9,r8
8000486c:	e8 08 18 00 	cp.b	r8,r4
80004870:	fe 91 ff 1b 	brne	800046a6 <sdcard_mount+0x19a>
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
80004874:	f0 1f 00 0f 	mcall	800048b0 <sdcard_mount+0x3a4>
80004878:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
8000487a:	c0 28       	rjmp	8000487e <sdcard_mount+0x372>
8000487c:	30 0c       	mov	r12,0
}
8000487e:	2f 0d       	sub	sp,-64
80004880:	d8 32       	popm	r0-r7,pc
80004882:	00 00       	add	r0,r0
80004884:	80 00       	ld.sh	r0,r0[0x0]
80004886:	45 00       	lddsp	r0,sp[0x140]
80004888:	00 00       	add	r0,r0
8000488a:	00 0c       	add	r12,r0
8000488c:	80 00       	ld.sh	r0,r0[0x0]
8000488e:	29 30       	sub	r0,-109
80004890:	00 00       	add	r0,r0
80004892:	16 1c       	sub	r12,r11
80004894:	80 00       	ld.sh	r0,r0[0x0]
80004896:	42 c4       	lddsp	r4,sp[0xb0]
80004898:	00 00       	add	r0,r0
8000489a:	07 46       	ld.w	r6,--r3
8000489c:	00 00       	add	r0,r0
8000489e:	09 98       	ld.ub	r8,r4[0x1]
800048a0:	00 00       	add	r0,r0
800048a2:	18 24       	rsub	r4,r12
800048a4:	00 00       	add	r0,r0
800048a6:	18 20       	rsub	r0,r12
800048a8:	00 00       	add	r0,r0
800048aa:	18 1c       	sub	r12,r12
800048ac:	00 00       	add	r0,r0
800048ae:	09 9c       	ld.ub	r12,r4[0x1]
800048b0:	80 00       	ld.sh	r0,r0[0x0]
800048b2:	41 c4       	lddsp	r4,sp[0x70]

800048b4 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
800048b4:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
800048b6:	30 3a       	mov	r10,3
800048b8:	e0 6b 90 00 	mov	r11,36864
800048bc:	ea 1b 03 d0 	orh	r11,0x3d0
800048c0:	fe 7c 0c 00 	mov	r12,-62464
800048c4:	f0 1f 00 19 	mcall	80004928 <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
800048c8:	31 08       	mov	r8,16
800048ca:	1a d8       	st.w	--sp,r8
800048cc:	30 08       	mov	r8,0
800048ce:	30 19       	mov	r9,1
800048d0:	30 7a       	mov	r10,7
800048d2:	10 9b       	mov	r11,r8
800048d4:	fe 7c 0c 00 	mov	r12,-62464
800048d8:	f0 1f 00 15 	mcall	8000492c <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
800048dc:	30 08       	mov	r8,0
800048de:	30 19       	mov	r9,1
800048e0:	12 9a       	mov	r10,r9
800048e2:	10 9b       	mov	r11,r8
800048e4:	fe 7c 0c 00 	mov	r12,-62464
800048e8:	f0 1f 00 12 	mcall	80004930 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
800048ec:	30 0b       	mov	r11,0
800048ee:	fe 7c 0c 00 	mov	r12,-62464
800048f2:	f0 1f 00 11 	mcall	80004934 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
800048f6:	fe 7c 0c 00 	mov	r12,-62464
800048fa:	f0 1f 00 10 	mcall	80004938 <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
800048fe:	30 0a       	mov	r10,0
80004900:	1a da       	st.w	--sp,r10
80004902:	1a da       	st.w	--sp,r10
80004904:	14 98       	mov	r8,r10
80004906:	14 99       	mov	r9,r10
80004908:	30 1b       	mov	r11,1
8000490a:	fe 7c 0c 00 	mov	r12,-62464
8000490e:	f0 1f 00 0c 	mcall	8000493c <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
80004912:	30 1c       	mov	r12,1
80004914:	f0 1f 00 0b 	mcall	80004940 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
80004918:	30 2b       	mov	r11,2
8000491a:	fe 7c 0c 00 	mov	r12,-62464
8000491e:	f0 1f 00 0a 	mcall	80004944 <sysclk_init+0x90>
80004922:	2f dd       	sub	sp,-12
}
80004924:	d8 02       	popm	pc
80004926:	00 00       	add	r0,r0
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	2d 8c       	sub	r12,-40
8000492c:	80 00       	ld.sh	r0,r0[0x0]
8000492e:	2d 2e       	sub	lr,-46
80004930:	80 00       	ld.sh	r0,r0[0x0]
80004932:	2d 50       	sub	r0,-43
80004934:	80 00       	ld.sh	r0,r0[0x0]
80004936:	2d 6a       	sub	r10,-42
80004938:	80 00       	ld.sh	r0,r0[0x0]
8000493a:	2d 78       	sub	r8,-41
8000493c:	80 00       	ld.sh	r0,r0[0x0]
8000493e:	2c e8       	sub	r8,-50
80004940:	80 00       	ld.sh	r0,r0[0x0]
80004942:	29 64       	sub	r4,-106
80004944:	80 00       	ld.sh	r0,r0[0x0]
80004946:	2d 82       	sub	r2,-40

80004948 <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
80004948:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
8000494a:	f0 1f 00 02 	mcall	80004950 <main+0x8>
	#else
		mainCentre();
	#endif
	
}
8000494e:	d8 0a       	popm	pc,r12=0
80004950:	80 00       	ld.sh	r0,r0[0x0]
80004952:	40 98       	lddsp	r8,sp[0x24]

80004954 <memcpy>:
80004954:	58 8a       	cp.w	r10,8
80004956:	c2 f5       	brlt	800049b4 <memcpy+0x60>
80004958:	f9 eb 10 09 	or	r9,r12,r11
8000495c:	e2 19 00 03 	andl	r9,0x3,COH
80004960:	e0 81 00 97 	brne	80004a8e <memcpy+0x13a>
80004964:	e0 4a 00 20 	cp.w	r10,32
80004968:	c3 b4       	brge	800049de <memcpy+0x8a>
8000496a:	f4 08 14 02 	asr	r8,r10,0x2
8000496e:	f0 09 11 08 	rsub	r9,r8,8
80004972:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80004976:	76 69       	ld.w	r9,r11[0x18]
80004978:	99 69       	st.w	r12[0x18],r9
8000497a:	76 59       	ld.w	r9,r11[0x14]
8000497c:	99 59       	st.w	r12[0x14],r9
8000497e:	76 49       	ld.w	r9,r11[0x10]
80004980:	99 49       	st.w	r12[0x10],r9
80004982:	76 39       	ld.w	r9,r11[0xc]
80004984:	99 39       	st.w	r12[0xc],r9
80004986:	76 29       	ld.w	r9,r11[0x8]
80004988:	99 29       	st.w	r12[0x8],r9
8000498a:	76 19       	ld.w	r9,r11[0x4]
8000498c:	99 19       	st.w	r12[0x4],r9
8000498e:	76 09       	ld.w	r9,r11[0x0]
80004990:	99 09       	st.w	r12[0x0],r9
80004992:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80004996:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000499a:	e0 1a 00 03 	andl	r10,0x3
8000499e:	f4 0a 11 04 	rsub	r10,r10,4
800049a2:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800049a6:	17 a9       	ld.ub	r9,r11[0x2]
800049a8:	b0 a9       	st.b	r8[0x2],r9
800049aa:	17 99       	ld.ub	r9,r11[0x1]
800049ac:	b0 99       	st.b	r8[0x1],r9
800049ae:	17 89       	ld.ub	r9,r11[0x0]
800049b0:	b0 89       	st.b	r8[0x0],r9
800049b2:	5e fc       	retal	r12
800049b4:	f4 0a 11 09 	rsub	r10,r10,9
800049b8:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800049bc:	17 f9       	ld.ub	r9,r11[0x7]
800049be:	b8 f9       	st.b	r12[0x7],r9
800049c0:	17 e9       	ld.ub	r9,r11[0x6]
800049c2:	b8 e9       	st.b	r12[0x6],r9
800049c4:	17 d9       	ld.ub	r9,r11[0x5]
800049c6:	b8 d9       	st.b	r12[0x5],r9
800049c8:	17 c9       	ld.ub	r9,r11[0x4]
800049ca:	b8 c9       	st.b	r12[0x4],r9
800049cc:	17 b9       	ld.ub	r9,r11[0x3]
800049ce:	b8 b9       	st.b	r12[0x3],r9
800049d0:	17 a9       	ld.ub	r9,r11[0x2]
800049d2:	b8 a9       	st.b	r12[0x2],r9
800049d4:	17 99       	ld.ub	r9,r11[0x1]
800049d6:	b8 99       	st.b	r12[0x1],r9
800049d8:	17 89       	ld.ub	r9,r11[0x0]
800049da:	b8 89       	st.b	r12[0x0],r9
800049dc:	5e fc       	retal	r12
800049de:	eb cd 40 c0 	pushm	r6-r7,lr
800049e2:	18 99       	mov	r9,r12
800049e4:	22 0a       	sub	r10,32
800049e6:	b7 07       	ld.d	r6,r11++
800049e8:	b3 26       	st.d	r9++,r6
800049ea:	b7 07       	ld.d	r6,r11++
800049ec:	b3 26       	st.d	r9++,r6
800049ee:	b7 07       	ld.d	r6,r11++
800049f0:	b3 26       	st.d	r9++,r6
800049f2:	b7 07       	ld.d	r6,r11++
800049f4:	b3 26       	st.d	r9++,r6
800049f6:	22 0a       	sub	r10,32
800049f8:	cf 74       	brge	800049e6 <memcpy+0x92>
800049fa:	2f 0a       	sub	r10,-16
800049fc:	c0 65       	brlt	80004a08 <memcpy+0xb4>
800049fe:	b7 07       	ld.d	r6,r11++
80004a00:	b3 26       	st.d	r9++,r6
80004a02:	b7 07       	ld.d	r6,r11++
80004a04:	b3 26       	st.d	r9++,r6
80004a06:	21 0a       	sub	r10,16
80004a08:	5c 3a       	neg	r10
80004a0a:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004a0e:	d7 03       	nop
80004a10:	d7 03       	nop
80004a12:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004a16:	f3 66 00 0e 	st.b	r9[14],r6
80004a1a:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004a1e:	f3 66 00 0d 	st.b	r9[13],r6
80004a22:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004a26:	f3 66 00 0c 	st.b	r9[12],r6
80004a2a:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004a2e:	f3 66 00 0b 	st.b	r9[11],r6
80004a32:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004a36:	f3 66 00 0a 	st.b	r9[10],r6
80004a3a:	f7 36 00 09 	ld.ub	r6,r11[9]
80004a3e:	f3 66 00 09 	st.b	r9[9],r6
80004a42:	f7 36 00 08 	ld.ub	r6,r11[8]
80004a46:	f3 66 00 08 	st.b	r9[8],r6
80004a4a:	f7 36 00 07 	ld.ub	r6,r11[7]
80004a4e:	f3 66 00 07 	st.b	r9[7],r6
80004a52:	f7 36 00 06 	ld.ub	r6,r11[6]
80004a56:	f3 66 00 06 	st.b	r9[6],r6
80004a5a:	f7 36 00 05 	ld.ub	r6,r11[5]
80004a5e:	f3 66 00 05 	st.b	r9[5],r6
80004a62:	f7 36 00 04 	ld.ub	r6,r11[4]
80004a66:	f3 66 00 04 	st.b	r9[4],r6
80004a6a:	f7 36 00 03 	ld.ub	r6,r11[3]
80004a6e:	f3 66 00 03 	st.b	r9[3],r6
80004a72:	f7 36 00 02 	ld.ub	r6,r11[2]
80004a76:	f3 66 00 02 	st.b	r9[2],r6
80004a7a:	f7 36 00 01 	ld.ub	r6,r11[1]
80004a7e:	f3 66 00 01 	st.b	r9[1],r6
80004a82:	f7 36 00 00 	ld.ub	r6,r11[0]
80004a86:	f3 66 00 00 	st.b	r9[0],r6
80004a8a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004a8e:	20 1a       	sub	r10,1
80004a90:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004a94:	f8 0a 0b 09 	st.b	r12[r10],r9
80004a98:	cf b1       	brne	80004a8e <memcpy+0x13a>
80004a9a:	5e fc       	retal	r12

Disassembly of section .exception:

80004c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004c00:	c0 08       	rjmp	80004c00 <_evba>
	...

80004c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004c04:	c0 08       	rjmp	80004c04 <_handle_TLB_Multiple_Hit>
	...

80004c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004c08:	c0 08       	rjmp	80004c08 <_handle_Bus_Error_Data_Fetch>
	...

80004c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80004c0c:	c0 08       	rjmp	80004c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80004c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004c10:	c0 08       	rjmp	80004c10 <_handle_NMI>
	...

80004c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004c14:	c0 08       	rjmp	80004c14 <_handle_Instruction_Address>
	...

80004c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004c18:	c0 08       	rjmp	80004c18 <_handle_ITLB_Protection>
	...

80004c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80004c1c:	c0 08       	rjmp	80004c1c <_handle_Breakpoint>
	...

80004c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004c20:	c0 08       	rjmp	80004c20 <_handle_Illegal_Opcode>
	...

80004c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004c24:	c0 08       	rjmp	80004c24 <_handle_Unimplemented_Instruction>
	...

80004c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004c28:	c0 08       	rjmp	80004c28 <_handle_Privilege_Violation>
	...

80004c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80004c2c:	c0 08       	rjmp	80004c2c <_handle_Floating_Point>
	...

80004c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004c30:	c0 08       	rjmp	80004c30 <_handle_Coprocessor_Absent>
	...

80004c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004c34:	c0 08       	rjmp	80004c34 <_handle_Data_Address_Read>
	...

80004c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004c38:	c0 08       	rjmp	80004c38 <_handle_Data_Address_Write>
	...

80004c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80004c3c:	c0 08       	rjmp	80004c3c <_handle_DTLB_Protection_Read>
	...

80004c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004c40:	c0 08       	rjmp	80004c40 <_handle_DTLB_Protection_Write>
	...

80004c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004c44:	c0 08       	rjmp	80004c44 <_handle_DTLB_Modified>
	...

80004c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004c50:	c0 08       	rjmp	80004c50 <_handle_ITLB_Miss>
	...

80004c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004c60:	c0 08       	rjmp	80004c60 <_handle_DTLB_Miss_Read>
	...

80004c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004c70:	c0 08       	rjmp	80004c70 <_handle_DTLB_Miss_Write>
	...

80004d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004d00:	c0 08       	rjmp	80004d00 <_handle_Supervisor_Call>
80004d02:	d7 03       	nop

80004d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004d04:	30 0c       	mov	r12,0
80004d06:	fe b0 ee ff 	rcall	80002b04 <_get_interrupt_handler>
80004d0a:	58 0c       	cp.w	r12,0
80004d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004d10:	d6 03       	rete

80004d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004d12:	30 1c       	mov	r12,1
80004d14:	fe b0 ee f8 	rcall	80002b04 <_get_interrupt_handler>
80004d18:	58 0c       	cp.w	r12,0
80004d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004d1e:	d6 03       	rete

80004d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004d20:	30 2c       	mov	r12,2
80004d22:	fe b0 ee f1 	rcall	80002b04 <_get_interrupt_handler>
80004d26:	58 0c       	cp.w	r12,0
80004d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004d2c:	d6 03       	rete

80004d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004d2e:	30 3c       	mov	r12,3
80004d30:	fe b0 ee ea 	rcall	80002b04 <_get_interrupt_handler>
80004d34:	58 0c       	cp.w	r12,0
80004d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004d3a:	d6 03       	rete
80004d3c:	d7 03       	nop
80004d3e:	d7 03       	nop
80004d40:	d7 03       	nop
80004d42:	d7 03       	nop
80004d44:	d7 03       	nop
80004d46:	d7 03       	nop
80004d48:	d7 03       	nop
80004d4a:	d7 03       	nop
80004d4c:	d7 03       	nop
80004d4e:	d7 03       	nop
80004d50:	d7 03       	nop
80004d52:	d7 03       	nop
80004d54:	d7 03       	nop
80004d56:	d7 03       	nop
80004d58:	d7 03       	nop
80004d5a:	d7 03       	nop
80004d5c:	d7 03       	nop
80004d5e:	d7 03       	nop
80004d60:	d7 03       	nop
80004d62:	d7 03       	nop
80004d64:	d7 03       	nop
80004d66:	d7 03       	nop
80004d68:	d7 03       	nop
80004d6a:	d7 03       	nop
80004d6c:	d7 03       	nop
80004d6e:	d7 03       	nop
80004d70:	d7 03       	nop
80004d72:	d7 03       	nop
80004d74:	d7 03       	nop
80004d76:	d7 03       	nop
80004d78:	d7 03       	nop
80004d7a:	d7 03       	nop
80004d7c:	d7 03       	nop
80004d7e:	d7 03       	nop
80004d80:	d7 03       	nop
80004d82:	d7 03       	nop
80004d84:	d7 03       	nop
80004d86:	d7 03       	nop
80004d88:	d7 03       	nop
80004d8a:	d7 03       	nop
80004d8c:	d7 03       	nop
80004d8e:	d7 03       	nop
80004d90:	d7 03       	nop
80004d92:	d7 03       	nop
80004d94:	d7 03       	nop
80004d96:	d7 03       	nop
80004d98:	d7 03       	nop
80004d9a:	d7 03       	nop
80004d9c:	d7 03       	nop
80004d9e:	d7 03       	nop
80004da0:	d7 03       	nop
80004da2:	d7 03       	nop
80004da4:	d7 03       	nop
80004da6:	d7 03       	nop
80004da8:	d7 03       	nop
80004daa:	d7 03       	nop
80004dac:	d7 03       	nop
80004dae:	d7 03       	nop
80004db0:	d7 03       	nop
80004db2:	d7 03       	nop
80004db4:	d7 03       	nop
80004db6:	d7 03       	nop
80004db8:	d7 03       	nop
80004dba:	d7 03       	nop
80004dbc:	d7 03       	nop
80004dbe:	d7 03       	nop
80004dc0:	d7 03       	nop
80004dc2:	d7 03       	nop
80004dc4:	d7 03       	nop
80004dc6:	d7 03       	nop
80004dc8:	d7 03       	nop
80004dca:	d7 03       	nop
80004dcc:	d7 03       	nop
80004dce:	d7 03       	nop
80004dd0:	d7 03       	nop
80004dd2:	d7 03       	nop
80004dd4:	d7 03       	nop
80004dd6:	d7 03       	nop
80004dd8:	d7 03       	nop
80004dda:	d7 03       	nop
80004ddc:	d7 03       	nop
80004dde:	d7 03       	nop
80004de0:	d7 03       	nop
80004de2:	d7 03       	nop
80004de4:	d7 03       	nop
80004de6:	d7 03       	nop
80004de8:	d7 03       	nop
80004dea:	d7 03       	nop
80004dec:	d7 03       	nop
80004dee:	d7 03       	nop
80004df0:	d7 03       	nop
80004df2:	d7 03       	nop
80004df4:	d7 03       	nop
80004df6:	d7 03       	nop
80004df8:	d7 03       	nop
80004dfa:	d7 03       	nop
80004dfc:	d7 03       	nop
80004dfe:	d7 03       	nop
