<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TwoAddressInstructionPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">TwoAddressInstructionPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="DenseMap_8h_source.html">llvm/ADT/DenseMap.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallPtrSet_8h_source.html">llvm/ADT/SmallPtrSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="iterator__range_8h_source.html">llvm/ADT/iterator_range.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AliasAnalysis_8h_source.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveInterval_8h_source.html">llvm/CodeGen/LiveInterval.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SlotIndexes_8h_source.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Pass_8h_source.html">llvm/Pass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for TwoAddressInstructionPass.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="TwoAddressInstructionPass_8cpp__incl.png" border="0" usemap="#lib_2CodeGen_2TwoAddressInstructionPass_8cpp" alt=""/></div>
</div>
</div>
<p><a href="TwoAddressInstructionPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;twoaddressinstruction&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a604076c416389e1bf8b048b29fb7678b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a604076c416389e1bf8b048b29fb7678b">STATISTIC</a> (NumTwoAddressInstrs, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> two-address <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a>&quot;)</td></tr>
<tr class="separator:a604076c416389e1bf8b048b29fb7678b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ee653cc76ddeef9bdce99cb586c860"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a18ee653cc76ddeef9bdce99cb586c860">STATISTIC</a> (NumCommuted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> commuted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> coalesce&quot;)</td></tr>
<tr class="separator:a18ee653cc76ddeef9bdce99cb586c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8515cfa0af321f85dc4599a3241cdc81"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a8515cfa0af321f85dc4599a3241cdc81">STATISTIC</a> (NumAggrCommuted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> aggressively commuted&quot;)</td></tr>
<tr class="separator:a8515cfa0af321f85dc4599a3241cdc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53bd932888cf89da5eec376487ab896"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#aa53bd932888cf89da5eec376487ab896">STATISTIC</a> (NumConvertedTo3Addr, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> promoted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-address&quot;)</td></tr>
<tr class="separator:aa53bd932888cf89da5eec376487ab896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac92efec58faf3ce385c85a450f50a963"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#ac92efec58faf3ce385c85a450f50a963">STATISTIC</a> (NumReSchedUps, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> re-scheduled up&quot;)</td></tr>
<tr class="separator:ac92efec58faf3ce385c85a450f50a963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f28d0384115d5e82c8d112d11f3dce"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#ab9f28d0384115d5e82c8d112d11f3dce">STATISTIC</a> (NumReSchedDowns, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> re-scheduled down&quot;)</td></tr>
<tr class="separator:ab9f28d0384115d5e82c8d112d11f3dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d20266c19b18190c410c7eea766d71"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#ab0d20266c19b18190c410c7eea766d71">INITIALIZE_PASS_BEGIN</a> (TwoAddressInstructionPass, <a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;Two-Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa7e4e4cac7bed5e87e675aa6b553d2d8">pass</a>&quot;, false, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="LoadStoreVectorizer_8cpp.html#a45a3f96bc41116cda91360fda4b2e42a">INITIALIZE_PASS_END</a>(TwoAddressInstructionPass</td></tr>
<tr class="separator:ab0d20266c19b18190c410c7eea766d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2b66889d0c0ea7b69a188d959d600e"><td class="memItemLeft" align="right" valign="top">Two Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> static <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a9f2b66889d0c0ea7b69a188d959d600e">isPlainlyKilled</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)</td></tr>
<tr class="memdesc:a9f2b66889d0c0ea7b69a188d959d600e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given register value, which is used by the given instruction, is killed by the given instruction.  <a href="TwoAddressInstructionPass_8cpp.html#a9f2b66889d0c0ea7b69a188d959d600e">More...</a><br /></td></tr>
<tr class="separator:a9f2b66889d0c0ea7b69a188d959d600e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a25b648e0046ab93f441697d089172"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a68a25b648e0046ab93f441697d089172">getSingleDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a68a25b648e0046ab93f441697d089172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the MachineInstr* if it is the single def of the Reg in current BB.  <a href="TwoAddressInstructionPass_8cpp.html#a68a25b648e0046ab93f441697d089172">More...</a><br /></td></tr>
<tr class="separator:a68a25b648e0046ab93f441697d089172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6616256570974bd60b93306d9cbfe21a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a6616256570974bd60b93306d9cbfe21a">isCopyToReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, bool &amp;IsSrcPhys, bool &amp;IsDstPhys)</td></tr>
<tr class="memdesc:a6616256570974bd60b93306d9cbfe21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified MI is a copy instruction or an extract_subreg instruction.  <a href="TwoAddressInstructionPass_8cpp.html#a6616256570974bd60b93306d9cbfe21a">More...</a><br /></td></tr>
<tr class="separator:a6616256570974bd60b93306d9cbfe21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc661c157001f2a5aca972c2d0e9f181"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#adc661c157001f2a5aca972c2d0e9f181">isKilled</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, bool allowFalsePositives)</td></tr>
<tr class="memdesc:adc661c157001f2a5aca972c2d0e9f181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test if the given register value, which is used by the given instruction, is killed by the given instruction.  <a href="TwoAddressInstructionPass_8cpp.html#adc661c157001f2a5aca972c2d0e9f181">More...</a><br /></td></tr>
<tr class="separator:adc661c157001f2a5aca972c2d0e9f181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11329b543886f5ac685e48ab2d45ee6c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a11329b543886f5ac685e48ab2d45ee6c">isTwoAddrUse</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg)</td></tr>
<tr class="memdesc:a11329b543886f5ac685e48ab2d45ee6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified MI uses the specified register as a two-address use.  <a href="TwoAddressInstructionPass_8cpp.html#a11329b543886f5ac685e48ab2d45ee6c">More...</a><br /></td></tr>
<tr class="separator:a11329b543886f5ac685e48ab2d45ee6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c593c6a15dc72cc97e51bfb45501c22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a5c593c6a15dc72cc97e51bfb45501c22">findOnlyInterestingUse</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, bool &amp;IsCopy, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, bool &amp;IsDstPhys, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)</td></tr>
<tr class="memdesc:a5c593c6a15dc72cc97e51bfb45501c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a register, if all its uses are in the same basic block, return the last use instruction if it's a copy or a two-address use.  <a href="TwoAddressInstructionPass_8cpp.html#a5c593c6a15dc72cc97e51bfb45501c22">More...</a><br /></td></tr>
<tr class="separator:a5c593c6a15dc72cc97e51bfb45501c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23877408ca0a8e70800e92900708baaf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a23877408ca0a8e70800e92900708baaf">getMappedReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;RegMap)</td></tr>
<tr class="memdesc:a23877408ca0a8e70800e92900708baaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the physical register the specified virtual register might be mapped to.  <a href="TwoAddressInstructionPass_8cpp.html#a23877408ca0a8e70800e92900708baaf">More...</a><br /></td></tr>
<tr class="separator:a23877408ca0a8e70800e92900708baaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a4757e5e6fda3301aaf47e1bccacd8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a82a4757e5e6fda3301aaf47e1bccacd8">regsAreCompatible</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegA, <a class="el" href="classllvm_1_1Register.html">Register</a> RegB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a82a4757e5e6fda3301aaf47e1bccacd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the two registers are equal or aliased.  <a href="TwoAddressInstructionPass_8cpp.html#a82a4757e5e6fda3301aaf47e1bccacd8">More...</a><br /></td></tr>
<tr class="separator:a82a4757e5e6fda3301aaf47e1bccacd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7520e23c64ea3d12277d5d7905a621d4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a7520e23c64ea3d12277d5d7905a621d4">removeMapRegEntry</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;RegMap, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a7520e23c64ea3d12277d5d7905a621d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">From RegMap remove entries mapped to a physical register which overlaps MO.  <a href="TwoAddressInstructionPass_8cpp.html#a7520e23c64ea3d12277d5d7905a621d4">More...</a><br /></td></tr>
<tr class="separator:a7520e23c64ea3d12277d5d7905a621d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad442c7b9729dcf7a654433853fbbaad9"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#ad442c7b9729dcf7a654433853fbbaad9">regOverlapsSet</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;Set, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:ad442c7b9729dcf7a654433853fbbaad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a05eb50892c09d6c2d9a8c69c36b6468f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a05eb50892c09d6c2d9a8c69c36b6468f">EnableRescheduling</a> (&quot;twoaddr-reschedule&quot;, cl::desc(&quot;Coalesce <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> by rescheduling (default=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden)</td></tr>
<tr class="separator:a05eb50892c09d6c2d9a8c69c36b6468f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a690b8efc3175d0d1f5f2588e2bfdb378"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a690b8efc3175d0d1f5f2588e2bfdb378">MaxDataFlowEdge</a> (&quot;dataflow-edge-limit&quot;, cl::Hidden, cl::init(3), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Maximum number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> dataflow edges <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> traverse when evaluating &quot; &quot;the benefit <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> commuting operands&quot;))</td></tr>
<tr class="separator:a690b8efc3175d0d1f5f2588e2bfdb378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b5cf133e2453a532a504197fec9171"><td class="memItemLeft" align="right" valign="top">Two Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a34b5cf133e2453a532a504197fec9171">pass</a></td></tr>
<tr class="separator:a34b5cf133e2453a532a504197fec9171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c39c104cb615971934854d78008a2d"><td class="memItemLeft" align="right" valign="top">Two Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="TwoAddressInstructionPass_8cpp.html#a00c39c104cb615971934854d78008a2d">false</a></td></tr>
<tr class="separator:a00c39c104cb615971934854d78008a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;twoaddressinstruction&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00065">65</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a5c593c6a15dc72cc97e51bfb45501c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c593c6a15dc72cc97e51bfb45501c22">&#9670;&nbsp;</a></span>findOnlyInterestingUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* findOnlyInterestingUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsCopy</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsDstPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a register, if all its uses are in the same basic block, return the last use instruction if it's a copy or a two-address use. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">378</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00441">llvm::TargetInstrInfo::CommuteAnyOperandIndex</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00056">llvm::MachineOperand::getOperandNo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00268">isCopyToReg()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00290">isPlainlyKilled()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00361">isTwoAddrUse()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">llvm::MachineRegisterInfo::use_nodbg_operands()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a23877408ca0a8e70800e92900708baaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23877408ca0a8e70800e92900708baaf">&#9670;&nbsp;</a></span>getMappedReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> getMappedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegMap</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the physical register the specified virtual register might be mapped to. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00422">422</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="DenseMap_8h_source.html#l00084">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00150">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;, KeyT, ValueT, DenseMapInfo&lt; KeyT &gt;, llvm::detail::DenseMapPair&lt; KeyT, ValueT &gt; &gt;::find()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>.</p>

</div>
</div>
<a id="a68a25b648e0046ab93f441697d089172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a25b648e0046ab93f441697d089172">&#9670;&nbsp;</a></span>getSingleDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getSingleDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the MachineInstr* if it is the single def of the Reg in current BB. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00204">204</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2CodeGen_2README_8txt_source.html#l00039">BB</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00427">llvm::MachineRegisterInfo::def_instructions()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>.</p>

</div>
</div>
<a id="ab0d20266c19b18190c410c7eea766d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d20266c19b18190c410c7eea766d71">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">TwoAddressInstructionPass&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Two-Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa7e4e4cac7bed5e87e675aa6b553d2d8">pass</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6616256570974bd60b93306d9cbfe21a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6616256570974bd60b93306d9cbfe21a">&#9670;&nbsp;</a></span>isCopyToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isCopyToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsSrcPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsDstPhys</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified MI is a copy instruction or an extract_subreg instruction. </p>
<p>It also returns the source and destination registers and whether they are physical registers by reference. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00268">268</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>.</p>

</div>
</div>
<a id="adc661c157001f2a5aca972c2d0e9f181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc661c157001f2a5aca972c2d0e9f181">&#9670;&nbsp;</a></span>isKilled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isKilled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>allowFalsePositives</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test if the given register value, which is used by the given instruction, is killed by the given instruction. </p>
<p>This looks through coalescable copies to see if the original value is potentially not killed.</p>
<p>For example, in this code:</p>
<p>reg1034 = copy reg1024 reg1035 = copy killed reg1025 reg1036 = add killed reg1034, killed reg1035</p>
<p>reg1034 is not considered to be killed, since it is copied from a register which is not killed. Treating it as not killed lets the normal heuristics commute the (two-address) add, which lets coalescing eliminate the extra copy.</p>
<p>If allowFalsePositives is true then likely kills are treated as kills even if it can't be proven that they are kills. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">331</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00406">llvm::MachineRegisterInfo::def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">llvm::MachineRegisterInfo::def_end()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00532">llvm::MachineRegisterInfo::hasOneUse()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00268">isCopyToReg()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00290">isPlainlyKilled()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a9f2b66889d0c0ea7b69a188d959d600e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2b66889d0c0ea7b69a188d959d600e">&#9670;&nbsp;</a></span>isPlainlyKilled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isPlainlyKilled </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test if the given register value, which is used by the given instruction, is killed by the given instruction. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00290">290</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LiveInterval_8h_source.html#l00216">llvm::LiveRange::end()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00350">llvm::LiveRange::find()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00220">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveInterval_8h_source.html#l00309">llvm::LiveRange::hasAtLeastOneValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="LiveIntervals_8h_source.html#l00215">llvm::LiveIntervals::isNotInMIMap()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00198">llvm::SlotIndex::isSameInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>, and <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00331">isKilled()</a>.</p>

</div>
</div>
<a id="a11329b543886f5ac685e48ab2d45ee6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11329b543886f5ac685e48ab2d45ee6c">&#9670;&nbsp;</a></span>isTwoAddrUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTwoAddrUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the specified MI uses the specified register as a two-address use. </p>
<p>If so, return the destination register by reference. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00361">361</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00379">llvm::MachineOperand::isUse()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00378">findOnlyInterestingUse()</a>.</p>

</div>
</div>
<a id="ad442c7b9729dcf7a654433853fbbaad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad442c7b9729dcf7a654433853fbbaad9">&#9670;&nbsp;</a></span>regOverlapsSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool regOverlapsSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Set</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00515">515</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a82a4757e5e6fda3301aaf47e1bccacd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a4757e5e6fda3301aaf47e1bccacd8">&#9670;&nbsp;</a></span>regsAreCompatible()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool regsAreCompatible </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the two registers are equal or aliased. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00436">436</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a7520e23c64ea3d12277d5d7905a621d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7520e23c64ea3d12277d5d7905a621d4">&#9670;&nbsp;</a></span>removeMapRegEntry()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void removeMapRegEntry </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegMap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>From RegMap remove entries mapped to a physical register which overlaps MO. </p>

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00446">446</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00646">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="SmallVector_8h_source.html#l00741">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00353">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">SI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a8515cfa0af321f85dc4599a3241cdc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8515cfa0af321f85dc4599a3241cdc81">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumAggrCommuted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> aggressively commuted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18ee653cc76ddeef9bdce99cb586c860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ee653cc76ddeef9bdce99cb586c860">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCommuted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> commuted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> coalesce&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53bd932888cf89da5eec376487ab896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53bd932888cf89da5eec376487ab896">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumConvertedTo3Addr&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> promoted <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 3-address&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f28d0384115d5e82c8d112d11f3dce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f28d0384115d5e82c8d112d11f3dce">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumReSchedDowns&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> re-scheduled down&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac92efec58faf3ce385c85a450f50a963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac92efec58faf3ce385c85a450f50a963">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumReSchedUps&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> re-scheduled up&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a604076c416389e1bf8b048b29fb7678b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604076c416389e1bf8b048b29fb7678b">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumTwoAddressInstrs&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> two-address <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00198">198</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<a id="a05eb50892c09d6c2d9a8c69c36b6468f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05eb50892c09d6c2d9a8c69c36b6468f">&#9670;&nbsp;</a></span>EnableRescheduling</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; EnableRescheduling(&quot;twoaddr-reschedule&quot;, cl::desc(&quot;Coalesce <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> by rescheduling (default=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a00c39c104cb615971934854d78008a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c39c104cb615971934854d78008a2d">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Two Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00199">199</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
<a id="a690b8efc3175d0d1f5f2588e2bfdb378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a690b8efc3175d0d1f5f2588e2bfdb378">&#9670;&nbsp;</a></span>MaxDataFlowEdge</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; MaxDataFlowEdge(&quot;dataflow-edge-limit&quot;, cl::Hidden, cl::init(3), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Maximum number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> dataflow edges <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> traverse when evaluating &quot; &quot;the benefit <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> commuting operands&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a34b5cf133e2453a532a504197fec9171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b5cf133e2453a532a504197fec9171">&#9670;&nbsp;</a></span>pass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Two Address <a class="el" href="README__P9_8txt.html#ad42d1e32234cdae6caf08e2f674ad874">instruction</a> pass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00199">199</a> of file <a class="el" href="TwoAddressInstructionPass_8cpp_source.html">TwoAddressInstructionPass.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:50 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
