{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477936708475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477936708480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 12:58:28 2016 " "Processing started: Mon Oct 31 12:58:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477936708480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477936708480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab09_AES_Encryption -c lab9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab09_AES_Encryption -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477936708480 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1477936708917 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_system.qsys " "Elaborating Qsys system entity \"nios_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477936717620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:41 Progress: Loading Lab09_1/nios_system.qsys " "2016.10.31.12:58:41 Progress: Loading Lab09_1/nios_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936721616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:42 Progress: Reading input file " "2016.10.31.12:58:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936722235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:42 Progress: Adding clk_0 \[clock_source 15.0\] " "2016.10.31.12:58:42 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936722340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module clk_0 " "2016.10.31.12:58:43 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\] " "2016.10.31.12:58:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module jtag_uart_0 " "2016.10.31.12:58:43 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding key \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding key \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module key " "2016.10.31.12:58:43 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding keycode \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding keycode \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module keycode " "2016.10.31.12:58:43 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding led \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding led \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module led " "2016.10.31.12:58:43 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 15.0\] " "2016.10.31.12:58:43 Progress: Adding nios2_qsys_0 \[altera_nios2_gen2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module nios2_qsys_0 " "2016.10.31.12:58:43 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding nios2_qsys_1 \[altera_nios2_qsys 15.0\] " "2016.10.31.12:58:43 Progress: Adding nios2_qsys_1 \[altera_nios2_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module nios2_qsys_1 " "2016.10.31.12:58:43 Progress: Parameterizing module nios2_qsys_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\] " "2016.10.31.12:58:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module onchip_memory2_0 " "2016.10.31.12:58:43 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding otg_hpi_address \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_address " "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding otg_hpi_cs \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_cs " "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding otg_hpi_data \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_data " "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding otg_hpi_r \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_r " "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:43 Progress: Adding otg_hpi_w \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_w " "2016.10.31.12:58:43 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\] " "2016.10.31.12:58:43 Progress: Adding sdram \[altera_avalon_new_sdram_controller 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Parameterizing module sdram " "2016.10.31.12:58:43 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:43 Progress: Adding sdram_pll \[altpll 15.0\] " "2016.10.31.12:58:43 Progress: Adding sdram_pll \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936723625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module sdram_pll " "2016.10.31.12:58:44 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding switches \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:44 Progress: Adding switches \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module switches " "2016.10.31.12:58:44 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding sysid_qsys_1 \[altera_avalon_sysid_qsys 15.0\] " "2016.10.31.12:58:44 Progress: Adding sysid_qsys_1 \[altera_avalon_sysid_qsys 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module sysid_qsys_1 " "2016.10.31.12:58:44 Progress: Parameterizing module sysid_qsys_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding to_hw_port \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:44 Progress: Adding to_hw_port \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module to_hw_port " "2016.10.31.12:58:44 Progress: Parameterizing module to_hw_port" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding to_hw_sig \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:44 Progress: Adding to_hw_sig \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module to_hw_sig " "2016.10.31.12:58:44 Progress: Parameterizing module to_hw_sig" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding to_sw_port \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:44 Progress: Adding to_sw_port \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module to_sw_port " "2016.10.31.12:58:44 Progress: Parameterizing module to_sw_port" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Adding to_sw_sig \[altera_avalon_pio 15.0\] " "2016.10.31.12:58:44 Progress: Adding to_sw_sig \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing module to_sw_sig " "2016.10.31.12:58:44 Progress: Parameterizing module to_sw_sig" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Building connections " "2016.10.31.12:58:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Parameterizing connections " "2016.10.31.12:58:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:44 Progress: Validating " "2016.10.31.12:58:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936724108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.10.31.12:58:45 Progress: Done reading input file " "2016.10.31.12:58:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios_system.sysid_qsys_1: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.sysid_qsys_1: Time stamp will be automatically updated when this component is generated. " "Nios_system.sysid_qsys_1: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.to_sw_port: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios_system.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725920 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit. " "Nios_system.sdram_pll: sdram_pll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725922 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit. " "Nios_system.sdram_pll: sdram_pll.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725922 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit. " "Nios_system.sdram_pll: sdram_pll.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1477936725922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH " "Nios_system: Generating nios_system \"nios_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936727512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936729917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936729932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936729938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936729944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936733906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0001_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0001_jtag_uart_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0001_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936733906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'nios_system_key' " "Key: Starting RTL generation for module 'nios_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_key --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0002_key_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0002_key_gen//nios_system_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_key --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0002_key_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0002_key_gen//nios_system_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'nios_system_key' " "Key: Done RTL generation for module 'nios_system_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"nios_system\" instantiated altera_avalon_pio \"key\" " "Key: \"nios_system\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_system_led' " "Led: Starting RTL generation for module 'nios_system_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_led --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0003_led_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0003_led_gen//nios_system_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_led --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0003_led_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0003_led_gen//nios_system_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_system_led' " "Led: Done RTL generation for module 'nios_system_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios_system\" instantiated altera_avalon_pio \"led\" " "Led: \"nios_system\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936734801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios_system\" instantiated altera_nios2_gen2 \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0004_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios_system_sdram' " "Sdram: Starting RTL generation for module 'nios_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0005_sdram_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0005_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0005_sdram_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0005_sdram_gen//nios_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios_system_sdram' " "Sdram: Done RTL generation for module 'nios_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936735925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"nios_system\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936737669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios_system_switches' " "Switches: Starting RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936737685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0008_switches_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0008_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0008_switches_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0008_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936737685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios_system_switches' " "Switches: Done RTL generation for module 'nios_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936737994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936737996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_1: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_1\" " "Sysid_qsys_1: \"nios_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_hw_sig: Starting RTL generation for module 'nios_system_to_hw_sig' " "To_hw_sig: Starting RTL generation for module 'nios_system_to_hw_sig'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_hw_sig:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_hw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0010_to_hw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0010_to_hw_sig_gen//nios_system_to_hw_sig_component_configuration.pl  --do_build_sim=0  \] " "To_hw_sig:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_hw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0010_to_hw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0010_to_hw_sig_gen//nios_system_to_hw_sig_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_hw_sig: Done RTL generation for module 'nios_system_to_hw_sig' " "To_hw_sig: Done RTL generation for module 'nios_system_to_hw_sig'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_hw_sig: \"nios_system\" instantiated altera_avalon_pio \"to_hw_sig\" " "To_hw_sig: \"nios_system\" instantiated altera_avalon_pio \"to_hw_sig\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_port: Starting RTL generation for module 'nios_system_to_sw_port' " "To_sw_port: Starting RTL generation for module 'nios_system_to_sw_port'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_port:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_port --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0011_to_sw_port_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0011_to_sw_port_gen//nios_system_to_sw_port_component_configuration.pl  --do_build_sim=0  \] " "To_sw_port:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_port --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0011_to_sw_port_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0011_to_sw_port_gen//nios_system_to_sw_port_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_port: Done RTL generation for module 'nios_system_to_sw_port' " "To_sw_port: Done RTL generation for module 'nios_system_to_sw_port'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_port: \"nios_system\" instantiated altera_avalon_pio \"to_sw_port\" " "To_sw_port: \"nios_system\" instantiated altera_avalon_pio \"to_sw_port\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_sig: Starting RTL generation for module 'nios_system_to_sw_sig' " "To_sw_sig: Starting RTL generation for module 'nios_system_to_sw_sig'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_sig:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0012_to_sw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0012_to_sw_sig_gen//nios_system_to_sw_sig_component_configuration.pl  --do_build_sim=0  \] " "To_sw_sig:   Generation command is \[exec C:/altera/quartus/bin64/perl/bin/perl.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_to_sw_sig --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0012_to_sw_sig_gen/ --quartus_dir=C:/altera/quartus --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0012_to_sw_sig_gen//nios_system_to_sw_sig_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_sig: Done RTL generation for module 'nios_system_to_sw_sig' " "To_sw_sig: Done RTL generation for module 'nios_system_to_sw_sig'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "To_sw_sig: \"nios_system\" instantiated altera_avalon_pio \"to_sw_sig\" " "To_sw_sig: \"nios_system\" instantiated altera_avalon_pio \"to_sw_sig\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936738742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936741984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936742164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936742340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936742518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936742692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936742867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936743942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936744117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936746828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936746869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936746872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu' " "Cpu: Starting RTL generation for module 'nios_system_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936746948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/quartus/bin64/eperlcmd.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0015_cpu_gen/ --quartus_bindir=C:/altera/quartus/bin64 --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0015_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/altera/quartus/bin64/eperlcmd.exe -I C:/altera/quartus/bin64/perl/lib -I C:/altera/quartus/sopc_builder/bin/europa -I C:/altera/quartus/sopc_builder/bin/perl_lib -I C:/altera/quartus/sopc_builder/bin -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_qsys_0_cpu --dir=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0015_cpu_gen/ --quartus_bindir=C:/altera/quartus/bin64 --verilog --config=C:/Users/Andrew/AppData/Local/Temp/alt7105_8491248204630687488.dir/0015_cpu_gen//nios_system_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936746948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:07 (*) Starting Nios II generation " "Cpu: # 2016.10.31 12:59:07 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:07 (*)   Checking for plaintext license. " "Cpu: # 2016.10.31 12:59:07 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   Couldn't query license setup in Quartus directory C:/altera/quartus/bin64 " "Cpu: # 2016.10.31 12:59:08 (*)   Couldn't query license setup in Quartus directory C:/altera/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.10.31 12:59:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.10.31 12:59:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   Plaintext license not found. " "Cpu: # 2016.10.31 12:59:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2016.10.31 12:59:08 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.10.31 12:59:08 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:08 (*)   Creating all objects for CPU " "Cpu: # 2016.10.31 12:59:08 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:10 (*)   Generating RTL from CPU objects " "Cpu: # 2016.10.31 12:59:10 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:10 (*)   Creating plain-text RTL " "Cpu: # 2016.10.31 12:59:10 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.10.31 12:59:12 (*) Done Nios II generation " "Cpu: # 2016.10.31 12:59:12 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu' " "Cpu: Done RTL generation for module 'nios_system_nios2_qsys_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_qsys_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv " "Reusing file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936752805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936753127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936753132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_system: Done \"nios_system\" with 37 modules, 52 files " "Nios_system: Done \"nios_system\" with 37 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1477936753138 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_system.qsys " "Finished elaborating Qsys system entity \"nios_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477936754948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invshiftrows.sv 1 1 " "Found 1 design units, including 1 entities, in source file invshiftrows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "InvShiftRows.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvShiftRows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invaddroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file invaddroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvAddRoundKey " "Found entity 1: InvAddRoundKey" {  } { { "InvAddRoundKey.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvAddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.sv 2 2 " "Found 2 design units, including 2 entities, in source file subbytes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/SubBytes.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755116 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes " "Found entity 2: InvSubBytes" {  } { { "SubBytes.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/SubBytes.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 lab9.sv(15) " "Verilog HDL Declaration information at lab9.sv(15): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Found entity 1: lab9" {  } { { "lab9.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/lab9.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.sv 2 2 " "Found 2 design units, including 2 entities, in source file keyexpansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755120 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansionOne " "Found entity 2: KeyExpansionOne" {  } { { "KeyExpansion.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/KeyExpansion.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_module " "Found entity 1: io_module" {  } { { "io_module.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/io_module.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.sv 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_Mul_9 " "Found entity 2: GF_Mul_9" {  } { { "InvMixColumns.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_Mul_b " "Found entity 3: GF_Mul_b" {  } { { "InvMixColumns.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_Mul_d " "Found entity 4: GF_Mul_d" {  } { { "InvMixColumns.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_Mul_e " "Found entity 5: GF_Mul_e" {  } { { "InvMixColumns.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/InvMixColumns.sv" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755125 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" aes_controller.sv(27) " "Verilog HDL syntax error at aes_controller.sv(27) near text \".\";  expecting \")\"" {  } { { "aes_controller.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/aes_controller.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1477936755126 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \")\" aes_controller.sv(27) " "Verilog HDL syntax error at aes_controller.sv(27) near text \"\}\";  expecting \")\"" {  } { { "aes_controller.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/aes_controller.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1477936755126 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "aes_controller aes_controller.sv(11) " "Ignored design unit \"aes_controller\" at aes_controller.sv(11) due to previous errors" {  } { { "aes_controller.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/aes_controller.sv" 11 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1477936755126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file aes_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset RESET AES.sv(14) " "Verilog HDL Declaration information at AES.sv(14): object \"Reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "AES.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/AES.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "db/ip/nios_system/nios_system.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755142 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios_system/submodules/altera_merlin_master_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios_system/submodules/altera_merlin_master_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios_system/submodules/altera_reset_controller.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios_system/submodules/altera_reset_synchronizer.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "db/ip/nios_system/submodules/nios_system_irq_mapper.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_key " "Found entity 1: nios_system_key" {  } { { "db/ip/nios_system/submodules/nios_system_key.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_led " "Found entity 1: nios_system_led" {  } { { "db/ip/nios_system/submodules/nios_system_led.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755205 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755207 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755208 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755211 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477936755213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755214 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0 " "Found entity 1: nios_system_nios2_qsys_0" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_qsys_0_cpu_nios2_oci" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_0_cpu " "Found entity 21: nios_system_nios2_qsys_0_cpu" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_0_cpu_test_bench " "Found entity 1: nios_system_nios2_qsys_0_cpu_test_bench" {  } { { "db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_memory2_0 " "Found entity 1: nios_system_onchip_memory2_0" {  } { { "db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios_system/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "db/ip/nios_system/submodules/nios_system_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755272 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "db/ip/nios_system/submodules/nios_system_sdram.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nios_system/submodules/nios_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_pll_dffpipe_l2c " "Found entity 1: nios_system_sdram_pll_dffpipe_l2c" {  } { { "db/ip/nios_system/submodules/nios_system_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755276 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_pll_stdsync_sv6 " "Found entity 2: nios_system_sdram_pll_stdsync_sv6" {  } { { "db/ip/nios_system/submodules/nios_system_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755276 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_sdram_pll_altpll_lqa2 " "Found entity 3: nios_system_sdram_pll_altpll_lqa2" {  } { { "db/ip/nios_system/submodules/nios_system_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755276 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_sdram_pll " "Found entity 4: nios_system_sdram_pll" {  } { { "db/ip/nios_system/submodules/nios_system_sdram_pll.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "db/ip/nios_system/submodules/nios_system_switches.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_sysid_qsys_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_sysid_qsys_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid_qsys_1 " "Found entity 1: nios_system_sysid_qsys_1" {  } { { "db/ip/nios_system/submodules/nios_system_sysid_qsys_1.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_sysid_qsys_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_to_hw_sig " "Found entity 1: nios_system_to_hw_sig" {  } { { "db/ip/nios_system/submodules/nios_system_to_hw_sig.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_to_sw_port " "Found entity 1: nios_system_to_sw_port" {  } { { "db/ip/nios_system/submodules/nios_system_to_sw_port.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_system/submodules/nios_system_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios_system/submodules/nios_system_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_to_sw_sig " "Found entity 1: nios_system_to_sw_sig" {  } { { "db/ip/nios_system/submodules/nios_system_to_sw_sig.v" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/db/ip/nios_system/submodules/nios_system_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477936755285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477936755285 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/output_files/lab9.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab09_1/output_files/lab9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477936755375 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477936755515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 31 12:59:15 2016 " "Processing ended: Mon Oct 31 12:59:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477936755515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477936755515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477936755515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477936755515 ""}
