m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
valu
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1611979865
!i10b 1
!s100 MePaOAEQUDBS=Oc9LSUi]0
IbkjMCYeY=kSa@<V<7bR<c3
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
Z3 dC:/Users/camin/Documents/VanilaCore/modelsim
w1607435019
8C:/Users/camin/Documents/VanilaCore/core/alu.sv
FC:/Users/camin/Documents/VanilaCore/core/alu.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1611979865.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/alu.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vbranch_unit
R0
R1
!i10b 1
!s100 >TzMG6[O01XQM]NaLPWS93
ICIkD=nMF:KQNd`7KR_Vm62
R2
!s105 branch_unit_sv_unit
S1
R3
w1605706041
8C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
FC:/Users/camin/Documents/VanilaCore/core/branch_unit.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv|
!i113 1
R6
R7
vconsole
R0
R1
!i10b 1
!s100 ilhgK6:EWCGId>240fhiT0
IzFaBzQ2^9Q7cAWPVh]ORm3
R2
!s105 console_sv_unit
S1
R3
w1611776774
8C:/Users/camin/Documents/VanilaCore/core/console.sv
FC:/Users/camin/Documents/VanilaCore/core/console.sv
L0 8
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/console.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console.sv|
!i113 1
R6
R7
vconsole_tb
R0
Z8 !s110 1611979866
!i10b 1
!s100 nScdP<T7dEHBVFITEEec91
Ik]Vz^WXln8ia^m?Q8ZeDS0
R2
!s105 console_tb_sv_unit
S1
R3
Z9 w1604942238
8C:/Users/camin/Documents/VanilaCore/core/console_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/console_tb.sv
L0 4
R4
r1
!s85 0
31
Z10 !s108 1611979866.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/console_tb.sv|
!i113 1
R6
R7
vcontrol_unit
R0
Z11 DXx4 work 10 global_pkg 0 22 [<8LI4Y@GZa:fdgfo44852
DXx4 work 20 control_unit_sv_unit 0 22 PLaU07Ja58h<=3SEI<EXg2
R2
r1
!s85 0
31
!i10b 1
!s100 g1mhgK0IiEj0gHe`fclY63
IHcfTOCOOJ2WD97OEg8:hE2
!s105 control_unit_sv_unit
S1
R3
Z12 w1611784229
Z13 8C:/Users/camin/Documents/VanilaCore/core/control_unit.sv
Z14 FC:/Users/camin/Documents/VanilaCore/core/control_unit.sv
L0 4
R4
Z15 !s108 1611979867.000000
Z16 !s107 C:/Users/camin/Documents/VanilaCore/core/control_unit.sv|
Z17 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/control_unit.sv|
!i113 1
R6
R7
Xcontrol_unit_sv_unit
R0
R11
VPLaU07Ja58h<=3SEI<EXg2
r1
!s85 0
31
!i10b 1
!s100 Bo^5FOZXjMSg=mIV_XP9G2
IPLaU07Ja58h<=3SEI<EXg2
!i103 1
S1
R3
R12
R13
R14
L0 2
R4
R15
R16
R17
!i113 1
R6
R7
vcore
R0
R11
DXx4 work 12 core_sv_unit 0 22 1:@KH:=>N>IejmB4CMMVV0
R2
r1
!s85 0
31
!i10b 1
!s100 bV?=]I@CUPKo^zDzzggkP1
In^SAZ6VAaXh2ML?EFkV^g1
!s105 core_sv_unit
S1
R3
Z18 w1611721388
Z19 8C:/Users/camin/Documents/VanilaCore/core/core.sv
Z20 FC:/Users/camin/Documents/VanilaCore/core/core.sv
L0 6
R4
R10
Z21 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/core.sv|
Z22 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/core.sv|
!i113 1
R6
R7
Xcore_sv_unit
R0
R11
V1:@KH:=>N>IejmB4CMMVV0
r1
!s85 0
31
!i10b 1
!s100 Wk@lk>o6O?26DNf]nGP9Y3
I1:@KH:=>N>IejmB4CMMVV0
!i103 1
S1
R3
R18
R19
R20
Z23 FC:\Users\camin\Documents\VanilaCore\core\debug_def.sv
L0 2
R4
R10
R21
R22
!i113 1
R6
R7
vcross_bar
R0
R8
!i10b 1
!s100 SZMjJf8RaLl3AcjYQ80Of0
I^lBi9;`D[LN5D2Y`mb]fS3
R2
!s105 cross_bar_sv_unit
S1
R3
w1611722865
8C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
FC:/Users/camin/Documents/VanilaCore/core/cross_bar.sv
L0 4
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv|
!i113 1
R6
R7
vcsr_unit
R0
R11
DXx4 work 16 csr_unit_sv_unit 0 22 <Te^Y^b`:Vf<3O[M2_6O<1
R2
r1
!s85 0
31
!i10b 1
!s100 :GT8>E7K[ZZQhdHHUXZ^K1
I_0;5ZSQjR4=eT2E8b3i>]0
!s105 csr_unit_sv_unit
S1
R3
Z24 w1611719119
Z25 8C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv
Z26 FC:/Users/camin/Documents/VanilaCore/core/csr_unit.sv
L0 5
R4
R15
Z27 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv|
Z28 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/csr_unit.sv|
!i113 1
R6
R7
Xcsr_unit_sv_unit
R0
R11
V<Te^Y^b`:Vf<3O[M2_6O<1
r1
!s85 0
31
!i10b 1
!s100 501bDlYd:`^ChcBG3PhE=3
I<Te^Y^b`:Vf<3O[M2_6O<1
!i103 1
S1
R3
R24
R25
R26
R23
L0 2
R4
R15
R27
R28
!i113 1
R6
R7
vcsr_unit_tb
R0
R11
DXx4 work 19 csr_unit_tb_sv_unit 0 22 UVQT61i?ebm;@c7Q>Me4I3
R2
r1
!s85 0
31
!i10b 1
!s100 mDaQm>RL7O09W;5@PgA5?1
IaPCh5VTjmMT^zS5BR5E2_2
!s105 csr_unit_tb_sv_unit
S1
R3
Z29 w1611557345
Z30 8C:/Users/camin/Documents/VanilaCore/core/csr_unit_tb.sv
Z31 FC:/Users/camin/Documents/VanilaCore/core/csr_unit_tb.sv
L0 5
R4
R15
Z32 !s107 C:/Users/camin/Documents/VanilaCore/core/csr_unit_tb.sv|
Z33 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/csr_unit_tb.sv|
!i113 1
R6
R7
Xcsr_unit_tb_sv_unit
R0
R11
VUVQT61i?ebm;@c7Q>Me4I3
r1
!s85 0
31
!i10b 1
!s100 P3@H95nD8IZ^9c5YCl<<U0
IUVQT61i?ebm;@c7Q>Me4I3
!i103 1
S1
R3
R29
R30
R31
L0 2
R4
R15
R32
R33
!i113 1
R6
R7
vdebounce
R0
R8
!i10b 1
!s100 m@]`YX7if9?M7QM?XEC`f3
IM>SUD]E`aYDOI:?bczg990
R2
!s105 debounce_sv_unit
S1
R3
w1607846999
8C:/Users/camin/Documents/VanilaCore/core/debounce.sv
FC:/Users/camin/Documents/VanilaCore/core/debounce.sv
L0 8
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/debounce.sv|
!i113 1
R6
R7
Ydecode
R0
R8
!i10b 1
!s100 I:3R]7o3i>O6Hi:Pcamkm0
I42Ud7T`FY[NVUZjzFCAZk3
R2
!s105 decode_sv_unit
S1
R3
w1605829692
8C:/Users/camin/Documents/VanilaCore/core/decode.sv
FC:/Users/camin/Documents/VanilaCore/core/decode.sv
L0 2
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/decode.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decode.sv|
!i113 1
R6
R7
vdecoder
R0
R8
!i10b 1
!s100 ;7Y>]FcC4P5JnLDBfH[am1
IJWKV7eC8JcC0m?=BZ=TC<1
R2
!s105 decoder_sv_unit
S1
R3
w1605570121
8C:/Users/camin/Documents/VanilaCore/core/decoder.sv
FC:/Users/camin/Documents/VanilaCore/core/decoder.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decoder.sv|
!i113 1
R6
R7
vdecoder_tb
R0
R8
!i10b 1
!s100 fihiz91b]]ek0K`K?GjEo3
I?5[>7H^6MbJ4`9gh2C00K0
R2
!s105 decoder_tb_sv_unit
S1
R3
w1605575088
8C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv
L0 6
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/decoder_tb.sv|
!i113 1
R6
R7
YEVENT_INT
R0
Z34 !s110 1611979867
!i10b 1
!s100 C]bX9EdLIHjj6<cVcOzfM3
I`@b;8;Rczo;1S1h05KkN@1
R2
!s105 event_int_sv_unit
S1
R3
w1611281265
8C:/Users/camin/Documents/VanilaCore/core/event_int.sv
FC:/Users/camin/Documents/VanilaCore/core/event_int.sv
L0 4
R4
r1
!s85 0
31
R15
!s107 C:/Users/camin/Documents/VanilaCore/core/event_int.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/event_int.sv|
!i113 1
R6
R7
n@e@v@e@n@t_@i@n@t
vfetch_stm
R0
R8
!i10b 1
!s100 bP:@dLD<6o<ak;RfMaUE33
I9W?7UPnnLV>jBT`]l0W@?1
R2
!s105 fetch_stm_sv_unit
S1
R3
w1607410703
8C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv
FC:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv
L0 5
R4
r1
!s85 0
31
R10
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv|
!i113 1
R6
R7
vfetch_stm_tb
R0
R8
!i10b 1
!s100 L?[AfdRGa6VIGoaMPRhVe3
IO<@bOS_AB5]4=Aa69RU6I3
R2
!s105 fetch_stm_tb_sv_unit
S1
R3
w1605571509
8C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv
L0 3
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fetch_stm_tb.sv|
!i113 1
R6
R7
vfifo
R0
R8
!i10b 1
!s100 XRWb6I9df=emN[b^P]1G72
I<mjV4ZCAbh_WoFSLcVmkJ0
R2
!s105 fifo_sv_unit
S1
R3
w1607080317
8C:/Users/camin/Documents/VanilaCore/core/fifo.sv
FC:/Users/camin/Documents/VanilaCore/core/fifo.sv
L0 5
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/fifo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fifo.sv|
!i113 1
R6
R7
vfifo_tb
R0
R8
!i10b 1
!s100 6@5E>C2DEcSCjY>?^oakf1
IdPAk;cfK4Z?3YKEd;hC2o1
R2
!s105 fifo_tb_sv_unit
S1
R3
w1607646245
8C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv
L0 3
R4
r1
!s85 0
31
R10
!s107 C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/fifo_tb.sv|
!i113 1
R6
R7
Xglobal_pkg
R0
Z35 !s110 1612129430
!i10b 1
!s100 62FLOBfjGDP>=V4M?J=Kg3
IzzmWTzNj?]0?0P<JoUlz;1
VzzmWTzNj?]0?0P<JoUlz;1
S1
R3
w1612048118
8C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv
FC:/Users/camin/Documents/VanilaCore/core/global_pkg.sv
L0 2
R4
r1
!s85 0
31
Z36 !s108 1612129430.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv|
!i113 1
R6
R7
vhello_world
R0
!s110 1608275062
!i10b 1
!s100 IkM<g=LemiR:goaEoB5OP3
IH0`o8j0B2FBORIG2hAl[G2
R2
!s105 hello_world_sv_unit
S1
R3
w1608275021
8C:/Users/camin/Documents/ahhhhhhh/hello_world.sv
FC:/Users/camin/Documents/ahhhhhhh/hello_world.sv
L0 4
R4
r1
!s85 0
31
!s108 1608275062.000000
!s107 C:/Users/camin/Documents/ahhhhhhh/hello_world.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/ahhhhhhh/hello_world.sv|
!i113 1
R6
R7
vmcounters
R0
R11
DXx4 work 17 mcounters_sv_unit 0 22 TFPWLkSjLaI3Ne;kH93zj1
R2
r1
!s85 0
31
!i10b 1
!s100 <1;_d=L5DQ>F9A8c8aFK]3
Iiz992nH_SN`dHUWzA^mK33
!s105 mcounters_sv_unit
S1
R3
Z37 w1611555919
Z38 8C:/Users/camin/Documents/VanilaCore/core/mcounters.sv
Z39 FC:/Users/camin/Documents/VanilaCore/core/mcounters.sv
L0 5
R4
R15
Z40 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/mcounters.sv|
Z41 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/mcounters.sv|
!i113 1
R6
R7
Xmcounters_sv_unit
R0
R11
VTFPWLkSjLaI3Ne;kH93zj1
r1
!s85 0
31
!i10b 1
!s100 UW4j_]aJG1UK6CVaHzbGL0
ITFPWLkSjLaI3Ne;kH93zj1
!i103 1
S1
R3
R37
R38
R39
R23
L0 1
R4
R15
R40
R41
!i113 1
R6
R7
vmemory_access
R0
R11
DXx4 work 21 memory_access_sv_unit 0 22 eK@Wn4YVRY5T3XzNbBm[d0
R2
r1
!s85 0
31
!i10b 1
!s100 R^T0hDAn;CGbWI]<_gH4c3
IzNfGoG>E_MKVZ2;9Mj`WA2
!s105 memory_access_sv_unit
S1
R3
Z42 w1610721716
Z43 8C:/Users/camin/Documents/VanilaCore/core/memory_access.sv
Z44 FC:/Users/camin/Documents/VanilaCore/core/memory_access.sv
L0 3
R4
R10
Z45 !s107 C:/Users/camin/Documents/VanilaCore/core/memory_access.sv|
Z46 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/memory_access.sv|
!i113 1
R6
R7
Xmemory_access_sv_unit
R0
R11
VeK@Wn4YVRY5T3XzNbBm[d0
r1
!s85 0
31
!i10b 1
!s100 G2k3Rz>ACBgGME2N]ZI0c3
IeK@Wn4YVRY5T3XzNbBm[d0
!i103 1
S1
R3
R42
R43
R44
L0 1
R4
R10
R45
R46
!i113 1
R6
R7
vminfo
R0
R34
!i10b 1
!s100 aa]H2C@]0W]`KWSZRdbVG0
Im2=2al1;iladLOdOJlVZY1
R2
!s105 minfo_sv_unit
S1
R3
w1611265659
8C:/Users/camin/Documents/VanilaCore/core/minfo.sv
FC:/Users/camin/Documents/VanilaCore/core/minfo.sv
L0 2
R4
r1
!s85 0
31
R15
!s107 C:/Users/camin/Documents/VanilaCore/core/minfo.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/minfo.sv|
!i113 1
R6
R7
vmodel_verify
R0
R34
!i10b 1
!s100 <Y;od`PfD1;eUUeMCdSbe3
IhP1=hDQVzznX1LV[W;G1]3
R2
!s105 model_verify_tb_sv_unit
S1
R3
w1607669262
8C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv
FC:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv
L0 3
R4
r1
!s85 0
31
R15
!s107 C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/model_verify/model_verify_tb.sv|
!i113 1
R6
R7
vram
R0
R34
!i10b 1
!s100 =o?XZDNBNWAa>OML8eBeY1
IToP:d_j>Nc4_fFnNN6KCj1
R2
!s105 ram_sv_unit
S1
R3
w1607674224
8C:/Users/camin/Documents/VanilaCore/core/ram.sv
FC:/Users/camin/Documents/VanilaCore/core/ram.sv
L0 6
R4
r1
!s85 0
31
R15
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram.sv|
!i113 1
R6
R7
vram_wb
R0
R34
!i10b 1
!s100 ?JN4JiHL>iXMLGJWn4[4X3
ITS:nIWAfARzPTb6[6b0dd1
R2
!s105 ram_wb_sv_unit
S1
R3
w1611476233
8C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
FC:/Users/camin/Documents/VanilaCore/core/ram_wb.sv
L0 7
R4
r1
!s85 0
31
R15
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv|
!i113 1
R6
R7
vregfile
R0
R34
!i10b 1
!s100 >WP9_[8KFOV2;=zTUCG6O2
IP8Q[9OiRka=<QKmceh7`D1
R2
!s105 regfile_sv_unit
S1
R3
w1608109280
8C:/Users/camin/Documents/VanilaCore/core/regfile.sv
FC:/Users/camin/Documents/VanilaCore/core/regfile.sv
L0 6
R4
r1
!s85 0
31
R15
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/regfile.sv|
!i113 1
R6
R7
vseven_segment
R0
R34
!i10b 1
!s100 8`4HU55LjT]LaB]C8]CC33
I=kWVP5`;3]lLf0o^dm^Lg1
R2
!s105 seven_segment_sv_unit
S1
R3
R9
8C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
FC:/Users/camin/Documents/VanilaCore/core/seven_segment.sv
L0 1
R4
r1
!s85 0
31
R15
!s107 C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv|
!i113 1
R6
R7
vsoc
R0
R1
!i10b 1
!s100 9_TU2ZCO@U9SFkgYX?T8;3
I3Ek1F93i3z:0=23Y>4;Sa1
R2
!s105 soc_sv_unit
S1
R3
w1607573317
8C:/Users/camin/Documents/VanilaCore/core/soc.sv
FC:/Users/camin/Documents/VanilaCore/core/soc.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/soc.sv|
!i113 1
R6
R7
YSPI
R0
Z47 !s110 1611979868
!i10b 1
!s100 eF5RFDI;nD4nk]GcjBY_d3
Il><`hOb>4a^P;]<?JfLhn2
R2
!s105 spi_interface_sv_unit
S1
R3
w1611883980
8C:/Users/camin/Documents/VanilaCore/core/spi_interface.sv
FC:/Users/camin/Documents/VanilaCore/core/spi_interface.sv
L0 2
R4
r1
!s85 0
31
Z48 !s108 1611979868.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/spi_interface.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/spi_interface.sv|
!i113 1
R6
R7
n@s@p@i
vspi_controller
R0
!s110 1611990037
!i10b 1
!s100 5aM_?;ZGHNImDV9EIn>Uk1
I9]c1;FTd5cZ=Z1VCI^gbB3
R2
!s105 spi_sv_unit
S1
R3
w1611990028
8C:/Users/camin/Documents/VanilaCore/core/spi.sv
FC:/Users/camin/Documents/VanilaCore/core/spi.sv
L0 7
R4
r1
!s85 0
31
!s108 1611990037.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/spi.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/spi.sv|
!i113 1
R6
R7
vtimer
R0
R34
!i10b 1
!s100 0cLn6RibmdX@[abzYJC2X1
Ij@b<BnSCE6>VLSPko7lz@2
R2
!s105 timer_sv_unit
S1
R3
w1611777712
8C:/Users/camin/Documents/VanilaCore/core/timer.sv
FC:/Users/camin/Documents/VanilaCore/core/timer.sv
L0 4
R4
r1
!s85 0
31
R15
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/timer.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/timer.sv|
!i113 1
R6
R7
YTRAP_INT
R0
R47
!i10b 1
!s100 e<C2o5ClG=Am;1j_JfB?R1
IVWhUFG>nHNjU>_LP_K2K_3
R2
!s105 trap_int_sv_unit
S1
R3
w1611719069
8C:/Users/camin/Documents/VanilaCore/core/trap_int.sv
FC:/Users/camin/Documents/VanilaCore/core/trap_int.sv
L0 3
R4
r1
!s85 0
31
R48
!s107 C:/Users/camin/Documents/VanilaCore/core/trap_int.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/trap_int.sv|
!i113 1
R6
R7
n@t@r@a@p_@i@n@t
vtrap_unit
R0
R11
DXx4 work 17 trap_unit_sv_unit 0 22 8;2b8_V_65e5HI:E60K9b1
R2
r1
!s85 0
31
!i10b 1
!s100 TMgcMH3eHhnzH6@dhRHYn2
I4Vjd4nJRDmFGXzkoPlJlQ1
!s105 trap_unit_sv_unit
S1
R3
Z49 w1611726194
Z50 8C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv
Z51 FC:/Users/camin/Documents/VanilaCore/core/trap_unit.sv
L0 13
R4
R15
Z52 !s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv|
Z53 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/trap_unit.sv|
!i113 1
R6
R7
Xtrap_unit_sv_unit
R0
R11
V8;2b8_V_65e5HI:E60K9b1
r1
!s85 0
31
!i10b 1
!s100 SoV72h=?l@bC^9`SVXXUh0
I8;2b8_V_65e5HI:E60K9b1
!i103 1
S1
R3
R49
R50
R51
R23
L0 1
R4
R15
R52
R53
!i113 1
R6
R7
vuart_slave
R0
!s110 1611989487
!i10b 1
!s100 O9?hG:dXjoYI>cjJTdgln3
IbQ8RchM4EaKlY59_H5IG<1
R2
!s105 uart_slave_sv_unit
S1
R3
w1611989423
8C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv
FC:/Users/camin/Documents/VanilaCore/core/uart_slave.sv
L0 10
R4
r1
!s85 0
31
!s108 1611989487.000000
!s107 C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/uart_slave.sv|
!i113 1
R6
R7
vvga_controller
R0
R1
!i10b 1
!s100 X2]nQLTnP^n7E[LE@aU5_2
I1WFSz3[Ke:boalC?_LFBF3
R2
!s105 vga_controller_sv_unit
S1
R3
w1605028551
8C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv
FC:/Users/camin/Documents/VanilaCore/core/vga_controller.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv|
!i113 1
R6
R7
YWB4
R0
R35
!i10b 1
!s100 bO^DQgNKHghjnFJfl?oR_3
Ib5DDYde:8_KA<e4LoZ<Wz1
R2
!s105 wishbone_sv_unit
S1
R3
w1612038887
8C:/Users/camin/Documents/VanilaCore/core/wishbone.sv
FC:/Users/camin/Documents/VanilaCore/core/wishbone.sv
L0 1
R4
r1
!s85 0
31
R36
!s107 C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/wishbone.sv|
!i113 1
R6
R7
n@w@b4
vwishbone_arbitrer
R0
R1
!i10b 1
!s100 G:C8h:?QDAY2o0T]FMb353
IC>j4MIKEz1jOYBH2QTj>J0
R2
!s105 wishbone_arbitrer_sv_unit
S1
R3
w1606793412
8C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv
FC:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv|
!i113 1
R6
R7
vZeltaSoC
R0
R1
!i10b 1
!s100 [:mMT7Rz@aL>C=B3LNefE0
I4[UfgJ=IWoMP:O8Z8lFj;2
R2
!s105 ZeltaSoC_sv_unit
S1
R3
w1611720015
8C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv
FC:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv
L0 4
R4
r1
!s85 0
31
R5
!s107 C:\Users\camin\Documents\VanilaCore\core\debug_def.sv|C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/camin/Documents/VanilaCore/core/ZeltaSoC.sv|
!i113 1
R6
R7
n@zelta@so@c
