Coverage Report by instance with details

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapperif
=== Design Unit: work.SPI_wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapperif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                           MISO_GM           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_slaveif
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        50        24    67.56%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_slaveif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                           MISO_GM           0           0                                0.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                   rx_data_GM[9-0]           0           0                                0.00 
                                          rx_valid           1           1                              100.00 
                                       rx_valid_GM           0           0                                0.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         37 
Toggled Node Count   =         25 
Untoggled Node Count =         12 

Toggle Coverage      =      67.56% (50 of 74 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/RAMif
=== Design Unit: work.RAM_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         62        44        18    70.96%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/RAMif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                      ex_dout[7-0]           0           0                                0.00 
                                       ex_tx_valid           0           0                                0.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         31 
Toggled Node Count   =         22 
Untoggled Node Count =          9 

Toggle Coverage      =      70.96% (44 of 62 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/SPI_slaveif
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        50        24    67.56%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SPI_slaveif --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                           MISO_GM           0           0                                0.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                   rx_data_GM[9-0]           0           0                                0.00 
                                          rx_valid           1           1                              100.00 
                                       rx_valid_GM           0           0                                0.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         37 
Toggled Node Count   =         25 
Untoggled Node Count =         12 

Toggle Coverage      =      67.56% (50 of 74 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva
=== Design Unit: work.RAM_assertions
=================================================================================

Assertion Coverage:
    Assertions                       5         4         1    80.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset
                     RAM_SVA.sv(8)                      0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_deasserted
                     RAM_SVA.sv(11)                     0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_asserted
                     RAM_SVA.sv(14)                     0          0
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_assert
                     RAM_SVA.sv(17)                     0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_assert
                     RAM_SVA.sv(20)                     0          1

Directive Coverage:
    Directives                       5         5         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(26)    15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_deasserted_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(28)  8196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_asserted_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(30)  9021 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(32)  3532 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(34)  1804 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance
=== Design Unit: work.RAM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
------------------------------------IF Branch------------------------------------
    13                                     40181     Count coming in to IF
    13              1                          6         if (~rst_n) begin
    19              1                      40175         else begin                                          
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    20                                     40175     Count coming in to IF
    20              1                       9993             if (rx_valid) begin
                                           30182     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    21                                      9993     Count coming in to CASE
    22              1                       3528                     2'b00 : Wr_Addr <= din[7:0];
    23              1                       2858                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    24              1                       1803                     2'b10 : Rd_Addr <= din[7:0];
    25              1                       1804                     2'b11 : begin 
Branch totals: 4 hits of 4 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance --

  File RAM.v
----------------Focused Expression View-----------------
Line       32 Item    1  ((din[9] && din[8]) && rx_valid)
Expression totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      din[9]         Y
      din[8]         Y
    rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  din[9]_0              -                             
  Row   2:          1  din[9]_1              (rx_valid && din[8])          
  Row   3:          1  din[8]_0              din[9]                        
  Row   4:          1  din[8]_1              (rx_valid && din[9])          
  Row   5:          1  rx_valid_0            (din[9] && din[8])            
  Row   6:          1  rx_valid_1            (din[9] && din[8])            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
    1                                                module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                
    3                                                input      [9:0] din;
    4                                                input            clk, rst_n, rx_valid;
    5                                                
    6                                                output reg [7:0] dout;
    7                                                output reg       tx_valid;
    8                                                
    9                                                reg [7:0] MEM [255:0];
    10                                               reg [7:0] Rd_Addr, Wr_Addr;
    11                                               
    12              1                      40181     always @(posedge clk) begin
    13                                                   if (~rst_n) begin
    14              1                          6             dout <= 0;
    15              1                          6             tx_valid <= 0;
    16              1                          6             Rd_Addr <= 0;
    17              1                          6             Wr_Addr <= 0;
    18                                                   end
    19                                                   else begin                                          
    20                                                       if (rx_valid) begin
    21                                                           case (din[9:8])
    22              1                       3528                     2'b00 : Wr_Addr <= din[7:0];
    23              1                       2858                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    24              1                       1803                     2'b10 : Rd_Addr <= din[7:0];
    25                                                               2'b11 : begin 
    26                                                                           //tx_valid <=1;
    27              1                       1804                                 dout <= MEM[Rd_Addr];//the index should be the read address not the write adress
    28                                                               end
    29                                                               default : dout <= 0;
    30                                                           endcase
    31                                                       end
    32              1                      40175             tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/RAM_instance --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      Rd_Addr[7-0]           1           1                              100.00 
                                      Wr_Addr[7-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva
=== Design Unit: work.SPI_slave_sva
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_rd_data
                     SPI_slave_sva.sv(54)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_rd_addr
                     SPI_slave_sva.sv(46)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_wr_data
                     SPI_slave_sva.sv(38)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_wr_addr
                     SPI_slave_sva.sv(30)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__rx_data_reset
                     SPI_slave_sva.sv(22)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__rx_valid_reset
                     SPI_slave_sva.sv(15)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__MISO_reset
                     SPI_slave_sva.sv(8)                0          1

Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(55)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(47)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(39)
                                                                              1430 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(31)
                                                                              1766 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__rx_data_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(23)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__rx_valid_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(16)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__MISO_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(9)
                                                                                15 Covered   

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_DATA_to_IDLE
                     SPI_slave.sv(189)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_ADD_to_IDLE
                     SPI_slave.sv(182)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__WRITE_to_IDLE
                     SPI_slave.sv(175)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_read_data
                     SPI_slave.sv(167)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_read_address
                     SPI_slave.sv(160)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_write
                     SPI_slave.sv(153)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__IDLE_to_CHK_CMD
                     SPI_slave.sv(146)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    12                                     20003     Count coming in to IF
    12              1                          3             if (~SPI_slaveif.rst_n) begin
    15              1                      20000             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    21                                     58377     Count coming in to CASE
    22              1                      10006                 IDLE : begin
    28              1                       7499                 CHK_CMD : begin
    42              1                      22115                 WRITE : begin
    48              1                       7594                 READ_ADD : begin
    54              1                      11163             READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    23                                     10006     Count coming in to IF
    23              1                       5006                     if (SPI_slaveif.SS_n)
    25              1                       5000                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    29                                      7499     Count coming in to IF
    31              1                       7499                     else begin
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      7499     Count coming in to IF
    32              1                       4106                         if (~SPI_slaveif.MOSI)
    34              1                       3393                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                      3393     Count coming in to IF
    35              1                       2491                             if (!received_address) 
    37              1                        902                             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                     22115     Count coming in to IF
    43              1                       3196                     if (SPI_slaveif.SS_n)
    45              1                      18919                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    49                                      7594     Count coming in to IF
    49              1                        902                     if (SPI_slaveif.SS_n)
    51              1                       6692                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                     11163     Count coming in to IF
    55              1                        902                     if (SPI_slaveif.SS_n)
    57              1                      10261                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     79035     Count coming in to IF
    65              1                         15             if (~SPI_slaveif.rst_n) begin 
    72              1                      79020             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    73                                     79020     Count coming in to CASE
    74              1                       5000                     IDLE : begin
    79              1                       5000                     CHK_CMD : begin
    83              1                      38352                     WRITE : begin
    96              1                      10824                     READ_ADD : begin
    109             1                      19844                 READ_DATA : begin
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                     38352     Count coming in to IF
    84              1                      31960                         if (counter > 0 && !SPI_slaveif.rx_valid) begin
    89              1                       6392                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                     10824     Count coming in to IF
    97              1                       9020                         if (counter > 0 && !SPI_slaveif.rx_valid) begin
    102             1                       1804                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    110                                    19844     Count coming in to IF
    110             1                       9020                         if (SPI_slaveif.tx_valid && (SPI_slaveif.rx_valid)) begin
    122             1                      10824                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                     9020     Count coming in to IF
    112             1                       7216                             if (counter > 0) begin
    117             1                       1804                             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                    10824     Count coming in to IF
    123             1                       9020                             if (counter > 0 && !SPI_slaveif.rx_valid) begin
    128             1                       1804                             else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         6         3    66.66%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       84 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:    ***0***  SPI_slaveif.rx_valid_1  (counter > 0)                 

----------------Focused Condition View-------------------
Line       97 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:    ***0***  SPI_slaveif.rx_valid_1  (counter > 0)                 

----------------Focused Condition View-------------------
Line       110 Item    1  (SPI_slaveif.tx_valid && SPI_slaveif.rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  SPI_slaveif.tx_valid         Y
  SPI_slaveif.rx_valid         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  SPI_slaveif.tx_valid_0  -                             
  Row   2:          1  SPI_slaveif.tx_valid_1  SPI_slaveif.rx_valid          
  Row   3:    ***0***  SPI_slaveif.rx_valid_0  SPI_slaveif.tx_valid          
  Row   4:          1  SPI_slaveif.rx_valid_1  SPI_slaveif.tx_valid          

----------------Focused Condition View-------------------
Line       112 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       123 Item    1  ((counter > 0) && ~SPI_slaveif.rx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
         (counter > 0)         Y
  SPI_slaveif.rx_valid         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (counter > 0)_0         -                             
  Row   2:          1  (counter > 0)_1         ~SPI_slaveif.rx_valid         
  Row   3:          1  SPI_slaveif.rx_valid_0  (counter > 0)                 
  Row   4:          1  SPI_slaveif.rx_valid_1  (counter > 0)                 



Directive Coverage:
    Directives                       7         7         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__READ_DATA_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(190)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__READ_ADD_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(183)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__WRITE_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(176)
                                                                              3196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_read_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(168)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(161)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_write 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(154)
                                                                              3196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__IDLE_to_CHK_CMD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(147)
                                                                              5000 Covered   
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    3                                                module SLAVE (SPI_slave_if.DUT SPI_slaveif);
    4                                                
    5                                                    reg [3:0] counter;
    6                                                    reg received_address;
    7                                                    
    8                                                    state_t cs, ns;
    9                                                
    10                                               
    11              1                      20003         always @(posedge SPI_slaveif.clk) begin
    12                                                       if (~SPI_slaveif.rst_n) begin
    13              1                          3                 cs <= IDLE;
    14                                                       end
    15                                                       else begin
    16              1                      20000                 cs <= ns;
    17                                                       end
    18                                                   end
    19                                               
    20              1                      58377         always @(*) begin
    21                                                       case (cs)
    22                                                           IDLE : begin
    23                                                               if (SPI_slaveif.SS_n)
    24              1                       5006                         ns = IDLE;
    25                                                               else
    26              1                       5000                         ns = CHK_CMD;
    27                                                           end
    28                                                           CHK_CMD : begin
    29                                                               if (SPI_slaveif.SS_n)
    30                                                                   ns = IDLE;
    31                                                               else begin
    32                                                                   if (~SPI_slaveif.MOSI)
    33              1                       4106                             ns = WRITE;
    34                                                                   else begin
    35                                                                       if (!received_address) 
    36              1                       2491                                 ns = READ_ADD; 
    37                                                                       else
    38              1                        902                                 ns = READ_DATA;
    39                                                                   end
    40                                                               end
    41                                                           end
    42                                                           WRITE : begin
    43                                                               if (SPI_slaveif.SS_n)
    44              1                       3196                         ns = IDLE;
    45                                                               else
    46              1                      18919                         ns = WRITE;
    47                                                           end
    48                                                           READ_ADD : begin
    49                                                               if (SPI_slaveif.SS_n)
    50              1                        902                         ns = IDLE;
    51                                                               else
    52              1                       6692                         ns = READ_ADD;
    53                                                           end
    54                                                       READ_DATA : begin
    55                                                               if (SPI_slaveif.SS_n)
    56              1                        902                         ns = IDLE;
    57                                                               else
    58              1                      10261                         ns = READ_DATA;
    59                                                           end
    60                                                           default : ns = IDLE;
    61                                                       endcase
    62                                                   end
    63                                               
    64              1                      79035         always @(posedge SPI_slaveif.clk) begin
    65                                                       if (~SPI_slaveif.rst_n) begin 
    66              1                         15                 SPI_slaveif.rx_data <= 0;
    67              1                         15                 SPI_slaveif.rx_valid <= 0;
    68              1                         15                 received_address <= 0;
    69              1                         15                 SPI_slaveif.MISO <= 0;
    70                                                           
    71                                                       end
    72                                                       else begin
    73                                                           case (cs)
    74                                                               IDLE : begin
    75              1                       5000                         SPI_slaveif.rx_valid <= 0;
    76              1                       5000                         SPI_slaveif.rx_data <= 0;
    77                                                                   
    78                                                               end
    79                                                               CHK_CMD : begin
    80              1                       5000                         counter <= 10; 
    81                                                                   
    82                                                               end
    83                                                               WRITE : begin
    84                                                                   if (counter > 0 && !SPI_slaveif.rx_valid) begin
    85              1                      31960                         SPI_slaveif.rx_data[counter-1] <= SPI_slaveif.MOSI;
    86              1                      31960                             counter <= counter - 1;
    87                                                                       
    88                                                                   end
    89                                                                   else begin
    90                                                                       
    91              1                       6392                             SPI_slaveif.rx_valid <= 1;
    92                                                                       
    93                                                                       
    94                                                                   end
    95                                                               end
    96                                                               READ_ADD : begin
    97                                                                   if (counter > 0 && !SPI_slaveif.rx_valid) begin
    98              1                       9020                             SPI_slaveif.rx_data[counter-1] <= SPI_slaveif.MOSI;
    99              1                       9020                             counter <= counter - 1;
    100                                                                      
    101                                                                  end
    102                                                                  else begin
    103                                                                      
    104             1                       1804                             SPI_slaveif.rx_valid <= 1;
    105             1                       1804                             received_address <= 1;
    106                                                                  
    107                                                                  end
    108                                                              end
    109                                                          READ_DATA : begin
    110                                                                  if (SPI_slaveif.tx_valid && (SPI_slaveif.rx_valid)) begin
    111                                                                      
    112                                                                      if (counter > 0) begin
    113             1                       7216                                 SPI_slaveif.MISO <= SPI_slaveif.tx_data[counter-1];
    114             1                       7216                                 counter <= counter - 1;
    115                                              
    116                                                                      end
    117                                                                      else begin
    118             1                       1804                                 received_address <= 0;
    119                                                                          
    120                                                                      end
    121                                                                  end
    122                                                                  else begin
    123                                                                      if (counter > 0 && !SPI_slaveif.rx_valid) begin
    124             1                       9020                                 SPI_slaveif.rx_data[counter-1] <= SPI_slaveif.MOSI;
    125             1                       9020                                 counter <= counter - 1;
    126                                                                          
    127                                                                      end
    128                                                                      else begin
    129                                                                          
    130             1                       1804                                 SPI_slaveif.rx_valid <= 1;
    131             1                       1804                                 counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      counter[3-0]           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDLE        2001      100.00 
                                                                   CHK_CMD        2002      100.00 
                                                                     WRITE        2000      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDLE        2001      100.00 
                                                                   CHK_CMD        2002      100.00 
                                                                     WRITE        2001      100.00 
                                                                  READ_ADD        1003      100.00 
                                                                 READ_DATA           1      100.00 
                                  received_address           1           1                              100.00 

Total Node Count     =         15 
Toggled Node Count   =         15 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva
=== Design Unit: work.SPI_wrapper_sva
=================================================================================

Assertion Coverage:
    Assertions                       4         4         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__MISO_satble
                     SPI_wrapper_sva.sv(32)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__rx_data_reset
                     SPI_wrapper_sva.sv(25)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__rx_valid_reset
                     SPI_wrapper_sva.sv(18)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__MISO_reset
                     SPI_wrapper_sva.sv(11)             0          1

Directive Coverage:
    Directives                       4         4         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__MISO_satble 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(33)
                                                                              59176 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__rx_data_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(26)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__rx_valid_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(19)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__MISO_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(12)
                                                                                15 Covered   

=================================================================================
=== Instance: /SPI_wrapper_top/SPI_wrapper_instance
=== Design Unit: work.WRAPPER
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper.sv
    1                                                module WRAPPER (SPI_wrapper_if.DUT SPI_wrapperif);
    2                                                
    3                                                    SPI_slave_if   SPI_slaveif(SPI_wrapperif.clk);
    4                                                
    5                                                    wire [9:0] rx_data_din;
    6                                                    wire       rx_valid;
    7                                                    wire       tx_valid;
    8                                                    wire [7:0] tx_data_dout;
    9                                                
    10              1                      36668         assign SPI_slaveif.MOSI  = SPI_wrapperif.MOSI;
    11              1                      10002         assign SPI_slaveif.SS_n  = SPI_wrapperif.SS_n;
    12              1                          7         assign SPI_slaveif.rst_n = SPI_wrapperif.rst_n;
    13                                               
    14                                                   assign SPI_slaveif.tx_data  = tx_data_dout;
    15                                                   assign SPI_slaveif.tx_valid = tx_valid;
    16                                               
    17                                                   assign rx_data_din = SPI_slaveif.rx_data;
    18                                                   assign rx_valid = SPI_slaveif.rx_valid;
    19                                                   
    20                                               
    21              1                       3356         assign SPI_wrapperif.MISO = SPI_slaveif.MISO;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         40        40         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/SPI_wrapper_instance --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                  rx_data_din[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                 tx_data_dout[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         20 
Toggled Node Count   =         20 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (40 of 40 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/gm/RAM_instance
=== Design Unit: work.RAM_golden_model
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_top/gm/RAM_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_golden_model.v
------------------------------------IF Branch------------------------------------
    17                                     40181     Count coming in to IF
    17              1                          6         if(~rst_n)begin
    24              1                       9993         if(rx_valid) begin
    43              1                      30182         else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    25                                      9993     Count coming in to CASE
    27              1                       3528            2'b00 : begin
    30              1                       2858            2'b01 : begin
    34              1                       1803            2'b10 : begin
    37              1                       1804            2'b11 : begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top/gm/RAM_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_golden_model.v
    1                                                module RAM_golden_model (din, rx_valid, clk, rst_n, dout, tx_valid);
    2                                                
    3                                                parameter MEM_DEPTH = 256;
    4                                                parameter ADDR_SIZE = 8;
    5                                                
    6                                                input [ADDR_SIZE+1 : 0] din;
    7                                                input rx_valid, clk, rst_n;
    8                                                
    9                                                output reg [ADDR_SIZE-1:0] dout;
    10                                               output reg tx_valid;
    11                                               
    12                                               reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    13                                               reg [ADDR_SIZE-1:0] ADDR_RD, ADDR_WR ;                    //internal 
    14                                               
    15                                               //Read/Write Operation
    16              1                      40181     always @(posedge clk)begin
    17                                                   if(~rst_n)begin
    18              1                          6             dout <= 0;
    19              1                          6             tx_valid <= 0;
    20              1                          6             ADDR_RD <= 0;
    21              1                          6             ADDR_WR <= 0;
    22                                                   end
    23                                                   else  
    24                                                   if(rx_valid) begin
    25                                                      case (din[ADDR_SIZE+1:ADDR_SIZE])
    26                                                      //Write
    27                                                      2'b00 : begin
    28              1                       3528                 ADDR_WR<=din[ADDR_SIZE-1:0];
    29                                                      end
    30                                                      2'b01 : begin
    31              1                       2858                 mem[ADDR_WR]<=din[ADDR_SIZE-1:0];
    32                                                      end
    33                                                      //Read
    34                                                      2'b10 : begin
    35              1                       1803                 ADDR_RD<=din[ADDR_SIZE-1:0];
    36                                                      end
    37                                                      2'b11 : begin
    38              1                       1804                 dout<=mem[ADDR_RD];
    39              1                       1804                 tx_valid<=1;
    40                                                      end 
    41                                                   endcase
    42                                                   end
    43                                                   else begin
    44              1                      30182               tx_valid=0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/gm/RAM_instance --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      ADDR_RD[7-0]           1           1                              100.00 
                                      ADDR_WR[7-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/gm/SLAVE_instance
=== Design Unit: work.SPI_slave_GM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        38         2    95.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_top/gm/SLAVE_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_GM.v
------------------------------------IF Branch------------------------------------
    24                                     20004     Count coming in to IF
    24              1                          4         if (~rst_n) begin
    27              1                      20000         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    33                                     58377     Count coming in to CASE
    34              1                      10005             IDLE : begin
    40              1                       7499             CHK_CMD : begin
    54              1                      22115             WRITE : begin
    60              1                       7594             READ_ADD : begin
    66              1                      11163            READ_DATA : begin
                                               1     All False Count
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                     10005     Count coming in to IF
    35              1                       5005                 if (SS_n)
    37              1                       5000                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      7499     Count coming in to IF
    41              1                    ***0***                 if (SS_n)
    43              1                       7499                 else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    44                                      7499     Count coming in to IF
    44              1                       4106                     if (~MOSI)
    46              1                       3393                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                      3393     Count coming in to IF
    47              1                       2491                         if (!rd_add) 
    49              1                        902                         else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                     22115     Count coming in to IF
    55              1                       3196                 if (SS_n)
    57              1                      18919                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                      7594     Count coming in to IF
    61              1                        902                 if (SS_n)
    63              1                       6692                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    67                                     11163     Count coming in to IF
    67              1                        902                 if (SS_n)
    69              1                      10261                 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    76                                     79029     Count coming in to IF
    76              1                          9         if (~rst_n) begin 
    83              1                      79020         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    84                                     79020     Count coming in to CASE
    85              1                       5000                 IDLE : begin
    90              1                       5000                 CHK_CMD : begin
    94              1                      38352                 WRITE : begin
    107             1                      10824                 READ_ADD : begin
    120             1                      19844                READ_DATA : begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    95                                     38352     Count coming in to IF
    95              1                      31960                     if (counter > 0 && !rx_valid) begin
    100             1                       6392                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                    10824     Count coming in to IF
    108             1                       9020                     if (counter > 0 && !rx_valid) begin
    113             1                       1804                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                    19844     Count coming in to IF
    121             1                       9020                     if (tx_valid && (rx_valid)) begin
    133             1                      10824                     else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                     9020     Count coming in to IF
    123             1                       7216                         if (counter > 0) begin
    128             1                       1804                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    134                                    10824     Count coming in to IF
    134             1                       9020                         if (counter > 0 && !rx_valid) begin
    139             1                       1804                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         6         3    66.66%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_top/gm/SLAVE_instance --

  File SPI_slave_GM.v
----------------Focused Condition View-------------------
Line       95 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:    ***0***  rx_valid_1            (counter > 0)                 

----------------Focused Condition View-------------------
Line       108 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:    ***0***  rx_valid_1            (counter > 0)                 

----------------Focused Condition View-------------------
Line       121 Item    1  (tx_valid && rx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    tx_valid         Y
    rx_valid         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            rx_valid                      
  Row   3:    ***0***  rx_valid_0            tx_valid                      
  Row   4:          1  rx_valid_1            tx_valid                      

----------------Focused Condition View-------------------
Line       123 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       134 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:          1  rx_valid_1            (counter > 0)                 


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         7         1    87.50%

================================FSM Details================================

FSM Coverage for instance /SPI_wrapper_top/gm/SLAVE_instance --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  34                IDLE                   0
  40             CHK_CMD                   1
  66           READ_DATA                   4
  60            READ_ADD                   3
  54               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                5004          
                 CHK_CMD                5000          
               READ_DATA                1804          
                READ_ADD                1804          
                   WRITE                6392          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  38                   0                5000          IDLE -> CHK_CMD               
  50                   1                 902          CHK_CMD -> READ_DATA          
  48                   2                 902          CHK_CMD -> READ_ADD           
  45                   3                3196          CHK_CMD -> WRITE              
  68                   5                 902          READ_DATA -> IDLE             
  62                   6                 902          READ_ADD -> IDLE              
  56                   7                3196          WRITE -> IDLE                 
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  42                   4          CHK_CMD -> IDLE     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         7         1    87.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      38        37         1    97.36%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top/gm/SLAVE_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_GM.v
    1                                                module SPI_slave_GM (
    2                                                    input MOSI ,
    3                                                    input SS_n ,
    4                                                    input clk , rst_n ,
    5                                                    input tx_valid ,
    6                                                    input [7:0] tx_data ,
    7                                                    output reg MISO ,
    8                                                    output reg [9:0] rx_data ,
    9                                                    output reg rx_valid 
    10                                               );
    11                                               parameter IDLE      = 3'b000 ;
    12                                               parameter CHK_CMD   = 3'b001 ;
    13                                               parameter WRITE     = 3'b010 ;
    14                                               parameter READ_ADD  = 3'b011 ;
    15                                               parameter READ_DATA = 3'b100 ;
    16                                               
    17                                                 reg [3:0] counter;
    18                                                 reg rd_add;
    19                                                
    20                                                 reg [2:0]cs, ns;
    21                                               
    22                                               
    23              1                      20004     always @(posedge clk) begin
    24                                                   if (~rst_n) begin
    25              1                          4             cs <= IDLE;
    26                                                   end
    27                                                   else begin
    28              1                      20000             cs <= ns;
    29                                                   end
    30                                               end
    31                                               
    32              1                      58377     always @(*) begin
    33                                                   case (cs)
    34                                                       IDLE : begin
    35                                                           if (SS_n)
    36              1                       5005                     ns = IDLE;
    37                                                           else
    38              1                       5000                     ns = CHK_CMD;
    39                                                       end
    40                                                       CHK_CMD : begin
    41                                                           if (SS_n)
    42              1                    ***0***                     ns = IDLE;
    43                                                           else begin
    44                                                               if (~MOSI)
    45              1                       4106                         ns = WRITE;
    46                                                               else begin
    47                                                                   if (!rd_add) 
    48              1                       2491                             ns = READ_ADD; 
    49                                                                   else
    50              1                        902                             ns = READ_DATA;
    51                                                               end
    52                                                           end
    53                                                       end
    54                                                       WRITE : begin
    55                                                           if (SS_n)
    56              1                       3196                     ns = IDLE;
    57                                                           else
    58              1                      18919                     ns = WRITE;
    59                                                       end
    60                                                       READ_ADD : begin
    61                                                           if (SS_n)
    62              1                        902                     ns = IDLE;
    63                                                           else
    64              1                       6692                     ns = READ_ADD;
    65                                                       end
    66                                                      READ_DATA : begin
    67                                                           if (SS_n)
    68              1                        902                     ns = IDLE;
    69                                                           else
    70              1                      10261                     ns = READ_DATA;
    71                                                       end
    72                                                   endcase
    73                                               end
    74                                               
    75              1                      79029     always @(posedge clk) begin
    76                                                   if (~rst_n) begin 
    77              1                          9             rx_data <= 0;
    78              1                          9             rx_valid <= 0;
    79              1                          9             rd_add <= 0;
    80              1                          9             MISO <= 0;
    81                                                       
    82                                                   end
    83                                                   else begin
    84                                                       case (cs)
    85                                                           IDLE : begin
    86              1                       5000                     rx_valid <= 0;
    87              1                       5000                     rx_data <= 0;
    88                                                               
    89                                                           end
    90                                                           CHK_CMD : begin
    91              1                       5000                     counter <= 10; 
    92                                                               
    93                                                           end
    94                                                           WRITE : begin
    95                                                               if (counter > 0 && !rx_valid) begin
    96              1                      31960                        rx_data[counter-1] <= MOSI;
    97              1                      31960                         counter <= counter - 1;
    98                                                                   
    99                                                               end
    100                                                              else begin
    101                                                                  
    102             1                       6392                         rx_valid <= 1;
    103                                                                  
    104                                                                  
    105                                                              end
    106                                                          end
    107                                                          READ_ADD : begin
    108                                                              if (counter > 0 && !rx_valid) begin
    109             1                       9020                         rx_data[counter-1] <= MOSI;
    110             1                       9020                         counter <= counter - 1;
    111                                                                  
    112                                                              end
    113                                                              else begin
    114                                                                  
    115             1                       1804                         rx_valid <= 1;
    116             1                       1804                         rd_add <= 1;
    117                                                                 
    118                                                              end
    119                                                          end
    120                                                         READ_DATA : begin
    121                                                              if (tx_valid && (rx_valid)) begin
    122                                                                  
    123                                                                  if (counter > 0) begin
    124             1                       7216                             MISO <= tx_data[counter-1];
    125             1                       7216                             counter <= counter - 1;
    126                                              
    127                                                                  end
    128                                                                  else begin
    129             1                       1804                             rd_add <= 0;
    130                                                                      
    131                                                                  end
    132                                                              end
    133                                                              else begin
    134                                                                  if (counter > 0 && !rx_valid) begin
    135             1                       9020                             rx_data[counter-1] <= MOSI;
    136             1                       9020                             counter <= counter - 1;
    137                                                                      
    138                                                                  end
    139                                                                  else begin
    140                                                                      
    141             1                       1804                             rx_valid <= 1;
    142             1                       1804                             counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/gm/SLAVE_instance --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      counter[3-0]           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                            rd_add           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /SPI_wrapper_top/gm
=== Design Unit: work.WRAPPER_GM
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top/gm --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                  rx_data_din[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                 tx_data_dout[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /SPI_wrapper_top
=== Design Unit: work.SPI_wrapper_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        20         0   100.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_top.sv
    6                                                module SPI_wrapper_top();
    7                                                    bit clk;
    8                                                
    9                                                    initial begin
    10              1                          1             forever begin
    11              1                     158071                 #1 clk = ~clk;
    11              2                     158070     
    12                                                       end
    13                                                   end
    14                                                   SPI_wrapper_if SPI_wrapperif(clk);
    15                                                   SPI_slave_if   SPI_slaveif(clk);
    16                                                   RAM_if         RAMif(clk);
    17                                               
    18                                                   WRAPPER SPI_wrapper_instance (SPI_wrapperif);
    19                                               
    20                                                   //spi_slave wiring
    21              1                      36668         assign SPI_slaveif.MOSI = SPI_wrapperif.MOSI;
    22              1                       3356         assign SPI_slaveif.MISO = SPI_wrapperif.MISO;
    23              1                      10002         assign SPI_slaveif.SS_n = SPI_wrapperif.SS_n;
    24              1                          7         assign SPI_slaveif.rst_n= SPI_wrapperif.rst_n;
    25              1                      29275         assign SPI_slaveif.rx_data = SPI_wrapper_instance.rx_data_din;
    26              1                      10001         assign SPI_slaveif.rx_valid = SPI_wrapper_instance.rx_valid;
    27              1                        893         assign SPI_slaveif.tx_data = SPI_wrapper_instance.tx_data_dout;
    28              1                       1805         assign SPI_slaveif.tx_valid = SPI_wrapper_instance.tx_valid;
    29                                                   
    30                                                   //ram wiring
    31              1                      29275         assign RAMif.din = SPI_wrapper_instance.rx_data_din;
    32              1                          7         assign RAMif.rst_n = SPI_wrapperif.rst_n;
    33              1                      10001         assign RAMif.rx_valid = SPI_wrapper_instance.rx_valid;
    34              1                        893         assign RAMif.dout = SPI_wrapper_instance.tx_data_dout;
    35              1                       1805         assign RAMif.tx_valid = SPI_wrapper_instance.tx_valid;
    36                                               
    37                                                   WRAPPER_GM gm(SPI_wrapperif.MOSI, SPI_wrapperif.MISO_GM, SPI_wrapperif.SS_n, SPI_wrapperif.clk, SPI_wrapperif.rst_n);
    38                                               
    39                                                   bind SLAVE SPI_slave_sva slave_sva (SPI_slaveif);
    40                                                   bind WRAPPER SPI_wrapper_sva wrapper_sva (SPI_wrapperif);
    41                                                   bind RAM RAM_assertions ram_sva(RAMif.din,RAMif.clk,RAMif.rst_n,RAMif.rx_valid,RAMif.dout,RAMif.tx_valid);
    42                                                   initial begin
    43              1                          1             uvm_config_db #(virtual SPI_wrapper_if) ::set(null, "uvm_test_top", "SPI_WRAPPER_VIF",SPI_wrapperif);
    44              1                          1             uvm_config_db #(virtual SPI_slave_if)   ::set(null, "uvm_test_top", "SPI_SLAVE_VIF",SPI_slaveif);
    45              1                          1             uvm_config_db #(virtual RAM_if)         ::set(null, "uvm_test_top", "RAM_VIF",RAMif);
    46              1                          1             run_test("SPI_wrapper_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /SPI_wrapper_top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_wrapper_seq_item_pkg
=== Design Unit: work.SPI_wrapper_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      79035     Count coming in to IF
    7               2                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
    7               4                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      79035     Count coming in to IF
    7               5                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_seq_item_pkg --

  File SPI_wrapper_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        10        10    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_seq_item.sv
    1                                                package SPI_wrapper_seq_item_pkg;
    2                                                
    3                                                  import uvm_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                  import shared_pkg::*;
    6                                                  class SPI_wrapper_seq_item extends uvm_sequence_item;
    7               1                    ***0***           `uvm_object_utils(SPI_wrapper_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      79035     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                      79035     
    7              10                    ***0***     
    8                                                
    9                                                       
    10                                                   rand logic MOSI, rst_n, SS_n;
    11                                                   
    12                                               
    13                                                   //output signals
    14                                                   
    15                                                   logic MISO,MISO_GM;
    16                                               
    17                                                   //control signals
    18                                                   
    19                                                   operation_t prev_operation = read_data;
    20                                                   rand operation_t operation;
    21                                                   rand int cycle_count = 0;
    22                                                   rand bit[2:0]spi_cmd;
    23                                               
    24                                                   rand bit MOSI_data[];
    25                                                 
    26                                               
    27                                               
    28                                                   constraint reset_c {
    29                                                     rst_n dist {0:=1,1:=99};
    30                                                   }
    31                                                   constraint MOSI_c {
    32                                                     MOSI_data.size() == cycle_count-1;
    33                                                   } 
    34                                                  
    35                                                   constraint spi_cmd_cons{
    36                                                     spi_cmd inside {3'b000, 3'b001, 3'b110, 3'b111};
    37                                               
    38                                                     if(operation == write_addr){
    39                                                       spi_cmd == 3'b000;
    40                                                     }
    41                                                     else if (operation == write_data){
    42                                                       spi_cmd == 3'b001;
    43                                                     }
    44                                                     else if(operation == read_addr){
    45                                                       spi_cmd == 3'b110;
    46                                                     }
    47                                                     else if(operation == read_data){
    48                                                       spi_cmd == 3'b111;
    49                                                     }
    50                                                     
    51                                                   }
    52                                                   constraint cycle_count_cons{
    53                                                     if(operation == read_data){
    54                                                       cycle_count == 23;
    55                                                     }
    56                                                     else{
    57                                                       cycle_count == 13;
    58                                                     }
    59                                                   }
    60                                               
    61                                                   function void post_randomize();
    62              1                      84035           prev_operation = operation;
    63              1                      84035           MOSI_data = new[cycle_count-1];
    64              1                      84035           for(int i = 0; i < 3; i++)begin
    64              2                     252105     
    65              1                     252105             MOSI_data[i] = spi_cmd[2-i];
    66                                                     end
    67              1                      84035           for(int i = 3; i < cycle_count-1; i++)begin
    67              2                     981895     
    68              1                     981895             MOSI_data[i] = $urandom_range(0,1);
    69                                                     end
    70                                                     
    71                                                   endfunction
    72                                               
    73                                                   function string convert2string();
    74              1                    ***0***             return $sformatf("%s MOSI =0b%0b,\n SS_n =0b%0b,\n rst_n =0b%0b,\n MISO =0b%0b",super.convert2string(),
    75                                                                       MOSI, SS_n, rst_n,MISO);    
    76                                                   endfunction
    77                                                   function string convert2string_stimulus();
    78              1                    ***0***             return $sformatf("MOSI =0b%0b,\n SS_n =0b%0b,\n rst_n =0b%0b,\n",MOSI, SS_n, rst_n);      


=================================================================================
=== Instance: /SPI_wrapper_sequence_pkg
=== Design Unit: work.SPI_wrapper_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                      13        13         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_sequence_pkg/SPI_wrapper_reset_sequence/body/#ublk#252082231#17/immed__20
                     SPI_wrapper_sequence.sv(20)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/body/#ublk#252082231#37/immed__39
                     SPI_wrapper_sequence.sv(39)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/immed__76
                     SPI_wrapper_sequence.sv(76)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/immed__54
                     SPI_wrapper_sequence.sv(54)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/#anonblk#252082231#62#4#/#ublk#252082231#62/immed__65
                     SPI_wrapper_sequence.sv(65)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/body/#ublk#252082231#101/immed__104
                     SPI_wrapper_sequence.sv(104)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/immed__153
                     SPI_wrapper_sequence.sv(153)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/immed__131
                     SPI_wrapper_sequence.sv(131)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/#anonblk#252082231#139#4#/#ublk#252082231#139/immed__142
                     SPI_wrapper_sequence.sv(142)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/body/#ublk#252082231#177/immed__180
                     SPI_wrapper_sequence.sv(180)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/immed__234
                     SPI_wrapper_sequence.sv(234)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/immed__212
                     SPI_wrapper_sequence.sv(212)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/#anonblk#252082231#220#4#/#ublk#252082231#220/immed__223
                     SPI_wrapper_sequence.sv(223)
                                                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40         8        32    20.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_sequence_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_sequence.sv
------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               1                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          3     Count coming in to IF
    9               2                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               3                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
    9               4                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    9                                          3     Count coming in to IF
    9               5                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
                                               3     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    9                                    ***0***     Count coming in to IF
    9               6                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              2                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              3                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
    28              4                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              5                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              6                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              1                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                         1     Count coming in to IF
    88              2                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              3                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
    88              4                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                         1     Count coming in to IF
    88              5                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              6                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    166                                  ***0***     Count coming in to IF
    166             1                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    166                                        1     Count coming in to IF
    166             2                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    166                                  ***0***     Count coming in to IF
    166             3                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
    166             4                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    166                                        1     Count coming in to IF
    166             5                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    166                                  ***0***     Count coming in to IF
    166             6                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       8         0         8     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_sequence_pkg --

  File SPI_wrapper_sequence.sv
----------------Focused Condition View-------------------
Line       9 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       9 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       28 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       28 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       88 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       166 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       166 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      87        55        32    63.21%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_sequence_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_sequence.sv
    1                                                package SPI_wrapper_sequence_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import SPI_wrapper_seq_item_pkg::*;
    6                                                    import shared_pkg::*;
    7                                                
    8                                                    class SPI_wrapper_reset_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
    9               1                    ***0***             `uvm_object_utils(SPI_wrapper_reset_sequence)
    9               2                    ***0***     
    9               3                    ***0***     
    9               4                    ***0***     
    9               5                    ***0***     
    9               6                          3     
    9               7                    ***0***     
    9               8                    ***0***     
    9               9                          3     
    9              10                    ***0***     
    10                                               
    11                                                       SPI_wrapper_seq_item item;
    12                                                       function new(string name = "SPI_wrapper_reset_sequence");
    13              1                          1                 super.new(name);
    14                                                       endfunction
    15                                               
    16                                                       task body();
    17              1                         15                 repeat(5) begin
    18              1                         15                     item = SPI_wrapper_seq_item::type_id::create("item");
    19              1                         15                     start_item(item);
    20                                                               assert(item.randomize() with {rst_n == 0; SS_n == 1;});
    21              1                         15                     finish_item(item);
    22                                                           end
    23                                                       endtask
    24                                               
    25                                                   endclass
    26                                               
    27                                                   class SPI_wrapper_write_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
    28              1                    ***0***             `uvm_object_utils(SPI_wrapper_write_sequence) 
    28              2                    ***0***     
    28              3                    ***0***     
    28              4                    ***0***     
    28              5                    ***0***     
    28              6                          1     
    28              7                    ***0***     
    28              8                    ***0***     
    28              9                          1     
    28             10                    ***0***     
    29                                               
    30                                                     function new(string name = "SPI_wrapper_write_sequence");
    31              1                          1                 super.new(name);
    32                                                       endfunction
    33                                               
    34                                                       task body();
    35                                                           SPI_wrapper_seq_item item;
    36              1                          1                 item = SPI_wrapper_seq_item::type_id::create("item");
    37              1                       2000                 repeat(2000)begin
    38                                                               
    39                                                               assert(item.randomize() with{
    40                                                                   operation inside{write_addr, write_data};
    41                                                                   
    42                                                               });
    43              1                       2000                     send_transaction(item);
    44                                                                  
    45                                                           end
    46                                                           
    47                                                       endtask 
    48                                               
    49                                                       task send_transaction(SPI_wrapper_seq_item trans_item);
    50                                                           SPI_wrapper_seq_item item;
    51              1                       2000                 int transaction_cycle = trans_item.cycle_count;
    52              1                       2000                 item = SPI_wrapper_seq_item::type_id::create("item");
    53              1                       2000                 start_item(item);
    54                                                           assert(item.randomize() with{
    55                                                               SS_n == 0;
    56                                                               rst_n == 1;
    57                                                               operation == trans_item.operation;
    58                                                               
    59                                                           });
    60              1                       2000                 finish_item(item);
    61                                               
    62              1                       2000                 for(int j = 0; j < transaction_cycle-1; j++)begin
    62              2                      24000     
    63                                                               
    64              1                      24000                     start_item(item);
    65                                                               assert(item.randomize() with{
    66                                                                   SS_n == 0;
    67                                                                   rst_n == 1;
    68                                                                   operation == trans_item.operation;
    69                                                                   
    70                                                                   MOSI == trans_item.MOSI_data[j];
    71                                                               });
    72              1                      24000                     finish_item(item);   
    73                                                           end
    74                                                           
    75              1                       2000                 start_item(item);
    76                                                           assert(item.randomize() with{
    77                                                               SS_n  == 1;
    78                                                               rst_n == 1;
    79                                                               operation == trans_item.operation;
    80                                                               
    81                                                           });
    82              1                       2000                 finish_item(item);
    83                                                           
    84                                                       endtask
    85                                                   endclass
    86                                               
    87                                                   class SPI_wrapper_read_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
    88              1                    ***0***             `uvm_object_utils(SPI_wrapper_read_sequence)
    88              2                    ***0***     
    88              3                    ***0***     
    88              4                    ***0***     
    88              5                    ***0***     
    88              6                          1     
    88              7                    ***0***     
    88              8                    ***0***     
    88              9                          1     
    88             10                    ***0***     
    89                                               
    90                                                       SPI_wrapper_seq_item item;
    91                                                       
    92                                                       function new(string name = "SPI_wrapper_read_sequence");
    93              1                          1                 super.new(name);
    94                                                       endfunction
    95                                               
    96                                                       task body();
    97                                                           
    98              1                          1                 item = SPI_wrapper_seq_item::type_id::create("item");
    99                                                           
    100                                                          
    101             1                       1000                 repeat(1000)begin
    102                                                              
    103                                              
    104                                                              assert(item.randomize() with{
    105                                                                  operation inside{read_addr, read_data};
    106                                                                  
    107                                                                  if(prev_operation == read_addr){
    108                                                                      operation == read_data;
    109                                                                  }
    110                                                                  else if(prev_operation == read_data){
    111                                                                      operation == read_addr;
    112                                                                  }
    113                                                                  else{
    114                                                                      operation == read_addr;
    115                                                                  }
    116                                                                       
    117                                                              });
    118                                                              
    119                                                              
    120             1                       1000                     send_transaction(item);
    121                                                                 
    122                                                          end
    123                                                          
    124                                                      endtask  
    125                                              
    126                                                      task send_transaction(SPI_wrapper_seq_item trans_item);
    127                                                          SPI_wrapper_seq_item item;
    128             1                       1000                 int transaction_cycle = trans_item.cycle_count;
    129             1                       1000                 item = SPI_wrapper_seq_item::type_id::create("item");
    130             1                       1000                 start_item(item);
    131                                                          assert(item.randomize() with{
    132                                                              SS_n == 0;
    133                                                              rst_n ==1;
    134                                                              operation == trans_item.operation;
    135                                                              
    136                                                          });
    137             1                       1000                 finish_item(item);
    138                                              
    139             1                       1000                 for(int j = 0; j< transaction_cycle-1; j++)begin
    139             2                      17000     
    140                                                              
    141             1                      17000                     start_item(item);
    142                                                              assert(item.randomize() with{
    143                                                                  SS_n == 0;
    144                                                                  rst_n == 1;
    145                                                                  operation == trans_item.operation;
    146                                                                  
    147                                                                  MOSI == trans_item.MOSI_data[j];
    148                                                              });
    149             1                      17000                     finish_item(item);   
    150                                                          end
    151                                                          
    152             1                       1000                 start_item(item);
    153                                                          assert(item.randomize() with{
    154                                                              SS_n == 1;
    155                                                              rst_n ==1;
    156                                                              operation == trans_item.operation;
    157                                                             
    158                                                          });
    159             1                       1000                 finish_item(item);
    160                                                          
    161                                                      endtask 
    162                                                  endclass
    163                                              
    164                                              
    165                                                  class SPI_wrapper_read_write_sequence extends uvm_sequence #(SPI_wrapper_seq_item);
    166             1                    ***0***             `uvm_object_utils(SPI_wrapper_read_write_sequence)
    166             2                    ***0***     
    166             3                    ***0***     
    166             4                    ***0***     
    166             5                    ***0***     
    166             6                          1     
    166             7                    ***0***     
    166             8                    ***0***     
    166             9                          1     
    166            10                    ***0***     
    167                                              
    168                                                      SPI_wrapper_seq_item item;
    169                                                     
    170                                                      function new(string name = "SPI_slave_read_write_sequence");
    171             1                          1                 super.new(name);
    172                                                      endfunction
    173                                              
    174                                                      task body();
    175                                                          
    176             1                          1                 item = SPI_wrapper_seq_item::type_id::create("item");
    177             1                       2000                 repeat(2000)begin
    178                                                              
    179                                              
    180                                                              assert(item.randomize() with{
    181                                                                  if(prev_operation == write_addr){
    182                                                                      operation inside {write_addr, write_data};
    183                                                                  }
    184                                                                  else if (prev_operation == write_data){
    185                                                                      operation dist {write_addr :/40, read_addr :/60, read_data :/0, write_data :/0};
    186                                                                     
    187                                                                  }
    188                                                                  else if(prev_operation == read_addr){
    189                                                                      operation == read_data;
    190                                                                  }
    191                                                                  else if(prev_operation == read_data){
    192                                                                     operation dist {write_addr :/60, read_addr :/40, read_data :/0, write_data :/0};
    193                                                                      
    194                                                                  }
    195                                                                  else{
    196                                                                      operation == write_addr;
    197                                                                  }
    198                                                                       
    199                                                              });
    200                                                              
    201             1                       2000                     send_transaction(item);
    202                                                              
    203                                                          end
    204                                                          
    205                                                      endtask  
    206                                              
    207                                                      task send_transaction(SPI_wrapper_seq_item trans_item);
    208                                                          SPI_wrapper_seq_item item;
    209             1                       2000                 int transaction_cycle = trans_item.cycle_count;
    210             1                       2000                 item = SPI_wrapper_seq_item::type_id::create("item");
    211             1                       2000                 start_item(item);
    212                                                          assert(item.randomize() with{
    213                                                              SS_n == 0;
    214                                                              rst_n ==1;
    215                                                              operation == trans_item.operation;
    216                                              
    217                                                          });
    218             1                       2000                 finish_item(item);
    219                                              
    220             1                       2000                 for(int j = 0; j< transaction_cycle-1; j++)begin
    220             2                      28020     
    221                                                              
    222             1                      28020                     start_item(item);
    223                                                              assert(item.randomize() with{
    224                                                                  SS_n == 0;
    225                                                                  rst_n ==1;
    226                                                                  operation == trans_item.operation;
    227                                              
    228                                                                  MOSI == trans_item.MOSI_data[j];
    229                                                              });
    230             1                      28020                     finish_item(item);   
    231                                                          end
    232                                                          
    233             1                       2000                 start_item(item);
    234                                                          assert(item.randomize() with{
    235                                                              SS_n == 1;
    236                                                              rst_n ==1;
    237                                                              operation == trans_item.operation;
    238                                              
    239                                                          });
    240             1                       2000                 finish_item(item);


=================================================================================
=== Instance: /RAM_seq_item_pkg
=== Design Unit: work.RAM_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(RAM_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(RAM_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(RAM_seq_item)
    6               4                    ***0***             `uvm_object_utils(RAM_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(RAM_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(RAM_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_seq_item_pkg --

  File RAM_seq_item.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         2        13    13.33%

================================Statement Details================================

Statement Coverage for instance /RAM_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
    1                                                package RAM_seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class RAM_seq_item extends uvm_sequence_item;
    6               1                    ***0***             `uvm_object_utils(RAM_seq_item)
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                        rand logic      [9:0] din;
    8                                                        rand logic            rst_n,   rx_valid;
    9                                                        logic                 tx_valid,ex_tx_valid;
    10                                                       logic           [7:0] dout,    ex_dout;
    11              1                      79036             logic           [1:0] old=0; 
    12                                               
    13                                                       function new(string name = "RAM_seq_item");
    14              1                      79036                 super.new(name);
    15                                                       endfunction
    16                                               
    17                                                       function string convert2string ();
    18              1                    ***0***                 return $sformatf ("%0s din = %0d,rst_n = %0d, rx_valid = %0d", super.convert2string(),din,rst_n,rx_valid);
    19                                                       endfunction
    20                                               
    21                                                       function string convert2string_stimulus();
    22              1                    ***0***                 return $sformatf("din = %0d,rst_n = %0d, rx_valid = %0d",din,rst_n,rx_valid);
    23                                                       endfunction
    24                                               
    25                                                       constraint reset{ rst_n dist{0:= 1, 1:= 99};}
    26                                                       constraint rxvalid{rx_valid dist{0:= 1, 1:= 99};}
    27                                               
    28                                                       function void post_randomize;
    29              1                    ***0***               old = din[9:8];


=================================================================================
=== Instance: /RAM_coverage_collector_pkg
=== Design Unit: work.RAM_coverage_collector_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         3         1    75.00%

================================Branch Details================================

Branch Coverage for instance /RAM_coverage_collector_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage_collector.sv
------------------------------------IF Branch------------------------------------
    60                                     79035     Count coming in to IF
    60              1                      19020                     if(s_item.rx_valid == 1)begin
                                           60015     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    63                                     79035     Count coming in to IF
    63              1                    ***0***                     `uvm_info("COV", $sformatf("  stimulus%0d", s_item.convert2string_stimulus), UVM_HIGH)
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%



Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          5        na        na        na
            Covergroup Bins         16        16         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_collector_pkg/RAM_coverage_collector/cov 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint control_bits                           100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx                                    100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_collector_pkg::RAM_coverage_collector::cov  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint control_bits                           100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   1766          1          -    Covered              
        bin write_data                                   1430          1          -    Covered              
        bin read_addr                                     902          1          -    Covered              
        bin read_data                                    5412          1          -    Covered              
        bin w_data_after_w_address                        902          1          -    Covered              
        bin r_data_after_r_adderss                        902          1          -    Covered              
        bin w_address_w_data_r_address_r_data             237          1          -    Covered              
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     60015          1          -    Covered              
        bin auto[1]                                     19020          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     68213          1          -    Covered              
        bin auto[1]                                     10822          1          -    Covered              
    Cross cross_rx                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr_addr_rx                               1766          1          -    Covered              
            bin wr_data_rx                               1430          1          -    Covered              
            bin rd_addr_rx                                902          1          -    Covered              
            bin rd_data_rx                               5412          1          -    Covered              
    Cross cross_tx                                    100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_high                                  4510          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /RAM_coverage_collector_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage_collector.sv
    1                                                package RAM_coverage_collector_pkg;
    2                                                    `include "uvm_macros.svh"
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    class RAM_coverage_collector extends uvm_component;
    6               1                    ***0***             `uvm_component_utils(RAM_coverage_collector)
    6               2                    ***0***     
    6               3                          2     
    7                                                        uvm_analysis_export #(RAM_seq_item) covr;
    8                                                        uvm_tlm_analysis_fifo #(RAM_seq_item) fifo;
    9                                                        RAM_seq_item s_item;
    10              1                          1             int count = 0;
    11                                               
    12                                                   covergroup cov;
    13                                                     control_bits: coverpoint s_item.din[9:8] iff (s_item.rx_valid && (count % 2 == 0) ){
    14                                                       bins write_addr = {2'b00};
    15                                                       bins write_data = {2'b01};
    16                                                       bins read_addr = {2'b10};
    17                                                       bins read_data = {2'b11};
    18                                                       bins w_data_after_w_address = (2'b00 => 2'b01);
    19                                                       bins r_data_after_r_adderss = (2'b10 => 2'b11);
    20                                                       bins w_address_w_data_r_address_r_data = (2'b00 => 2'b01 => 2'b10 => 2'b11);
    21                                                     }
    22                                                     rx_valid_cp: coverpoint s_item.rx_valid; 
    23                                                     tx_valid_cp: coverpoint s_item.tx_valid;
    24                                                     cross_rx: cross control_bits, rx_valid_cp{
    25                                                           option.cross_auto_bin_max = 0;
    26                                                           bins wr_addr_rx = binsof (control_bits.write_addr) && binsof (rx_valid_cp) intersect {1};
    27                                                           bins wr_data_rx = binsof (control_bits.write_data) && binsof (rx_valid_cp) intersect {1};
    28                                                           bins rd_addr_rx = binsof (control_bits.read_addr) && binsof (rx_valid_cp) intersect {1};
    29                                                           bins rd_data_rx = binsof (control_bits.read_data) && binsof (rx_valid_cp) intersect {1};
    30                                                     }
    31                                                     cross_tx: cross control_bits, tx_valid_cp{
    32                                                           option.cross_auto_bin_max = 0;
    33                                                           bins tx_high = binsof (control_bits.read_data) && binsof (tx_valid_cp) intersect {1};
    34                                                     }
    35                                               
    36                                               endgroup
    37                                               
    38                                                       function new(string name = "coverage_collector", uvm_component parent = null);
    39              1                          1                 super.new(name, parent);
    40              1                          1                 cov = new ();
    41                                                       endfunction
    42                                               
    43                                                       function void build_phase(uvm_phase phase);
    44              1                          1                 super.build_phase(phase);
    45              1                          1                 covr = new("covr",this);
    46              1                          1                 fifo  = new("fifo",this);
    47                                                       endfunction
    48                                               
    49                                                       function void connect_phase(uvm_phase phase);
    50              1                          1                 super.connect_phase(phase);
    51              1                          1                 covr.connect(fifo.analysis_export);
    52                                                       endfunction
    53                                               
    54                                                       task run_phase(uvm_phase phase);
    55              1                          1                 super.run_phase(phase);
    56              1                          1                 forever begin
    57              1                      79036                     fifo.get(s_item);
    58                                               
    59              1                      79035                     cov.sample();
    60                                                               if(s_item.rx_valid == 1)begin
    61              1                      19020                         count++;
    62                                                               end
    63              1                    ***0***                     `uvm_info("COV", $sformatf("  stimulus%0d", s_item.convert2string_stimulus), UVM_HIGH)


=================================================================================
=== Instance: /RAM_scoreboard_pkg
=== Design Unit: work.RAM_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         3         7    30.00%

================================Branch Details================================

Branch Coverage for instance /RAM_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
------------------------------------IF Branch------------------------------------
    37                                     79035     Count coming in to IF
    37              1                    ***0***                     if((s_item.dout != s_item.ex_dout)&&(s_item.tx_valid!=s_item.ex_tx_valid)) begin
    42              1                      79035                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***                         `uvm_error("run_phase", $sformatf("comparsion faild"));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***                         `uvm_info("COV", $sformatf("  stimulus %0d ", s_item.convert2string), UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                          1                 `uvm_info("report_phase", $sformatf("the number of errors=0d%0d",errors),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1                 `uvm_info("report_phase", $sformatf("the number of corrects=0d%0d",corrects),UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_scoreboard_pkg --

  File RAM_scoreboard.sv
----------------Focused Condition View-------------------
Line       37 Item    1  ((this.s_item.dout != this.s_item.ex_dout) && (this.s_item.tx_valid != this.s_item.ex_tx_valid))
Condition totals: 0 of 2 input terms covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
          (this.s_item.dout != this.s_item.ex_dout)         N  No hits                  Hit '_0' and '_1'
  (this.s_item.tx_valid != this.s_item.ex_tx_valid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:    ***0***  (this.s_item.dout != this.s_item.ex_dout)_0          -                             
  Row   2:    ***0***  (this.s_item.dout != this.s_item.ex_dout)_1          (this.s_item.tx_valid != this.s_item.ex_tx_valid)
  Row   3:    ***0***  (this.s_item.tx_valid != this.s_item.ex_tx_valid)_0  (this.s_item.dout != this.s_item.ex_dout)
  Row   4:    ***0***  (this.s_item.tx_valid != this.s_item.ex_tx_valid)_1  (this.s_item.dout != this.s_item.ex_dout)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        16         5    76.19%

================================Statement Details================================

Statement Coverage for instance /RAM_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
    1                                                package RAM_scoreboard_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class RAM_scoreboard extends uvm_scoreboard;
    8                                                        //define the export and the fifo
    9               1                    ***0***             `uvm_component_utils(RAM_scoreboard)
    9               2                    ***0***     
    9               3                          2     
    10                                                       uvm_analysis_export #(RAM_seq_item) sb_export;
    11                                                       uvm_tlm_analysis_fifo #(RAM_seq_item) sb_fifo;
    12                                                       RAM_seq_item s_item;
    13                                                       //the expcted value
    14                                                       logic [3:0] expected_value;
    15                                                       //the error counter and the correct counter
    16              1                          1             int errors=0, corrects=0;
    16              2                          1     
    17                                                       //the essential
    18                                                       function new(string name = "RAM_scoreboard", uvm_component parent = null);
    19              1                          1                 super.new(name, parent);
    20                                                       endfunction
    21                                                       //build phase
    22                                                       function void build_phase(uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24              1                          1                 sb_export = new("sb_export", this);
    25              1                          1                 sb_fifo   = new("sb_fifo", this);
    26                                                       endfunction
    27                                                       //connect phase
    28                                                       function void connect_phase(uvm_phase phase);
    29              1                          1                 super.connect_phase(phase);
    30              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    31                                                       endfunction
    32                                                       //run phase
    33                                                       task run_phase(uvm_phase phase);
    34              1                          1                 super.run_phase(phase);
    35              1                          1                 forever begin
    36              1                      79036                     sb_fifo.get(s_item);
    37                                                               if((s_item.dout != s_item.ex_dout)&&(s_item.tx_valid!=s_item.ex_tx_valid)) begin
    38              1                    ***0***                         `uvm_error("run_phase", $sformatf("comparsion faild"));
    39              1                    ***0***                         errors++;
    40              1                    ***0***                         `uvm_info("COV", $sformatf("  stimulus %0d ", s_item.convert2string), UVM_HIGH)
    41                                                               end
    42                                                               else begin
    43              1                      79035                         corrects++;
    44                                                               end
    45                                                           end
    46                                                       endtask
    47                                               
    48                                                       function void report_phase(uvm_phase phase);
    49              1                          1                 super.report_phase(phase);
    50              1                          1                 `uvm_info("report_phase", $sformatf("the number of errors=0d%0d",errors),UVM_MEDIUM);
    51              1                          1                 `uvm_info("report_phase", $sformatf("the number of corrects=0d%0d",corrects),UVM_MEDIUM)


=================================================================================
=== Instance: /RAM_configer_pkg
=== Design Unit: work.RAM_configer_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_configer_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_configer.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***         `uvm_object_utils(RAM_configer)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***         `uvm_object_utils(RAM_configer)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***         `uvm_object_utils(RAM_configer)
    5               4                    ***0***         `uvm_object_utils(RAM_configer)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***         `uvm_object_utils(RAM_configer)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***         `uvm_object_utils(RAM_configer)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_configer_pkg --

  File RAM_configer.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /RAM_configer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_configer.sv
    1                                                package RAM_configer_pkg;
    2                                                `include "uvm_macros.svh"
    3                                                import uvm_pkg::*;
    4                                                class RAM_configer extends uvm_object;
    5               1                    ***0***         `uvm_object_utils(RAM_configer)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                
    7                                                        virtual RAM_if RAM_vif;
    8                                                        uvm_active_passive_enum is_active;
    9                                                    function  new(string name = "RAM_configer");
    10              1                          1             super.new(name);


=================================================================================
=== Instance: /RAM_seqr_pkg
=== Design Unit: work.RAM_seqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_seqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seqr.sv
    1                                                package RAM_seqr_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class RAM_seqr extends uvm_sequencer #(RAM_seq_item);
    7               1                    ***0***             `uvm_component_utils(RAM_seqr);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        function new (string name = "RAM_seqr", uvm_component parent = null);
    10              1                    ***0***                 super.new(name,null);


=================================================================================
=== Instance: /RAM_monitor_pkg
=== Design Unit: work.RAM_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /RAM_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
------------------------------------IF Branch------------------------------------
    34                                     79035     Count coming in to IF
    34              1                    ***0***                         `uvm_info("run_phase", s_item.convert2string(), UVM_HIGH);
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        16         3    84.21%

================================Statement Details================================

Statement Coverage for instance /RAM_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
    1                                                package RAM_monitor_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class RAM_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(RAM_monitor)
    7               2                    ***0***     
    7               3                          2     
    8                                                        virtual RAM_if RAM_vif;
    9                                                        RAM_seq_item s_item;
    10                                                       uvm_analysis_port #(RAM_seq_item) mon_ap;
    11                                               
    12                                                       function new(string name = "RAM_monitor", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       function void build_phase(uvm_phase phase);
    17              1                          1                 super.build_phase(phase);
    18              1                          1                 mon_ap = new("mon_ap",this);
    19                                                       endfunction
    20                                               
    21                                                       task run_phase(uvm_phase phase);
    22              1                          1                 super.run_phase(phase);
    23              1                          1                 forever begin
    24              1                      79036                     s_item = RAM_seq_item::type_id::create("s_item");
    25              1                      79036                         @(negedge RAM_vif.clk);
    26              1                      79035                         s_item.din=RAM_vif.din;
    27              1                      79035                         s_item.rx_valid=RAM_vif.rx_valid;
    28              1                      79035                         s_item.rst_n=RAM_vif.rst_n;
    29              1                      79035                         s_item.tx_valid=RAM_vif.tx_valid;
    30              1                      79035                         s_item.dout=RAM_vif.dout;
    31              1                      79035                         s_item.ex_tx_valid=RAM_vif.ex_tx_valid;
    32              1                      79035                         s_item.ex_dout=RAM_vif.ex_dout;
    33              1                      79035                         mon_ap.write(s_item);
    34              1                    ***0***                         `uvm_info("run_phase", s_item.convert2string(), UVM_HIGH);


=================================================================================
=== Instance: /RAM_driver_pkg
=== Design Unit: work.RAM_driver_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         0        13     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
    1                                                package RAM_driver_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_seq_item_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class RAM_driver extends uvm_driver #(RAM_seq_item);
    7               1                    ***0***             `uvm_component_utils(RAM_driver)
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                        virtual RAM_if RAM_vif;
    9                                                        RAM_seq_item s_item;
    10                                               
    11                                                       function new(string name = "RAM_driver", uvm_component parent = null);
    12              1                    ***0***                 super.new(name,parent);    
    13                                                       endfunction
    14                                               
    15                                                       task run_phase(uvm_phase phase);
    16              1                    ***0***                 super.run_phase(phase);
    17              1                    ***0***                 forever begin
    18              1                    ***0***                     s_item = RAM_seq_item::type_id::create("s_item");
    19                                                               
    20              1                    ***0***                     seq_item_port.get_next_item(s_item);
    21              1                    ***0***                     RAM_vif.din=s_item.din;
    22              1                    ***0***                     RAM_vif.rx_valid=s_item.rx_valid;
    23              1                    ***0***                     RAM_vif.rst_n=s_item.rst_n;
    24                                               
    25              1                    ***0***                     @(negedge RAM_vif.clk);
    26                                               
    27              1                    ***0***                     seq_item_port.item_done();


=================================================================================
=== Instance: /RAM_agent_pkg
=== Design Unit: work.RAM_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /RAM_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
------------------------------------IF Branch------------------------------------
    23                                         1     Count coming in to IF
    23              1                    ***0***                 if(!uvm_config_db#(RAM_configer)::get(this,"","RAM_CFG",cfg))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                   ***0***     Count coming in to IF
    24              1                    ***0***                     `uvm_fatal("build_phase","unable to get the configuration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if (cfg.is_active==UVM_ACTIVE) begin 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                    ***0***                 if (cfg.is_active==UVM_ACTIVE) begin 
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /RAM_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
    1                                                package RAM_agent_pkg;
    2                                                    `include "uvm_macros.svh"
    3                                                    import uvm_pkg::*;
    4                                                    import RAM_driver_pkg::*;
    5                                                    import RAM_monitor_pkg::*;
    6                                                    import RAM_seqr_pkg::*;
    7                                                    import RAM_configer_pkg::*;
    8                                                    import RAM_seq_item_pkg::*;
    9                                                    class RAM_agent extends uvm_agent;
    10              1                    ***0***             `uvm_component_utils(RAM_agent)
    10              2                    ***0***     
    10              3                          2     
    11                                                       RAM_seqr sqr;
    12                                                       RAM_driver driv;
    13                                                       RAM_monitor mon;
    14                                                       RAM_configer cfg;
    15                                                       uvm_analysis_export #(RAM_seq_item) agent_ap;
    16                                                       
    17                                                       function new(string name = "agent", uvm_component parent);
    18              1                          1                 super.new(name, parent);
    19                                                       endfunction
    20                                               
    21                                                       function void build_phase(uvm_phase phase);
    22              1                          1                 super.build_phase(phase);
    23                                                           if(!uvm_config_db#(RAM_configer)::get(this,"","RAM_CFG",cfg))begin
    24              1                    ***0***                     `uvm_fatal("build_phase","unable to get the configuration object");
    25                                                           end
    26                                                           if (cfg.is_active==UVM_ACTIVE) begin 
    27              1                    ***0***                     sqr=RAM_seqr::type_id::create("sqr",this);
    28              1                    ***0***                     driv=RAM_driver::type_id::create("driv",this);
    29                                                           end
    30                                                           
    31              1                          1                 mon=RAM_monitor::type_id::create("mon",this);
    32              1                          1                 agent_ap=new("agent_ap",this);
    33                                                       endfunction
    34                                               
    35                                                       function void connect_phase(uvm_phase phase);
    36              1                          1                 super.connect_phase(phase);
    37                                                           if (cfg.is_active==UVM_ACTIVE) begin 
    38              1                    ***0***                     driv.seq_item_port.connect(sqr.seq_item_export);
    39              1                    ***0***                     driv.RAM_vif=cfg.RAM_vif;
    40                                                           end
    41              1                          1                 mon.RAM_vif=cfg.RAM_vif;
    42              1                          1                 mon.mon_ap.connect(agent_ap);


=================================================================================
=== Instance: /RAM_environment_pkg
=== Design Unit: work.RAM_environment_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /RAM_environment_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_environment.sv
    1                                                package RAM_environment_pkg;
    2                                                import uvm_pkg::*;
    3                                                import RAM_agent_pkg::*;
    4                                                import RAM_scoreboard_pkg::*;
    5                                                import RAM_coverage_collector_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class RAM_environment extends uvm_env;
    8               1                    ***0***         `uvm_component_utils(RAM_environment)
    8               2                    ***0***     
    8               3                          2     
    9                                                    RAM_agent agt;
    10                                                   RAM_scoreboard sc;
    11                                                   RAM_coverage_collector cc;
    12                                                   function new(string name = "RAM_envirnment", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   function void build_phase(uvm_phase phase);
    17              1                          1             super.build_phase(phase);
    18              1                          1             agt = RAM_agent :: type_id :: create("agt", this);
    19              1                          1             sc = RAM_scoreboard::type_id::create("sc", this);
    20              1                          1             cc = RAM_coverage_collector::type_id::create("cc",this);
    21                                                   endfunction
    22                                               
    23                                                   function void connect_phase(uvm_phase phase);
    24              1                          1             super.connect_phase (phase);
    25              1                          1             agt.agent_ap.connect(sc.sb_export);
    26              1                          1             agt.agent_ap.connect(cc.covr);


=================================================================================
=== Instance: /SPI_slave_item_pkg
=== Design Unit: work.SPI_slave_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***         `uvm_object_utils(SPI_slave_item)
    7               4                    ***0***         `uvm_object_utils(SPI_slave_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***         `uvm_object_utils(SPI_slave_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_item_pkg --

  File SPI_slave_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23         3        20    13.04%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
    1                                                package SPI_slave_item_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import shared_pkg::*;
    4                                                
    5                                                  `include "uvm_macros.svh"
    6                                                  class SPI_slave_item extends uvm_sequence_item;
    7               1                    ***0***         `uvm_object_utils(SPI_slave_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                    
    9                                                
    10                                                   rand logic MOSI, rst_n, SS_n, tx_valid;
    11                                                   rand logic [7:0] tx_data;
    12                                               
    13                                                   //output signals
    14                                                   logic [9:0] rx_data,rx_data_GM;
    15                                                   logic rx_valid,rx_valid_GM, MISO,MISO_GM;
    16                                               
    17                                                   //control signals
    18                                                   
    19                                                   rand operation_t operation;
    20              1                      79037         operation_t pre_operation = read_data;
    21              1                      79037         rand int cycle_count = 0;
    22                                                   rand bit[2:0]spi_cmd;
    23                                               
    24                                                   rand bit MOSI_data[];
    25                                                 
    26                                               
    27                                               
    28                                                   constraint reset_c {
    29                                                     rst_n dist {0:=1,1:=99};
    30                                                   }
    31                                                   constraint MOSI_c {
    32                                                     MOSI_data.size() == cycle_count-1;
    33                                                   } 
    34                                                   constraint tx_valid_c {
    35                                                     if (operation == read_data) {
    36                                                       tx_valid == 1;
    37                                                     }
    38                                                     else{
    39                                                       tx_valid == 0;
    40                                                     }
    41                                                       
    42                                                   }
    43                                                   constraint spi_cmd_cons{
    44                                                     spi_cmd inside {3'b000, 3'b001, 3'b110, 3'b111};
    45                                               
    46                                                     if(operation == write_addr){
    47                                                       spi_cmd == 3'b000;
    48                                                     }
    49                                                     else if (operation == write_data){
    50                                                       spi_cmd == 3'b001;
    51                                                     }
    52                                                     else if(operation == read_addr){
    53                                                       spi_cmd == 3'b110;
    54                                                     }
    55                                                     else if(operation == read_data){
    56                                                       spi_cmd == 3'b111;
    57                                                     }
    58                                                     
    59                                                   }
    60                                                   constraint cycle_count_cons{
    61                                                     if(operation == read_data){
    62                                                       cycle_count == 23;
    63                                                     }
    64                                                     else{
    65                                                       cycle_count == 13;
    66                                                     }
    67                                                   }
    68                                               
    69                                                   function void post_randomize();
    70              1                    ***0***           pre_operation = operation;
    71              1                    ***0***           MOSI_data = new[cycle_count-1];
    72              1                    ***0***           for(int i = 0; i < 3; i++)begin
    72              2                    ***0***     
    73              1                    ***0***             MOSI_data[i] = spi_cmd[2-i];
    74                                                     end
    75              1                    ***0***           for(int i = 3; i < cycle_count-1; i++)begin
    75              2                    ***0***     
    76              1                    ***0***             MOSI_data[i] = $urandom_range(0,1);
    77                                                     end
    78                                                     
    79                                                   endfunction
    80                                               
    81                                               
    82                                               
    83                                                   function new (string name = "SPI_slave_item");
    84              1                      79037           super.new(name);
    85                                                   endfunction
    86                                               
    87                                                   function string convert2string();
    88              1                    ***0***           return $sformatf("%s MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",super.convert2string(),MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    89                                                   endfunction
    90                                               
    91                                                   function string convert2string_stimulus();
    92              1                    ***0***           return $sformatf("MOSI = %d,MISO = %d,SS_n = %d,rst_n = %d,rx_data = %d,rx_valid = %d,tx_data = %d,tx_valid = %d",MOSI,MISO,SS_n,rst_n,rx_data,rx_valid,tx_data,tx_valid);


=================================================================================
=== Instance: /SPI_slave_cover_pkg
=== Design Unit: work.SPI_slave_cover_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         15        15         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cover_pkg/SPI_slave_cover/SPI_cvg    100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_wr_addr                                   1781          1          -    Covered              
        bin rx_wr_data                                   1430          1          -    Covered              
        bin rx_rd_addr                                    902          1          -    Covered              
        bin rx_read_data                                  902          1          -    Covered              
        bin w_address_w_data_r_address_r_data             237          1          -    Covered              
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_tr                                      4098          1          -    Covered              
        bin extended_tr                                   902          1          -    Covered              
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                  12471          1          -    Covered              
        bin write_data                                  10175          1          -    Covered              
        bin read_addr                                    9531          1          -    Covered              
        bin read_data                                   10190          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_full_tr                       1766          1          -    Covered              
            bin write_data_full_tr                       1430          1          -    Covered              
            bin read_addr_full_tr                         902          1          -    Covered              
            bin write_data_extended_tr                    902          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_with_rd_data                    0                     -    ZERO                 
            ignore_bin extended_with_rd_addr                0                     -    ZERO                 
            ignore_bin extended_with_wr_data                0                     -    ZERO                 
            ignore_bin extended_with_wr_addr                0                     -    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_cover_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_cover.sv
    1                                                package SPI_slave_cover_pkg;
    2                                                import uvm_pkg::*;
    3                                                import shared_pkg::*;
    4                                                import SPI_slave_item_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class SPI_slave_cover extends uvm_component;
    8               1                    ***0***         `uvm_component_utils(SPI_slave_cover)
    8               2                    ***0***     
    8               3                          2     
    9                                                    
    10                                                   uvm_analysis_export #(SPI_slave_item) cov_export;
    11                                                   uvm_tlm_analysis_fifo #(SPI_slave_item) cov_fifo;
    12                                                   SPI_slave_item cov_item;
    13                                               
    14                                                   
    15                                               
    16                                                   covergroup SPI_cvg;
    17                                               
    18                                                       rx_cov: coverpoint cov_item.rx_data[9:8] iff (cov_item.SS_n){
    19                                                           bins rx_wr_addr = {2'b00};
    20                                                           bins rx_wr_data = {2'b01};
    21                                                           bins rx_rd_addr = {2'b10};
    22                                                           bins rx_read_data = {2'b11};
    23                                                           bins w_address_w_data_r_address_r_data = (2'b00 => 2'b01 => 2'b10 => 2'b11);
    24                                                       }
    25                                               
    26                                                       SS_cov: coverpoint cov_item.SS_n {
    27                                                               bins full_tr = (1 => 0[*13] => 1);
    28                                                               bins extended_tr = (1 => 0[*23] => 1);
    29                                                       }
    30                                               
    31                                                       MOSI_cov: coverpoint cov_item.MOSI {
    32                                                               bins write_addr = (0 => 0 => 0);
    33                                                               bins write_data = (0 => 0 => 1);
    34                                                               bins read_addr = (1 => 1 => 0);
    35                                                               bins read_data = (1 => 1 => 1);
    36                                                       }
    37                                               
    38                                                       cross SS_cov,rx_cov {
    39                                                           option.cross_auto_bin_max   = 0;
    40                                                           bins write_addr_full_tr     = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_addr);
    41                                                           bins write_data_full_tr     = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_wr_data);
    42                                                           bins read_addr_full_tr      = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_rd_addr);
    43                                                           bins write_data_extended_tr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_read_data);
    44                                               
    45                                                           ignore_bins extended_with_wr_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_addr);
    46                                                           ignore_bins extended_with_wr_data = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_wr_data);
    47                                                           ignore_bins extended_with_rd_addr = binsof(SS_cov.extended_tr)&& binsof(rx_cov.rx_rd_addr);
    48                                                           ignore_bins full_with_rd_data = binsof(SS_cov.full_tr)&& binsof(rx_cov.rx_read_data);
    49                                                       }
    50                                               
    51                                                   endgroup
    52                                               
    53                                                   function new (string name = "SPI_slave_cover",uvm_component parant = null);
    54              1                          1           super.new(name,parant);
    55              1                          1            SPI_cvg = new();
    56                                                   endfunction
    57                                               
    58                                                   function void build_phase (uvm_phase phase);
    59              1                          1             super.build_phase(phase);
    60                                                       
    61              1                          1             cov_export = new("cov_export",this);
    62              1                          1             cov_fifo = new("cov_fifo",this);
    63                                                       // cov_item = SPI_slave_item::type_id::create("cov_item"); 
    64                                               
    65                                                   endfunction
    66                                               
    67                                                   function void connect_phase (uvm_phase phase);
    68              1                          1             super.connect_phase(phase);
    69              1                          1             cov_export.connect(cov_fifo.analysis_export);
    70                                                   endfunction
    71                                               
    72                                                   task run_phase (uvm_phase phase);
    73              1                          1             super.run_phase(phase);
    74              1                          1             forever begin
    75              1                      79036                 cov_fifo.get(cov_item);
    76              1                      79035                 SPI_cvg.sample();


=================================================================================
=== Instance: /SPI_slave_scoreboard_pkg
=== Design Unit: work.SPI_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    41                                     79035     Count coming in to IF
    41              1                    ***0***                     if (sb_item.MISO != sb_item.MISO_GM || sb_item.rx_data != sb_item.rx_data_GM || sb_item.rx_valid != sb_item.rx_valid_GM ) begin
    45              1                      79035                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_rx_data = %0d, ref_rx_valid = %0b, ref_MISO = %d",sb_item.convert2string(),sb_item.rx_data_GM,sb_item.MISO_GM, sb_item.rx_valid_GM ))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                     79035     Count coming in to IF
    46              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct out : %s ",sb_item.convert2string()),UVM_HIGH);
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_scoreboard_pkg --

  File SPI_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       41 Item    1  ((this.sb_item.MISO != this.sb_item.MISO_GM) || (this.sb_item.rx_data != this.sb_item.rx_data_GM) || (this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
Condition totals: 0 of 3 input terms covered = 0.00%

                                           Input Term   Covered  Reason for no coverage   Hint
                                          -----------  --------  -----------------------  --------------
          (this.sb_item.MISO != this.sb_item.MISO_GM)         N  No hits                  Hit '_0' and '_1'
    (this.sb_item.rx_data != this.sb_item.rx_data_GM)         N  No hits                  Hit '_0' and '_1'
  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                             Non-masking condition(s)      
 ---------  ---------  --------------------                                   -------------------------     
  Row   1:    ***0***  (this.sb_item.MISO != this.sb_item.MISO_GM)_0          ~((this.sb_item.rx_data != this.sb_item.rx_data_GM) || (this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
  Row   2:    ***0***  (this.sb_item.MISO != this.sb_item.MISO_GM)_1          -                             
  Row   3:    ***0***  (this.sb_item.rx_data != this.sb_item.rx_data_GM)_0    (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_valid != this.sb_item.rx_valid_GM))
  Row   4:    ***0***  (this.sb_item.rx_data != this.sb_item.rx_data_GM)_1    ~(this.sb_item.MISO != this.sb_item.MISO_GM)
  Row   5:    ***0***  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)_0  (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_data != this.sb_item.rx_data_GM))
  Row   6:    ***0***  (this.sb_item.rx_valid != this.sb_item.rx_valid_GM)_1  (~(this.sb_item.MISO != this.sb_item.MISO_GM) && ~(this.sb_item.rx_data != this.sb_item.rx_data_GM))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        17         5    77.27%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
    1                                                package SPI_slave_scoreboard_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import SPI_slave_item_pkg::*;
    4                                                
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                
    8                                                    class SPI_slave_scoreboard extends uvm_scoreboard;
    9               1                    ***0***             `uvm_component_utils(SPI_slave_scoreboard)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       uvm_analysis_export #(SPI_slave_item) sb_export;
    12                                                       uvm_tlm_analysis_fifo #(SPI_slave_item) sb_fifo;
    13                                                       SPI_slave_item sb_item;
    14                                                       
    15                                               
    16              1                          1             int error = 0,correct = 0;
    16              2                          1     
    17                                               
    18                                                     function new (string name = "SPI_slave_scoreboard",uvm_component parant = null);
    19              1                          1             super.new(name,parant);
    20                                                     endfunction
    21                                               
    22                                                     function void build_phase (uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                               
    25              1                          1                 sb_export = new("sb_export",this);
    26              1                          1                 sb_fifo = new("sb_fifo",this);
    27              1                          1                 sb_item = SPI_slave_item::type_id::create("sb_item");
    28                                               
    29                                                       endfunction
    30                                               
    31                                                       function void connect_phase (uvm_phase phase);
    32              1                          1                 super.connect_phase(phase);
    33              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    34                                                       endfunction
    35                                               
    36                                                       task run_phase (uvm_phase phase);
    37              1                          1                 super.run_phase(phase);
    38              1                          1                 forever begin
    39              1                      79036                     sb_fifo.get(sb_item);
    40                                                               //ref_model(sb_item);
    41                                                               if (sb_item.MISO != sb_item.MISO_GM || sb_item.rx_data != sb_item.rx_data_GM || sb_item.rx_valid != sb_item.rx_valid_GM ) begin
    42              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_rx_data = %0d, ref_rx_valid = %0b, ref_MISO = %d",sb_item.convert2string(),sb_item.rx_data_GM,sb_item.MISO_GM, sb_item.rx_valid_GM ))
    43              1                    ***0***                         error++;
    44                                                               end
    45                                                               else begin
    46              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct out : %s ",sb_item.convert2string()),UVM_HIGH);
    47              1                      79035                         correct++;
    48                                                               end
    49                                                           end
    50                                               
    51                                                       endtask
    52                                               
    53                                                       function void report_phase(uvm_phase phase);
    54              1                          1                 super.report_phase(phase);
    55              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct), UVM_MEDIUM);
    56              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error), UVM_MEDIUM);


=================================================================================
=== Instance: /SPI_slave_monitor_pkg
=== Design Unit: work.SPI_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    41                                     79035     Count coming in to IF
    41              1                    ***0***                     `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_DEBUG);
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
    1                                                package SPI_slave_monitor_pkg;
    2                                                    `include "uvm_macros.svh"
    3                                                    import uvm_pkg::*;
    4                                                    import SPI_slave_item_pkg::*;
    5                                                
    6                                                    class SPI_slave_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                    
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_item rsp_seq_item;
    11                                                       uvm_analysis_port #(SPI_slave_item) mon_ap;
    12                                                   
    13                                                       function new (string name = "SPI_slave_monitor",uvm_component parant = null );
    14              1                          1                 super.new(name,parant);
    15                                                       endfunction
    16                                                   
    17                                                       function void build_phase (uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19                                                       
    20              1                          1                 mon_ap = new("mon_ap",this);
    21                                                   
    22                                                       endfunction
    23                                                       
    24                                                       task run_phase (uvm_phase phase);
    25              1                          1                 super.run_phase(phase);
    26              1                          1                 forever begin
    27              1                      79036                     rsp_seq_item = SPI_slave_item::type_id::create("rsp_seq_item");
    28              1                      79036                     @(negedge SPI_slave_vif.clk);
    29              1                      79035                     rsp_seq_item.rst_n = SPI_slave_vif.rst_n;
    30              1                      79035                     rsp_seq_item.MOSI = SPI_slave_vif.MOSI;
    31              1                      79035                     rsp_seq_item.MISO = SPI_slave_vif.MISO;
    32              1                      79035                     rsp_seq_item.SS_n = SPI_slave_vif.SS_n;
    33              1                      79035                     rsp_seq_item.tx_data = SPI_slave_vif.tx_data;
    34              1                      79035                     rsp_seq_item.tx_valid = SPI_slave_vif.tx_valid;
    35              1                      79035                     rsp_seq_item.rx_data = SPI_slave_vif.rx_data;
    36              1                      79035                     rsp_seq_item.rx_valid = SPI_slave_vif.rx_valid;
    37              1                      79035                     rsp_seq_item.rx_data_GM = SPI_slave_vif.rx_data_GM;
    38              1                      79035                     rsp_seq_item.rx_valid_GM = SPI_slave_vif.rx_valid_GM;
    39              1                      79035                     rsp_seq_item.MISO_GM = SPI_slave_vif.MISO_GM;
    40              1                      79035                     mon_ap.write(rsp_seq_item);
    41              1                    ***0***                     `uvm_info("run_phase",rsp_seq_item.convert2string(),UVM_DEBUG);


=================================================================================
=== Instance: /SPI_slave_sequencer_pkg
=== Design Unit: work.SPI_slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_sequencer.sv
    1                                                package SPI_slave_sequencer_pkg;
    2                                                  import uvm_pkg::*;
    3                                                  import SPI_slave_item_pkg::*;
    4                                                  `include "uvm_macros.svh"
    5                                                  
    6                                                  class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_sequencer);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                  
    9                                                    function new (string name = "SPI_slave_sequencer",uvm_component parant = null);
    10              1                    ***0***           super.new(name,parant);


=================================================================================
=== Instance: /SPI_slave_config_pkg
=== Design Unit: work.SPI_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***             `uvm_object_utils(SPI_slave_config);
    5               4                    ***0***             `uvm_object_utils(SPI_slave_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_config_pkg --

  File SPI_slave_config.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
    1                                                package SPI_slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                     `include "uvm_macros.svh"
    4                                                    class SPI_slave_config extends uvm_object;
    5               1                    ***0***             `uvm_object_utils(SPI_slave_config);
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                    
    7                                                        virtual SPI_slave_if SPI_slave_vif;
    8                                                        uvm_active_passive_enum is_active;
    9                                                        
    10                                                       function new (string name = "SPI_slave_config");
    11              1                          1                 super.new(name);


=================================================================================
=== Instance: /SPI_slave_driver_pkg
=== Design Unit: work.SPI_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***                 `uvm_info("run_phase" , seq_item.convert2string_stimulus(),UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         0        16     0.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
    1                                                package SPI_slave_driver_pkg;
    2                                                 `include "uvm_macros.svh"
    3                                                 import SPI_slave_config_pkg::*;
    4                                                 import SPI_slave_item_pkg::*;
    5                                                 import uvm_pkg::*;
    6                                                class SPI_slave_driver extends uvm_driver #(SPI_slave_item);
    7               1                    ***0***         `uvm_component_utils(SPI_slave_driver);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                    virtual SPI_slave_if SPI_slave_vif;
    10                                                   SPI_slave_item seq_item;
    11                                               
    12                                                   function new (string name = "SPI_slave_driver",uvm_component parant = null );
    13              1                    ***0***             super.new(name,parant);
    14                                                   endfunction
    15                                               
    16                                                   task run_phase (uvm_phase phase);
    17              1                    ***0***             super.run_phase(phase);
    18              1                    ***0***             forever begin
    19              1                    ***0***                 seq_item = SPI_slave_item::type_id::create("seq_item");
    20              1                    ***0***                 seq_item_port.get_next_item(seq_item);
    21              1                    ***0***                 SPI_slave_vif.rst_n = seq_item.rst_n;
    22              1                    ***0***                 SPI_slave_vif.MOSI = seq_item.MOSI;
    23              1                    ***0***                 SPI_slave_vif.tx_data = seq_item.tx_data;
    24              1                    ***0***                 SPI_slave_vif.tx_valid = seq_item.tx_valid;
    25              1                    ***0***                 SPI_slave_vif.SS_n = seq_item.SS_n;
    26              1                    ***0***                 @(negedge SPI_slave_vif.clk);
    27              1                    ***0***                 seq_item_port.item_done();
    28              1                    ***0***                 `uvm_info("run_phase" , seq_item.convert2string_stimulus(),UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_agent_pkg
=== Design Unit: work.SPI_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***                 if (!uvm_config_db #(SPI_slave_config)::get(this,"","SPI_SLAVE_CFG",cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get configration object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                    ***0***                 if(cfg.is_active == UVM_ACTIVE)begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***                 if(cfg.is_active == UVM_ACTIVE)begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
    1                                                package SPI_slave_agent_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                    import SPI_slave_driver_pkg::*;
    5                                                    import SPI_slave_sequencer_pkg::*;
    6                                                    import SPI_slave_monitor_pkg::*;
    7                                                    import SPI_slave_config_pkg::*;
    8                                                    import SPI_slave_item_pkg::*;
    9                                                
    10                                                   class SPI_slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(SPI_slave_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                                       SPI_slave_sequencer sqr;
    13                                                       SPI_slave_driver driver;
    14                                                       SPI_slave_monitor monitor;
    15                                                       SPI_slave_config cfg;
    16                                                       uvm_analysis_port #(SPI_slave_item) agt_ap;
    17                                               
    18                                                     function new (string name = "SPI_slave_agent",uvm_component parant = null);
    19              1                          1             super.new(name,parant);
    20                                                     endfunction
    21                                               
    22                                                     function void build_phase (uvm_phase phase);
    23              1                          1                 super.build_phase(phase);
    24                                                           if (!uvm_config_db #(SPI_slave_config)::get(this,"","SPI_SLAVE_CFG",cfg))
    25              1                    ***0***                     `uvm_fatal("build_phase", "Unable to get configration object");
    26                                               
    27                                                           if(cfg.is_active == UVM_ACTIVE)begin
    28              1                    ***0***                     driver = SPI_slave_driver::type_id::create("driver",this);
    29              1                    ***0***                     sqr = SPI_slave_sequencer::type_id::create("sqr",this);
    30                                                           end
    31              1                          1                 monitor = SPI_slave_monitor::type_id::create("monitor",this);
    32              1                          1                 agt_ap = new("agt_ap",this);
    33                                               
    34                                                       endfunction
    35                                               
    36                                                       function void connect_phase (uvm_phase phase);
    37              1                          1                 super.connect_phase(phase);
    38                                               
    39                                                           if(cfg.is_active == UVM_ACTIVE)begin
    40              1                    ***0***                     driver.SPI_slave_vif = cfg.SPI_slave_vif;
    41              1                    ***0***                     driver.seq_item_port.connect(sqr.seq_item_export);
    42                                                           end
    43                                                           
    44              1                          1                 monitor.SPI_slave_vif = cfg.SPI_slave_vif;
    45              1                          1                 monitor.mon_ap.connect(agt_ap);


=================================================================================
=== Instance: /SPI_slave_env_pkg
=== Design Unit: work.SPI_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_env.sv
    8                                                package SPI_slave_env_pkg;
    9                                                  import uvm_pkg::*;
    10                                                 `include "uvm_macros.svh"
    11                                                 import SPI_slave_agent_pkg::*;
    12                                                 import SPI_slave_scoreboard_pkg::*;
    13                                                 import SPI_slave_cover_pkg::*;
    14                                               
    15                                                 class SPI_slave_env extends uvm_env;
    16                                               
    17              1                    ***0***         `uvm_component_utils(SPI_slave_env);
    17              2                    ***0***     
    17              3                          2     
    18                                               
    19                                                   SPI_slave_agent agt;
    20                                                   SPI_slave_cover cov;
    21                                                   SPI_slave_scoreboard sb;
    22                                               
    23                                                   function new (string name = "SPI_slave_env",uvm_component parant = null);
    24              1                          1           super.new(name,parant);
    25                                                   endfunction
    26                                               
    27                                                   function void build_phase (uvm_phase phase);
    28              1                          1           super.build_phase(phase);
    29              1                          1           agt = SPI_slave_agent::type_id::create("agt",this);
    30              1                          1           cov = SPI_slave_cover::type_id::create("cov",this);
    31              1                          1           sb = SPI_slave_scoreboard::type_id::create("sb",this);
    32                                                   endfunction
    33                                               
    34                                                   function void connect_phase (uvm_phase phase);
    35              1                          1           super.connect_phase(phase);
    36              1                          1           agt.agt_ap.connect(sb.sb_export);
    37              1                          1           agt.agt_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /SPI_wrapper_coverage_pkg
=== Design Unit: work.SPI_wrapper_coverage_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        10         2    83.33%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_coverage.sv
    1                                                package SPI_wrapper_coverage_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import SPI_wrapper_seq_item_pkg::*;
    5                                                    `include "uvm_macros.svh"
    6                                                
    7                                                    class SPI_wrapper_coverage extends uvm_component;
    8               1                    ***0***             `uvm_component_utils(SPI_wrapper_coverage)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       uvm_analysis_export #(SPI_wrapper_seq_item) SPI_wrapper_coverage_aexport;
    11                                                       uvm_tlm_analysis_fifo #(SPI_wrapper_seq_item) cov_fifo;
    12                                                       SPI_wrapper_seq_item cov_item;
    13                                               
    14                                                     function new (string name = "SPI_wrapper_coverage",uvm_component parant = null);
    15              1                          1             super.new(name,parant);
    16                                                     endfunction
    17                                               
    18                                                     function void build_phase (uvm_phase phase);
    19              1                          1                 super.build_phase(phase);
    20                                               
    21              1                          1                 SPI_wrapper_coverage_aexport = new("SPI_wrapper_coverage_aexport",this);
    22              1                          1                 cov_fifo = new("cov_fifo",this);
    23                                               
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase (uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28              1                          1                 SPI_wrapper_coverage_aexport.connect(cov_fifo.analysis_export);
    29                                                       endfunction
    30                                               
    31                                                       task run_phase (uvm_phase phase);
    32              1                          1                 super.run_phase(phase);
    33              1                          1                 forever begin
    34              1                      79036                     cov_fifo.get(cov_item);


=================================================================================
=== Instance: /SPI_wrapper_scoreboard_pkg
=== Design Unit: work.SPI_wrapper_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         4         6    40.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_scoreboard.sv
------------------------------------IF Branch------------------------------------
    39                                     79035     Count coming in to IF
    39              1                    ***0***                     if (sb_item.MISO != sb_item.MISO_GM) begin
    43              1                      79035                     else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_MISO = %d",sb_item.convert2string(),sb_item.MISO_GM))
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    44                                     79035     Count coming in to IF
    44              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct_count out : %s ",sb_item.convert2string()),UVM_HIGH);
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_scoreboard_pkg --

  File SPI_wrapper_scoreboard.sv
----------------Focused Condition View-------------------
Line       39 Item    1  (this.sb_item.MISO != this.sb_item.MISO_GM)
Condition totals: 0 of 1 input term covered = 0.00%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
  (this.sb_item.MISO != this.sb_item.MISO_GM)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:          1  (this.sb_item.MISO != this.sb_item.MISO_GM)_0  -                             
  Row   2:    ***0***  (this.sb_item.MISO != this.sb_item.MISO_GM)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        16         5    76.19%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_scoreboard.sv
    1                                                package SPI_wrapper_scoreboard_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    import SPI_wrapper_seq_item_pkg::*;
    5                                                
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class SPI_wrapper_scoreboard extends uvm_scoreboard;
    9               1                    ***0***             `uvm_component_utils(SPI_wrapper_scoreboard)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       uvm_analysis_export #(SPI_wrapper_seq_item) SPI_wrapper_scoreboard_aexport;
    12                                                       uvm_tlm_analysis_fifo #(SPI_wrapper_seq_item) sb_fifo;
    13                                                       SPI_wrapper_seq_item sb_item;
    14                                               
    15              1                          1             int error_count = 0,correct_count = 0;
    15              2                          1     
    16                                               
    17                                                       function new (string name = "SPI_wrapper_scoreboard",uvm_component parant = null);
    18              1                          1                 super.new(name,parant);
    19                                                       endfunction
    20                                               
    21                                                       function void build_phase (uvm_phase phase);
    22              1                          1                 super.build_phase(phase);
    23                                               
    24              1                          1                 SPI_wrapper_scoreboard_aexport = new("SPI_wrapper_scoreboard_aexport",this);
    25              1                          1                 sb_fifo = new("sb_fifo",this);
    26                                               
    27                                                       endfunction
    28                                               
    29                                                       function void connect_phase (uvm_phase phase);
    30              1                          1                 super.connect_phase(phase);
    31              1                          1                 SPI_wrapper_scoreboard_aexport.connect(sb_fifo.analysis_export);
    32                                                       endfunction
    33                                               
    34                                                       task run_phase (uvm_phase phase);
    35              1                          1                 super.run_phase(phase);
    36              1                          1                 forever begin
    37              1                      79036                     sb_fifo.get(sb_item);
    38                                                               
    39                                                               if (sb_item.MISO != sb_item.MISO_GM) begin
    40              1                    ***0***                         `uvm_error("run_phase" , $sformatf("comprsion failed, transaction recevied by the DUT %s while the ref_MISO = %d",sb_item.convert2string(),sb_item.MISO_GM))
    41              1                    ***0***                         error_count++;
    42                                                               end
    43                                                               else begin
    44              1                    ***0***                         `uvm_info("run_phase",$sformatf("correct_count out : %s ",sb_item.convert2string()),UVM_HIGH);
    45              1                      79035                         correct_count++;
    46                                                               end
    47                                                           end
    48                                               
    49                                                       endtask
    50                                               
    51                                                       function void report_phase(uvm_phase phase);
    52              1                          1                 super.report_phase(phase);
    53              1                          1                 `uvm_info("report_phase", $sformatf("Total successful transactions: %0d",correct_count), UVM_LOW);
    54              1                          1                 `uvm_info("report_phase", $sformatf("Total failed transactions: %0d",error_count), UVM_LOW);


=================================================================================
=== Instance: /SPI_wrapper_config_obj_pkg
=== Design Unit: work.SPI_wrapper_config_obj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_config_obj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_config_obj.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
    7               4                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_wrapper_config_obj_pkg --

  File SPI_wrapper_config_obj.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_config_obj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_config_obj.sv
    1                                                package SPI_wrapper_config_obj_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_wrapper_config_obj extends uvm_object;
    7               1                    ***0***             `uvm_object_utils(SPI_wrapper_config_obj)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                        virtual SPI_wrapper_if SPI_wrapper_vif;
    9                                                        uvm_active_passive_enum is_active;
    10                                                   
    11                                                       function new(string name = "shift_reg_cfg");
    12              1                          1                 super.new(name);


=================================================================================
=== Instance: /SPI_wrapper_sequencer_pkg
=== Design Unit: work.SPI_wrapper_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_sequencer.sv
    1                                                package SPI_wrapper_sequencer_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import SPI_wrapper_seq_item_pkg::*;
    6                                                    
    7                                                    class SPI_wrapper_sequencer extends uvm_sequencer #(SPI_wrapper_seq_item);
    8               1                    ***0***             `uvm_component_utils(SPI_wrapper_sequencer)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                       function new(string name, uvm_component parent);
    11              1                          1                 super.new(name, parent);


=================================================================================
=== Instance: /SPI_wrapper_monitor_pkg
=== Design Unit: work.SPI_wrapper_monitor_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        14         2    87.50%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_monitor.sv
    1                                                package SPI_wrapper_monitor_pkg;
    2                                                
    3                                                
    4                                                    import shared_pkg::*;
    5                                                    import uvm_pkg::*;
    6                                                    import SPI_wrapper_seq_item_pkg::*;
    7                                                    `include "uvm_macros.svh"
    8                                                
    9                                                    class SPI_wrapper_monitor extends uvm_monitor;
    10              1                    ***0***             `uvm_component_utils(SPI_wrapper_monitor)
    10              2                    ***0***     
    10              3                          2     
    11                                               
    12                                                       SPI_wrapper_seq_item SPI_wrapper_monitor_seq_item;
    13                                                       virtual SPI_wrapper_if SPI_wrapper_monitor_vif;
    14                                                       uvm_analysis_port #(SPI_wrapper_seq_item) SPI_wrapper_monitor_aport;
    15                                               
    16                                                       function new(string name, uvm_component parent);
    17              1                          1                 super.new(name,parent);
    18                                                       endfunction
    19                                               
    20                                                       function void build_phase(uvm_phase phase);
    21              1                          1                 super.build_phase(phase);
    22              1                          1                 SPI_wrapper_monitor_aport = new("SPI_wrapper_monitor_aport", this);
    23                                                       endfunction
    24                                               
    25                                                       task run_phase(uvm_phase phase);
    26              1                          1                 super.run_phase(phase);
    27              1                          1                 forever begin
    28              1                      79036                     SPI_wrapper_monitor_seq_item = SPI_wrapper_seq_item::type_id::create("SPI_wrapper_monitor_seq_item");
    29              1                      79036                     @(negedge SPI_wrapper_monitor_vif.clk);
    30                                               
    31              1                      79035                     SPI_wrapper_monitor_seq_item.MOSI     = SPI_wrapper_monitor_vif.MOSI ; 
    32              1                      79035                     SPI_wrapper_monitor_seq_item.rst_n    = SPI_wrapper_monitor_vif.rst_n;
    33              1                      79035                     SPI_wrapper_monitor_seq_item.SS_n     = SPI_wrapper_monitor_vif.SS_n ;
    34              1                      79035                     SPI_wrapper_monitor_seq_item.MISO     = SPI_wrapper_monitor_vif.MISO ;
    35              1                      79035                     SPI_wrapper_monitor_seq_item.MISO_GM  = SPI_wrapper_monitor_vif.MISO_GM ;
    36                                               
    37              1                      79035                     SPI_wrapper_monitor_aport.write(SPI_wrapper_monitor_seq_item);


=================================================================================
=== Instance: /SPI_wrapper_driver_pkg
=== Design Unit: work.SPI_wrapper_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_driver.sv
------------------------------------IF Branch------------------------------------
    33                                     79035     Count coming in to IF
    33              1                    ***0***               `uvm_info(get_type_name(), $sformatf("Driving: %s", item.convert2string()), UVM_DEBUG)
                                           79035     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_driver.sv
    1                                                package SPI_wrapper_driver_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include"uvm_macros.svh"
    5                                                    import SPI_wrapper_seq_item_pkg::*;
    6                                                
    7                                                    class SPI_wrapper_driver extends uvm_driver #(SPI_wrapper_seq_item);
    8               1                    ***0***             `uvm_component_utils(SPI_wrapper_driver)
    8               2                    ***0***     
    8               3                      79037     
    9                                                
    10                                                       virtual SPI_wrapper_if SPI_wrapper_driver_vif;
    11                                                       SPI_wrapper_seq_item SPI_wrapper_driver_seq_item;
    12                                                       
    13                                                       function new (string name, uvm_component parent);
    14              1                          1                 super.new(name, parent);
    15                                                       endfunction
    16                                               
    17                                                       task run_phase(uvm_phase phase);
    18              1                          1                 super.run_phase(phase);
    19              1                          1                 forever begin
    20              1                      79036                     SPI_wrapper_driver_seq_item = SPI_wrapper_seq_item::type_id::create("SPI_wrapper_driver_seq_item");
    21              1                      79036                     seq_item_port.get_next_item(SPI_wrapper_driver_seq_item);
    22              1                      79035                     drive_transaction(SPI_wrapper_driver_seq_item);
    23              1                      79035                     seq_item_port.item_done(); 
    24                                                           end
    25                                                           
    26                                                       endtask
    27                                               
    28                                                       task drive_transaction(SPI_wrapper_seq_item item);
    29              1                      79035               SPI_wrapper_driver_vif.rst_n = item.rst_n;
    30              1                      79035               SPI_wrapper_driver_vif.SS_n = item.SS_n;
    31              1                      79035               SPI_wrapper_driver_vif.MOSI = item.MOSI;
    32              1                      79035               @(negedge SPI_wrapper_driver_vif.clk);
    33              1                    ***0***               `uvm_info(get_type_name(), $sformatf("Driving: %s", item.convert2string()), UVM_DEBUG)


=================================================================================
=== Instance: /SPI_wrapper_agent_pkg
=== Design Unit: work.SPI_wrapper_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if(!(uvm_config_db #(SPI_wrapper_config_obj)::get(this,"","SPI_WRAPPER_CFG",SPI_wrapper_agent_config_obj)))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("build_phase","agent - wrapper - Unable to get the configuration object")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1                 if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1                 if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_agent.sv
    1                                                package SPI_wrapper_agent_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import SPI_wrapper_driver_pkg::*;
    6                                                    import SPI_wrapper_monitor_pkg::*;
    7                                                    import SPI_wrapper_sequencer_pkg::*;
    8                                                    import SPI_wrapper_config_obj_pkg::*;
    9                                                    import SPI_wrapper_seq_item_pkg::*;
    10                                               
    11                                                   class SPI_wrapper_agent extends uvm_agent;
    12              1                    ***0***             `uvm_component_utils(SPI_wrapper_agent)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                                       SPI_wrapper_driver driver;
    15                                                       SPI_wrapper_monitor monitor;
    16                                                       SPI_wrapper_sequencer sequencer;
    17                                                       SPI_wrapper_config_obj SPI_wrapper_agent_config_obj;
    18                                                       uvm_analysis_port #(SPI_wrapper_seq_item) SPI_wrapper_agent_aport;
    19                                                       
    20                                                       function new(string name, uvm_component parent);
    21              1                          1                 super.new(name, parent);
    22                                                       endfunction
    23                                               
    24                                                       function void build_phase(uvm_phase phase);
    25              1                          1                 super.build_phase(phase);
    26                                                           if(!(uvm_config_db #(SPI_wrapper_config_obj)::get(this,"","SPI_WRAPPER_CFG",SPI_wrapper_agent_config_obj)))begin
    27              1                    ***0***                     `uvm_fatal("build_phase","agent - wrapper - Unable to get the configuration object")
    28                                                           end 
    29                                                           if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
    30              1                          1                     driver = SPI_wrapper_driver::type_id::create("driver", this);
    31              1                          1                     sequencer = SPI_wrapper_sequencer::type_id::create("sequencer", this); 
    32                                                           end
    33                                                           
    34              1                          1                 monitor = SPI_wrapper_monitor::type_id::create("monitor", this);
    35              1                          1                 SPI_wrapper_agent_aport = new("SPI_wrapper_agent_aport", this);
    36                                                           
    37                                                       endfunction
    38                                               
    39                                                       function void connect_phase(uvm_phase phase);
    40              1                          1                 super.connect_phase(phase);
    41                                                           if(SPI_wrapper_agent_config_obj.is_active == UVM_ACTIVE)begin
    42              1                          1                     driver.SPI_wrapper_driver_vif = SPI_wrapper_agent_config_obj.SPI_wrapper_vif;
    43              1                          1                     driver.seq_item_port.connect(sequencer.seq_item_export);
    44                                                           end
    45                                                           
    46              1                          1                 monitor.SPI_wrapper_monitor_vif = SPI_wrapper_agent_config_obj.SPI_wrapper_vif;
    47              1                          1                 monitor.SPI_wrapper_monitor_aport.connect(SPI_wrapper_agent_aport);


=================================================================================
=== Instance: /SPI_wrapper_env_pkg
=== Design Unit: work.SPI_wrapper_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_env.sv
    1                                                package SPI_wrapper_env_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import SPI_wrapper_agent_pkg::*;
    6                                                    import SPI_wrapper_scoreboard_pkg::*;
    7                                                    import SPI_wrapper_coverage_pkg::*;
    8                                                
    9                                                    class SPI_wrapper_env extends uvm_env;
    10              1                    ***0***             `uvm_component_utils(SPI_wrapper_env)
    10              2                    ***0***     
    10              3                          2     
    11                                                       
    12                                                       SPI_wrapper_agent agent;
    13                                                       SPI_wrapper_scoreboard scoreboard;
    14                                                       SPI_wrapper_coverage coverage;
    15                                               
    16                                                       function new(string name, uvm_component parent);
    17              1                          1                 super.new(name, parent);
    18                                                       endfunction
    19                                               
    20                                                       function void build_phase(uvm_phase phase);
    21              1                          1                 super.build_phase(phase);
    22              1                          1                 agent = SPI_wrapper_agent::type_id::create("agent", this);
    23              1                          1                 scoreboard = SPI_wrapper_scoreboard::type_id::create("scoreboard", this);
    24              1                          1                 coverage = SPI_wrapper_coverage::type_id::create("coverage", this);
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1                 super.connect_phase(phase);
    29              1                          1                 agent.SPI_wrapper_agent_aport.connect(scoreboard.SPI_wrapper_scoreboard_aexport);
    30              1                          1                 agent.SPI_wrapper_agent_aport.connect(coverage.SPI_wrapper_coverage_aexport);


=================================================================================
=== Instance: /SPI_wrapper_test_pkg
=== Design Unit: work.SPI_wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        15        21    41.66%

================================Branch Details================================

Branch Coverage for instance /SPI_wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_test.sv
------------------------------------IF Branch------------------------------------
    48                                         1     Count coming in to IF
    48              1                    ***0***                 if(!( uvm_config_db #(virtual SPI_wrapper_if)::get(this,"","SPI_WRAPPER_VIF",wrapper_config_obj_test.SPI_wrapper_vif)))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***                     `uvm_fatal("build_phase","Test - wrapper - Unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                    ***0***                 if(!( uvm_config_db #(virtual SPI_slave_if)::get(this,"","SPI_SLAVE_VIF",slave_config_obj_test.SPI_slave_vif)))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***                     `uvm_fatal("build_phase","Test - slave - Unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***                 if(!( uvm_config_db #(virtual RAM_if)::get(this,"","RAM_VIF",ram_config_obj_test.RAM_vif)))begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***                     `uvm_fatal("build_phase","Test - RAM - Unable to get the virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    74                                         1     Count coming in to IF
    74              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    76                                         1     Count coming in to IF
    76              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                         1     Count coming in to IF
    79              1                          1                 `uvm_info("run_phase", "write sequence started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1                 `uvm_info("run_phase", "write sequence ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                         1     Count coming in to IF
    84              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    86                                         1     Count coming in to IF
    86              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                         1     Count coming in to IF
    89              1                          1                 `uvm_info("run_phase", "read sequence started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              1                          1                 `uvm_info("run_phase", "read sequence ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    94                                         1     Count coming in to IF
    94              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    96                                         1     Count coming in to IF
    96              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    99                                         1     Count coming in to IF
    99              1                          1                 `uvm_info("run_phase", "read_write sequence started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    101                                        1     Count coming in to IF
    101             1                          1                 `uvm_info("run_phase", "read_write sequence ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        40         5    88.88%

================================Statement Details================================

Statement Coverage for instance /SPI_wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_wrapper_test.sv
    1                                                package SPI_wrapper_test_pkg;
    2                                                
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                    import SPI_wrapper_env_pkg::*;
    6                                                    import SPI_slave_env_pkg::*;
    7                                                    import RAM_environment_pkg::*;
    8                                                    import SPI_wrapper_config_obj_pkg::*;
    9                                                    import SPI_slave_config_pkg::*;
    10                                                   import RAM_configer_pkg::*;
    11                                                   import SPI_wrapper_sequence_pkg::*;
    12                                               
    13                                                   class SPI_wrapper_test extends uvm_test;
    14              1                    ***0***             `uvm_component_utils(SPI_wrapper_test)
    14              2                    ***0***     
    14              3                          4     
    15                                               
    16                                                       SPI_wrapper_env wrapper_env;
    17                                                       SPI_slave_env slave_env;
    18                                                       RAM_environment ram_env;
    19                                                       SPI_wrapper_config_obj wrapper_config_obj_test;
    20                                                       SPI_slave_config slave_config_obj_test;
    21                                                       RAM_configer ram_config_obj_test;
    22                                                       
    23                                                       SPI_wrapper_reset_sequence reset_seq;
    24                                                       SPI_wrapper_write_sequence write_seq;
    25                                                       SPI_wrapper_read_sequence read_seq;
    26                                                       SPI_wrapper_read_write_sequence read_write_seq;
    27                                               
    28                                                       function new (string name, uvm_component parent);
    29              1                          1                 super.new(name, parent);
    30                                                       endfunction
    31                                                       
    32                                                       function void build_phase(uvm_phase phase);
    33              1                          1                 super.build_phase(phase);
    34              1                          1                 wrapper_env = SPI_wrapper_env::type_id::create("wrapper_env", this);
    35              1                          1                 slave_env   = SPI_slave_env::type_id::create("slave_env", this);
    36              1                          1                 ram_env     = RAM_environment::type_id::create("ram_env", this);
    37                                               
    38              1                          1                 reset_seq   = SPI_wrapper_reset_sequence::type_id::create("reset_seq");
    39              1                          1                 write_seq   = SPI_wrapper_write_sequence::type_id::create("write_seq");
    40              1                          1                 read_seq    = SPI_wrapper_read_sequence::type_id::create("read_seq");
    41              1                          1                 read_write_seq = SPI_wrapper_read_write_sequence::type_id::create("read_write_seq");
    42                                               
    43                                               
    44              1                          1                 wrapper_config_obj_test = SPI_wrapper_config_obj::type_id::create("wrapper_config_obj_test");
    45              1                          1                 slave_config_obj_test = SPI_slave_config::type_id::create("slave_config_obj_test");
    46              1                          1                 ram_config_obj_test = RAM_configer::type_id::create("ram_config_obj_test");
    47                                               
    48                                                           if(!( uvm_config_db #(virtual SPI_wrapper_if)::get(this,"","SPI_WRAPPER_VIF",wrapper_config_obj_test.SPI_wrapper_vif)))begin
    49              1                    ***0***                     `uvm_fatal("build_phase","Test - wrapper - Unable to get the virtual interface");
    50                                                           end
    51                                                           if(!( uvm_config_db #(virtual SPI_slave_if)::get(this,"","SPI_SLAVE_VIF",slave_config_obj_test.SPI_slave_vif)))begin
    52              1                    ***0***                     `uvm_fatal("build_phase","Test - slave - Unable to get the virtual interface");
    53                                                           end
    54                                                           if(!( uvm_config_db #(virtual RAM_if)::get(this,"","RAM_VIF",ram_config_obj_test.RAM_vif)))begin
    55              1                    ***0***                     `uvm_fatal("build_phase","Test - RAM - Unable to get the virtual interface");
    56                                                           end
    57              1                          1                 uvm_config_db #(SPI_wrapper_config_obj)::set(this,"wrapper_env.*","SPI_WRAPPER_CFG",wrapper_config_obj_test);
    58              1                          1                 wrapper_config_obj_test.is_active = UVM_ACTIVE;
    59                                               
    60              1                          1                 uvm_config_db #(SPI_slave_config)::set(this,"slave_env.*","SPI_SLAVE_CFG",slave_config_obj_test);
    61              1                          1                 slave_config_obj_test.is_active = UVM_PASSIVE;
    62                                               
    63              1                          1                 uvm_config_db #(RAM_configer)::set(this,"ram_env.*","RAM_CFG",ram_config_obj_test);
    64              1                          1                 ram_config_obj_test.is_active = UVM_PASSIVE;
    65                                               
    66                                               
    67                                                       endfunction
    68                                               
    69                                                       task run_phase(uvm_phase phase);
    70              1                          1                 super.run_phase(phase);
    71              1                          1                 phase.raise_objection(this);
    72                                               
    73                                                           //reset sequence 
    74              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
    75              1                          1                 reset_seq.start(wrapper_env.agent.sequencer);
    76              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
    77                                                       
    78                                                           //write sequence 
    79              1                          1                 `uvm_info("run_phase", "write sequence started", UVM_LOW);
    80              1                          1                 write_seq.start(wrapper_env.agent.sequencer);
    81              1                          1                 `uvm_info("run_phase", "write sequence ended", UVM_LOW);
    82                                                           
    83                                                           //reset sequence 
    84              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
    85              1                          1                 reset_seq.start(wrapper_env.agent.sequencer);
    86              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
    87                                                       
    88                                                           //read sequence 
    89              1                          1                 `uvm_info("run_phase", "read sequence started", UVM_LOW);
    90              1                          1                 read_seq.start(wrapper_env.agent.sequencer);
    91              1                          1                 `uvm_info("run_phase", "read sequence ended", UVM_LOW);
    92                                               
    93                                                           //reset sequence 
    94              1                          1                 `uvm_info("run_phase", "Reset asserted", UVM_LOW);
    95              1                          1                 reset_seq.start(wrapper_env.agent.sequencer);
    96              1                          1                 `uvm_info("run_phase", "Reset deasserted", UVM_LOW);
    97                                                       
    98                                                           //read_write sequence 
    99              1                          1                 `uvm_info("run_phase", "read_write sequence started", UVM_LOW);
    100             1                          1                 read_write_seq.start(wrapper_env.agent.sequencer);
    101             1                          1                 `uvm_info("run_phase", "read_write sequence ended", UVM_LOW);
    102                                                          
    103             1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_collector_pkg/RAM_coverage_collector/cov 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint control_bits                           100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_rx                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_tx                                    100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_collector_pkg::RAM_coverage_collector::cov  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint control_bits                           100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                   1766          1          -    Covered              
        bin write_data                                   1430          1          -    Covered              
        bin read_addr                                     902          1          -    Covered              
        bin read_data                                    5412          1          -    Covered              
        bin w_data_after_w_address                        902          1          -    Covered              
        bin r_data_after_r_adderss                        902          1          -    Covered              
        bin w_address_w_data_r_address_r_data             237          1          -    Covered              
    Coverpoint rx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     60015          1          -    Covered              
        bin auto[1]                                     19020          1          -    Covered              
    Coverpoint tx_valid_cp                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     68213          1          -    Covered              
        bin auto[1]                                     10822          1          -    Covered              
    Cross cross_rx                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin wr_addr_rx                               1766          1          -    Covered              
            bin wr_data_rx                               1430          1          -    Covered              
            bin rd_addr_rx                                902          1          -    Covered              
            bin rd_data_rx                               5412          1          -    Covered              
    Cross cross_tx                                    100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin tx_high                                  4510          1          -    Covered              
 TYPE /SPI_slave_cover_pkg/SPI_slave_cover/SPI_cvg    100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cover_pkg::SPI_slave_cover::SPI_cvg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint rx_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin rx_wr_addr                                   1781          1          -    Covered              
        bin rx_wr_data                                   1430          1          -    Covered              
        bin rx_rd_addr                                    902          1          -    Covered              
        bin rx_read_data                                  902          1          -    Covered              
        bin w_address_w_data_r_address_r_data             237          1          -    Covered              
    Coverpoint SS_cov                                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin full_tr                                      4098          1          -    Covered              
        bin extended_tr                                   902          1          -    Covered              
    Coverpoint MOSI_cov                               100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr                                  12471          1          -    Covered              
        bin write_data                                  10175          1          -    Covered              
        bin read_addr                                    9531          1          -    Covered              
        bin read_data                                   10190          1          -    Covered              
    Cross #cross__0#                                  100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin write_addr_full_tr                       1766          1          -    Covered              
            bin write_data_full_tr                       1430          1          -    Covered              
            bin read_addr_full_tr                         902          1          -    Covered              
            bin write_data_extended_tr                    902          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin full_with_rd_data                    0                     -    ZERO                 
            ignore_bin extended_with_rd_addr                0                     -    ZERO                 
            ignore_bin extended_with_wr_data                0                     -    ZERO                 
            ignore_bin extended_with_wr_addr                0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(26)    15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_deasserted_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(28)  8196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_asserted_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(30)  9021 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(32)  3532 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_cover 
                                         RAM_assertions Verilog  SVA  RAM_SVA.sv(34)  1804 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__READ_DATA_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(190)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__READ_ADD_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(183)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__WRITE_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(176)
                                                                              3196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_read_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(168)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(161)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__CHK_CMD_to_write 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(154)
                                                                              3196 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/cover__IDLE_to_CHK_CMD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(147)
                                                                              5000 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(55)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_rd_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(47)
                                                                               902 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_data 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(39)
                                                                              1430 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__valid_command_wr_addr 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(31)
                                                                              1766 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__rx_data_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(23)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__rx_valid_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(16)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/cover__MISO_reset 
                                         SPI_slave_sva Verilog  SVA  SPI_slave_sva.sv(9)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__MISO_satble 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(33)
                                                                              59176 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__rx_data_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(26)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__rx_valid_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(19)
                                                                                15 Covered   
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/cover__MISO_reset 
                                         SPI_wrapper_sva Verilog  SVA  SPI_wrapper_sva.sv(12)
                                                                                15 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 23

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/reset
                     RAM_SVA.sv(8)                      0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_deasserted
                     RAM_SVA.sv(11)                     0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/tx_asserted
                     RAM_SVA.sv(14)                     0          0
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/write_assert
                     RAM_SVA.sv(17)                     0          1
/SPI_wrapper_top/SPI_wrapper_instance/RAM_instance/ram_sva/read_assert
                     RAM_SVA.sv(20)                     0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_DATA_to_IDLE
                     SPI_slave.sv(189)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__READ_ADD_to_IDLE
                     SPI_slave.sv(182)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__WRITE_to_IDLE
                     SPI_slave.sv(175)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_read_data
                     SPI_slave.sv(167)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_read_address
                     SPI_slave.sv(160)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__CHK_CMD_to_write
                     SPI_slave.sv(153)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/assert__IDLE_to_CHK_CMD
                     SPI_slave.sv(146)                  0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_rd_data
                     SPI_slave_sva.sv(54)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_rd_addr
                     SPI_slave_sva.sv(46)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_wr_data
                     SPI_slave_sva.sv(38)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__valid_command_wr_addr
                     SPI_slave_sva.sv(30)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__rx_data_reset
                     SPI_slave_sva.sv(22)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__rx_valid_reset
                     SPI_slave_sva.sv(15)               0          1
/SPI_wrapper_top/SPI_wrapper_instance/SLAVE_instance/slave_sva/assert__MISO_reset
                     SPI_slave_sva.sv(8)                0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__MISO_satble
                     SPI_wrapper_sva.sv(32)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__rx_data_reset
                     SPI_wrapper_sva.sv(25)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__rx_valid_reset
                     SPI_wrapper_sva.sv(18)             0          1
/SPI_wrapper_top/SPI_wrapper_instance/wrapper_sva/assert__MISO_reset
                     SPI_wrapper_sva.sv(11)             0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_reset_sequence/body/#ublk#252082231#17/immed__20
                     SPI_wrapper_sequence.sv(20)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/body/#ublk#252082231#37/immed__39
                     SPI_wrapper_sequence.sv(39)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/immed__76
                     SPI_wrapper_sequence.sv(76)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/immed__54
                     SPI_wrapper_sequence.sv(54)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_write_sequence/send_transaction/#anonblk#252082231#62#4#/#ublk#252082231#62/immed__65
                     SPI_wrapper_sequence.sv(65)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/body/#ublk#252082231#101/immed__104
                     SPI_wrapper_sequence.sv(104)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/immed__153
                     SPI_wrapper_sequence.sv(153)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/immed__131
                     SPI_wrapper_sequence.sv(131)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_sequence/send_transaction/#anonblk#252082231#139#4#/#ublk#252082231#139/immed__142
                     SPI_wrapper_sequence.sv(142)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/body/#ublk#252082231#177/immed__180
                     SPI_wrapper_sequence.sv(180)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/immed__234
                     SPI_wrapper_sequence.sv(234)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/immed__212
                     SPI_wrapper_sequence.sv(212)
                                                        0          1
/SPI_wrapper_sequence_pkg/SPI_wrapper_read_write_sequence/send_transaction/#anonblk#252082231#220#4#/#ublk#252082231#220/immed__223
                     SPI_wrapper_sequence.sv(223)
                                                        0          1

Total Coverage By Instance (filtered view): 81.52%

