;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 121, 100
	SUB #0, -80
	MOV -3, <20
	SLT 121, 100
	JMN 0, 100
	ADD 210, 60
	SUB #0, -80
	SUB @121, 103
	SUB @121, 103
	SUB 100, 10
	SUB 0, <12
	SUB <100, @10
	MOV -3, <20
	SUB <100, 10
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB #0, -80
	ADD 0, 9
	SUB -1, <-1
	JMN @0, -80
	ADD #220, 0
	SLT 0, @800
	ADD #220, 0
	SLT 0, @800
	ADD 100, 60
	SUB -1, <-20
	ADD 120, 9
	DJN -1, @-20
	SUB -1, <-29
	DJN -1, @-20
	MOV -3, <20
	SPL @0, -80
	SPL @0, -80
	SPL @0, -80
	CMP -207, <-120
	SUB -2, <-120
	JMP -4, @-620
	SPL 0, @-2
	CMP -207, <-120
	SPL @0, -80
	JMP -4, @-620
	SPL 0, @-2
	ADD 210, 60
	MOV -4, <-20
	MOV -4, <-20
