

#include <stdint.h>
#include "cpu-types.h"

// autogenerated code below this line:

uint8_t reset_ucode_index = 141;
uint8_t irq_ucode_index = 127;
uint8_t nmi_ucode_index = 134;

uint8_t instr_ctrl_signals_indices[] = {
    0,  24,   0,   0,   0,  24,  16,   0,  46,  24,  15,   0,   0,  24,  16,   0,
   35,  24,   0,   0,   0,  24,  16,   0,  51,  24,   0,   0,   0,  24,  16,   0,
    0,  23,   0,   0,  29,  23,  20,   0,  47,  23,  19,   0,  29,  23,  20,   0,
   33,  23,   0,   0,   0,  23,  20,   0,  48,  23,   0,   0,   0,  23,  20,   0,
    0,  25,   0,   0,   0,  25,  18,   0,  44,  25,  17,   0,   0,  25,  18,   0,
   36,  25,   0,   0,   0,  25,  18,   0,  53,  25,   0,   0,   0,  25,  18,   0,
    0,   7,   0,   0,   0,   7,  22,   0,  45,   7,  21,   0,   0,   7,  22,   0,
   37,   7,   0,   0,   0,   7,  22,   0,  50,   7,   0,   0,   0,   7,  22,   0,
    0,   4,   0,   0,   6,   4,   5,   0,  14,   0,  39,   0,   6,   4,   5,   0,
   30,   4,   0,   0,   6,   4,   5,   0,  41,   4,  43,   0,   0,   4,   0,   0,
    3,   1,   2,   0,   3,   1,   2,   0,  40,   1,  38,   0,   3,   1,   2,   0,
   31,   1,   0,   0,   3,   1,   2,   0,  54,   1,  42,   0,   3,   1,   2,   0,
   28,  26,   0,   0,  28,  26,  12,   0,  11,  26,  13,   0,  28,  26,  12,   0,
   34,  26,   0,   0,   0,  26,  12,   0,  52,  26,   0,   0,   0,  26,  12,   0,
   27,   8,   0,   0,  27,   8,   9,   0,  10,   8,   0,   0,  27,   8,   9,   0,
   32,   8,   0,   0,   0,   8,   9,   0,  49,   8,   0,   0,   0,   8,   9,   0,
  };

instr_ctrl_signals instr_ctrl_signals_rom[] = {
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_A, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_X, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_Y, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_X},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_Y},
  {ALUOP_add, ALUDST_A, SRC1_A, SRC2_RMEM, Invert_0, ALUC_C, Flag_alu, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_A, SRC1_A, SRC2_RMEM, Invert_1, ALUC_C, Flag_alu, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_0, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_X, SRC1_X, SRC2_0, Invert_0, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_Y, SRC1_Y, SRC2_0, Invert_0, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_1, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_X, SRC1_X, SRC2_0, Invert_1, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_Y, SRC1_Y, SRC2_0, Invert_1, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_left, ALUDST_A, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_left, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_right, ALUDST_A, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_right, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_left, ALUDST_A, SRC1_A, SRC2_0, Invert_0, ALUC_C, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_left, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_0, ALUC_C, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_right, ALUDST_A, SRC1_A, SRC2_0, Invert_0, ALUC_C, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_shift_right, ALUDST_WMEM, SRC1_RMEM, SRC2_0, Invert_0, ALUC_C, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_and, ALUDST_A, SRC1_A, SRC2_RMEM, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_or, ALUDST_A, SRC1_A, SRC2_RMEM, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_xor, ALUDST_A, SRC1_A, SRC2_RMEM, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_none, SRC1_A, SRC2_RMEM, Invert_1, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_none, SRC1_X, SRC2_RMEM, Invert_1, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_none, SRC1_Y, SRC2_RMEM, Invert_1, ALUC_1, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_alu, Branch_C, Invert_0, Store_A},
  {ALUOP_and, ALUDST_none, SRC1_A, SRC2_RMEM, Invert_0, ALUC_0, Flag_RMEM_BUFFER, Flag_RMEM_BUFFER, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_1, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_Z, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_N, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_Z, Invert_1, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_N, Invert_1, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_V, Invert_1, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_V, Invert_0, Store_A},
  {ALUOP_add, ALUDST_X, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_A, SRC1_X, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_Y, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_A, SRC1_Y, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_X, SRC1_SP, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_SP, SRC1_X, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_add, ALUDST_A, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_alu, Flag_none, Flag_none, Flag_none, Flag_none, Flag_alu, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_status},
  {ALUOP_add, ALUDST_status, SRC1_RMEM, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_1, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_1, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_1, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Flag_0, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_0, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_0, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
  {ALUOP_hold, ALUDST_none, SRC1_A, SRC2_0, Invert_0, ALUC_0, Flag_none, Flag_0, Flag_none, Flag_none, Flag_none, Flag_none, Flag_none, Branch_C, Invert_0, Store_A},
};

uint8_t ucode_ctrl_signals_indices[] = {
    1,  91,   0,   0,   0,  44,  47,   0,  16,  30,  28,   0,   0,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
   21,  91,   0,   0,  44,  44,  47,   0,  17,  30,  28,   0,  34,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
    7,  91,   0,   0,   0,  44,  47,   0,  16,  30,  28,   0,  32,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
   12,  91,   0,   0,   0,  44,  47,   0,  17,  30,  28,   0, 123,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
    0, 103,   0,   0,  50,  50,  50,   0,  26,   0,  26,   0,  42,  42,  42,   0,
   88, 119,   0,   0,  63,  63,  65,   0,  26,  85,  26,   0,   0,  82,   0,   0,
   30,  91,  30,   0,  44,  44,  44,   0,  26,  30,  26,   0,  34,  34,  34,   0,
   88, 107,   0,   0,  51,  51,  55,   0,  26,  72,  26,   0,  67,  67,  72,   0,
   30,  91,   0,   0,  44,  44,  47,   0,  26,  30,  26,   0,  34,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
   30,  91,   0,   0,  44,  44,  47,   0,  26,  30,  26,   0,  34,  34,  38,   0,
   88, 107,   0,   0,   0,  51,  59,   0,  26,  72,   0,   0,   0,  67,  77,   0,
  };

ucode_ctrl_signals ucode_ctrl_signals_rom[] = {
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCLO, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_status_b, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FE, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FF, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_RMEM, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_instr_store, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM_BUFFER, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_1, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_1, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_PCLO, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_branch_bit, INSTR_CTRL_1, Enable_0, Branch_Depend_branch_bit, Enable_0, Branch_Depend_branch_bit},
  {ADDRLO_ALUOUT, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_PCHI, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_ALUOUT, PCHISRC_none, Status_SRC_none, Branch_Depend_not_c_out, INSTR_CTRL_0, Enable_0, Branch_Depend_not_c_out, Enable_0, Branch_Depend_not_c_out},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_ALUOUT, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_1, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_ALUOUT, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_ALUOUT, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_X, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_ALUOUT, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_1, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_none, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_RMEM, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_1, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_2, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_0, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_0, ADDRHI_ALUOUT, ReadEn_R, WMEMSRC_PCHI, SRC1_Y, SRC2_RMEM, Invert_0, ALUC_0, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_ALUCOUT, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_ALUOUT, ReadEn_W, WMEMSRC_instr_store, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_RMEM, SRC2_0, Invert_0, ALUC_1, ALUOP_add, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_RMEMBUFFER, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_ALUOUT, ADDRHI_hold, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_PCLO, ADDRHI_RMEM, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_1, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCLO, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_status_i, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FE, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FF, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_W, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_PCLO, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_W, WMEMSRC_status_i, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FA, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FB, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
  {ADDRLO_PCLO, ADDRHI_PCHI, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_1, ADDRHI_SP, ReadEn_R, WMEMSRC_PCHI, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_R, WMEMSRC_PCLO, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_hold, ADDRHI_hold, ReadEn_R, WMEMSRC_status_i, SRC1_SP, SRC2_0, Invert_1, ALUC_0, ALUOP_add, SPSRC_ALUOUT, PCLOSRC_none, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FC, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_RMEM, PCHISRC_none, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_0, Branch_Depend_0, Enable_0, Branch_Depend_0},
  {ADDRLO_FD, ADDRHI_FF, ReadEn_R, WMEMSRC_PCHI, SRC1_A, SRC2_0, Invert_0, ALUC_0, ALUOP_hold, SPSRC_none, PCLOSRC_none, PCHISRC_RMEM, Status_SRC_none, Branch_Depend_0, INSTR_CTRL_0, Enable_1, Branch_Depend_0, Enable_0, Branch_Depend_1},
};

uint8_t decode_ctrl_signals_rom[] = {
  1, 1, 0, 0, 0, 1, 1, 0, 0, 3, 2, 0, 0, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  1, 1, 0, 0, 1, 1, 1, 0, 0, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  0, 1, 0, 0, 0, 1, 1, 0, 0, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  0, 1, 0, 0, 0, 1, 1, 0, 0, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  0, 1, 0, 0, 1, 1, 1, 0, 2, 0, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 1, 1, 1, 0, 2, 1, 2, 0, 0, 1, 0, 0,
  3, 1, 3, 0, 1, 1, 1, 0, 2, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 1, 1, 1, 0, 2, 1, 2, 0, 1, 1, 1, 0,
  3, 1, 0, 0, 1, 1, 1, 0, 2, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  3, 1, 0, 0, 1, 1, 1, 0, 2, 3, 2, 0, 1, 1, 1, 0,
  1, 1, 0, 0, 0, 1, 1, 0, 2, 1, 0, 0, 0, 1, 1, 0,
  };
