{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512806088529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512806088530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 04:54:48 2017 " "Processing started: Sat Dec 09 04:54:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512806088530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512806088530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512806088530 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512806089224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_4bits-hardware " "Found design unit 1: comparador_4bits-hardware" {  } { { "components/comparador_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089880 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "components/comparador_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin_to_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin_to_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_disp-bin_to_disp " "Found design unit 1: bin_to_disp-bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089886 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_disp " "Found entity 1: bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-bin2bcd_12bit " "Found design unit 1: bin2bcd_12bit-bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089891 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089906 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089910 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089915 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089920 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089924 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089929 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089933 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089938 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089942 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089947 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-hardware " "Found design unit 1: opcode_decoder-hardware" {  } { { "components/opcode_decoder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089956 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "components/opcode_decoder.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806089956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512806089956 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512806090004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void0 cpu.vhdl(124) " "Verilog HDL or VHDL warning at cpu.vhdl(124): object \"void0\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512806090006 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void1 cpu.vhdl(125) " "Verilog HDL or VHDL warning at cpu.vhdl(125): object \"void1\" assigned a value but never read" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512806090006 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits dp:datapath\|rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512806090057 "|dp|rf:Register_File|reg4bits:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(62) " "Verilog HDL or VHDL warning at dp.vhdl(62): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512806090099 "|dp|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits dp:datapath\|alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits dp:datapath\|alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"dp:datapath\|alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090113 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512806090114 "|dp|alu:alu1|subtractor4bits:subtrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\"" {  } { { "dp.vhdl" "OUPUT" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090128 "|dp|alu:alu1|mux8x1_4bits:OUPUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits dp:datapath\|mux4x1_4bits:ACC_IN " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"dp:datapath\|mux4x1_4bits:ACC_IN\"" {  } { { "dp.vhdl" "ACC_IN" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux4x1_4bits.vhd(24) " "VHDL Process Statement warning at mux4x1_4bits.vhd(24): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090133 "|dp|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux4x1_4bits.vhd(26) " "VHDL Process Statement warning at mux4x1_4bits.vhd(26): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090133 "|dp|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux4x1_4bits.vhd(28) " "VHDL Process Statement warning at mux4x1_4bits.vhd(28): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090133 "|dp|mux4x1_4bits:ACC_IN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux4x1_4bits.vhd(30) " "VHDL Process Statement warning at mux4x1_4bits.vhd(30): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512806090133 "|dp|mux4x1_4bits:ACC_IN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_4bits dp:datapath\|comparador_4bits:IFZERO " "Elaborating entity \"comparador_4bits\" for hierarchy \"dp:datapath\|comparador_4bits:IFZERO\"" {  } { { "dp.vhdl" "IFZERO" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/dp.vhdl" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "components/comparador_full.vhd 2 1 " "Using design file components/comparador_full.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_full-hardware " "Found design unit 1: comparador_full-hardware" {  } { { "comparador_full.vhd" "" { Text "d:/documents/github/pr0c3ss0r/processor 3.75/components/comparador_full.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806090164 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_full " "Found entity 1: comparador_full" {  } { { "comparador_full.vhd" "" { Text "d:/documents/github/pr0c3ss0r/processor 3.75/components/comparador_full.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512806090164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512806090164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_full dp:datapath\|comparador_4bits:IFZERO\|comparador_full:comp_0 " "Elaborating entity \"comparador_full\" for hierarchy \"dp:datapath\|comparador_4bits:IFZERO\|comparador_full:comp_0\"" {  } { { "components/comparador_4bits.vhd" "comp_0" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_12bit bin2bcd_12bit:bin2bcd " "Elaborating entity \"bin2bcd_12bit\" for hierarchy \"bin2bcd_12bit:bin2bcd\"" {  } { { "cpu.vhdl" "bin2bcd" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_disp bin_to_disp:bin_decoder_ones " "Elaborating entity \"bin_to_disp\" for hierarchy \"bin_to_disp:bin_decoder_ones\"" {  } { { "cpu.vhdl" "bin_decoder_ones" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decoder opcode_decoder:decoder_opcode " "Elaborating entity \"opcode_decoder\" for hierarchy \"opcode_decoder:decoder_opcode\"" {  } { { "cpu.vhdl" "decoder_opcode" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512806090188 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[3\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512806090506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[2\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512806090506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[1\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512806090506 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[0\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512806090506 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512806090506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp0\[1\] GND " "Pin \"OPCdisp0\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp0\[2\] GND " "Pin \"OPCdisp0\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp0\[6\] VCC " "Pin \"OPCdisp0\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp1\[1\] GND " "Pin \"OPCdisp1\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp1\[2\] GND " "Pin \"OPCdisp1\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp1\[6\] VCC " "Pin \"OPCdisp1\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp2\[1\] GND " "Pin \"OPCdisp2\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp2\[2\] GND " "Pin \"OPCdisp2\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp2\[6\] VCC " "Pin \"OPCdisp2\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp3\[1\] GND " "Pin \"OPCdisp3\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp3\[2\] GND " "Pin \"OPCdisp3\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCdisp3\[6\] VCC " "Pin \"OPCdisp3\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|OPCdisp3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "D:/Documents/GitHub/pR0C3Ss0r/processor 3.75/cpu.vhdl" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512806091010 "|cpu|display1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512806091010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512806091255 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512806091531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512806091531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512806091611 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512806091611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512806091611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512806091611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512806091664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 04:54:51 2017 " "Processing ended: Sat Dec 09 04:54:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512806091664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512806091664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512806091664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512806091664 ""}
