# Fabrication Tools Documentation

Complete guide for using KiCad MCP Server Extended fabrication tools.

## Overview

The extended MCP server (`kicad_mcp_server_extended.py`) provides AI-powered tools for generating PCB fabrication files, running design verification, and managing board layout.

## KiCad 9.x Compatibility

This project is developed and tested with KiCad 9.0.5. Some API methods changed between KiCad 7.x and 9.x.

### Known API Changes

The following plot controller methods may behave differently or not exist in KiCad 9.x:

- `SetPlotFrameRef()` - May not be available
- `SetPlotValue()` - May not be available
- `SetPlotReference()` - May not be available
- `SetGerberPrecision()` - Parameter signature may differ
- `SetPlotViaOnMaskLayer()` - May not be available
- `SetPlotInvisibleText()` - May not be available

### Compatibility Strategy

The server uses try/except blocks to handle API differences gracefully:

```python
# Example from the code
try:
    popt.SetPlotFrameRef(False)
except AttributeError:
    pass  # Method not available in this KiCad version
```

This approach ensures:
- ‚úÖ Works with KiCad 9.x (primary target)
- ‚úÖ Degrades gracefully on older/newer versions
- ‚úÖ No crashes from missing methods
- ‚ö†Ô∏è Some advanced options may not apply on certain versions

### Via Width API Change (KiCad 9.x)

**Issue:** KiCad 9.x changed the via width API to require a layer argument.

**Symptom:** Warnings like:
```
/run/build/kicad/pcbnew/pcb_track.cpp(381): assert "false" failed in GetWidth():
Warning: PCB_VIA::GetWidth called without a layer argument
```

**Impact:**
- ‚ö†Ô∏è `get_track_info` may return `None` for `total_length_mm` when calculating via widths
- ‚úÖ All other functionality works correctly
- ‚úÖ Fabrication exports (Gerber, drill, BOM, position) unaffected
- ‚úÖ Component placement and queries work normally

**Verified Working:**
- Tested with Olivia Control v0.2 (51 components, 2 layers, 38 vias)
- All 12 tools functional despite via warnings
- BOM export: 35 unique parts, 51 components ‚úì
- Position export: 51 component positions ‚úì
- Drill export: PTH and NPTH files generated ‚úì

**Solution:** No action needed. These warnings are expected and do not affect core functionality. The server handles missing data gracefully by returning `None` for affected fields.

### Recommended Version

- **Tested:** KiCad 9.0.5 Flatpak on Linux Mint 22.2
- **Test Board:** Olivia Control v0.2 (51 components, 90x100mm, 2-layer)
- **Minimum:** KiCad 9.0+
- **Platform:** Linux (primary), macOS/Windows (community tested)

For API reference, see: https://docs.kicad.org/doxygen-python/namespacepcbnew.html

## Quick Start

### Using Extended Server

```bash
# With Flatpak
./run_with_flatpak.sh

# Native installation
python kicad_mcp_server_extended.py
```

The client automatically detects which server is running.

## Fabrication Tools

### export_gerber

Export Gerber files for PCB fabrication (RS-274X format).

**Usage:**
```
AI: Export Gerber files to ./output/gerber
```

**Parameters:**
- `output_dir` (required): Output directory path
- `layers` (optional): List of layers to export (default: all standard layers)
- `create_job_file` (optional): Create `.gbrjob` file (default: true)

**Default Layers Exported:**
- `F.Cu` - Front copper
- `B.Cu` - Back copper
- `F.Mask` - Front solder mask
- `B.Mask` - Back solder mask
- `F.SilkS` - Front silkscreen
- `B.SilkS` - Back silkscreen
- `F.Paste` - Front paste (for stencils)
- `B.Paste` - Back paste
- `Edge.Cuts` - Board outline

**Example Output:**
```
output/gerber/
‚îú‚îÄ‚îÄ project-F_Cu.gbr
‚îú‚îÄ‚îÄ project-B_Cu.gbr
‚îú‚îÄ‚îÄ project-F_Mask.gbr
‚îú‚îÄ‚îÄ project-B_Mask.gbr
‚îú‚îÄ‚îÄ project-F_SilkS.gbr
‚îú‚îÄ‚îÄ project-B_SilkS.gbr
‚îú‚îÄ‚îÄ project-F_Paste.gbr
‚îú‚îÄ‚îÄ project-B_Paste.gbr
‚îú‚îÄ‚îÄ project-Edge_Cuts.gbr
‚îî‚îÄ‚îÄ project-job.gbrjob
```

### export_drill_files

Export drill files in Excellon format for PCB drilling.

**Usage:**
```
AI: Export drill files to ./output/drill
```

**Parameters:**
- `output_dir` (required): Output directory
- `merge_pth_npth` (optional): Merge plated and non-plated holes (default: false)

**Output Files:**
- `project-PTH.drl` - Plated through-holes
- `project-NPTH.drl` - Non-plated through-holes
- Or `project.drl` if merged

**Example:**
```
User: "Export drill files, keep PTH and NPTH separate"

AI calls: export_drill_files(
    output_dir="./fabrication/drill",
    merge_pth_npth=false
)
```

### export_fabrication_package

Create a complete fabrication package as a ZIP file, ready to send to manufacturers.

**Usage:**
```
AI: Create fabrication package for JLCPCB
```

**Parameters:**
- `output_dir` (required): Output directory for ZIP file
- `manufacturer_preset` (optional): Manufacturer preset
  - `jlcpcb` - JLCPCB format
  - `pcbway` - PCBWay format
  - `oshpark` - OSH Park format
  - `generic` - Generic format (default)

**Package Contents:**
```
fabrication_jlcpcb_20250121_143052.zip
‚îú‚îÄ‚îÄ gerber/
‚îÇ   ‚îú‚îÄ‚îÄ *.gbr files (all layers)
‚îÇ   ‚îî‚îÄ‚îÄ *.gbrjob
‚îú‚îÄ‚îÄ drill/
‚îÇ   ‚îú‚îÄ‚îÄ *-PTH.drl
‚îÇ   ‚îî‚îÄ‚îÄ *-NPTH.drl
‚îú‚îÄ‚îÄ bom.csv
‚îî‚îÄ‚îÄ position.csv
```

**Example:**
```
User: "Prepare everything for fabrication at JLCPCB"

AI calls: export_fabrication_package(
    output_dir="./output",
    manufacturer_preset="jlcpcb"
)
```

This is the **recommended** way to export - creates everything in one step!

### export_bom

Export Bill of Materials as CSV file.

**Usage:**
```
AI: Export BOM to ./output/bom.csv
```

**Parameters:**
- `output_file` (required): Output CSV file path

**CSV Format:**
```csv
Reference,Value,Footprint,Quantity
"R1 R2 R3","10k","Resistor_SMD:R_0805",3
"C1 C2","100nF","Capacitor_SMD:C_0805",2
"U1","LM358","Package_SO:SOIC-8",1
```

**Example:**
```
User: "Generate a bill of materials"

AI calls: export_bom(output_file="./fabrication/bom.csv")
```

### export_position_file

Export component position file for automated assembly (pick-and-place).

**Usage:**
```
AI: Export position file for SMT assembly
```

**Parameters:**
- `output_file` (required): Output CSV file path

**CSV Format:**
```csv
Designator,Val,Package,Mid X,Mid Y,Rotation,Layer
"R1","10k","R_0805",25.4000,30.5000,0.00,Top
"C1","100nF","C_0805",35.2000,30.5000,90.00,Top
"U1","LM358","SOIC-8",50.0000,40.0000,0.00,Top
```

**Coordinates:** In millimeters, relative to board origin

**Example:**
```
User: "I need component positions for the assembly house"

AI calls: export_position_file(output_file="./fab/positions.csv")
```

## Verification Tools

### run_drc

Run Design Rule Check to find errors and violations.

**Usage:**
```
AI: Run DRC and show any errors
```

**Parameters:**
- `severity_level` (optional): Minimum severity to report
  - `error` - Errors only
  - `warning` - Warnings and errors
  - `all` - Everything (default)

**Returns:**
- List of violations with type, severity, description
- Error and warning counts

**Example:**
```
User: "Check my board for design rule violations"

AI calls: run_drc(severity_level="all")

Result:
{
  "violations": [
    {
      "type": "clearance",
      "severity": "error",
      "description": "Clearance between Track and Pad"
    }
  ],
  "error_count": 1,
  "warning_count": 0
}
```

**Note:** Full DRC support requires KiCad 7+ with proper API access. Currently returns basic information.

## Layout Tools

### fill_zones

Fill copper zones (ground planes, power planes, etc.).

**Usage:**
```
AI: Fill all copper zones
AI: Fill the GND zone only
```

**Parameters:**
- `zone_names` (optional): List of specific zone net names to fill

**Example:**
```
User: "Fill all the copper pours"

AI calls: fill_zones()

User: "Just fill the GND zone"

AI calls: fill_zones(zone_names=["GND"])
```

**Note:** Board will refresh automatically after filling.

### get_track_info

Get information about traces/tracks on the board.

**Usage:**
```
AI: Show me all tracks on the VCC net
AI: Get track information
```

**Parameters:**
- `net_name` (optional): Filter by specific net name

**Returns:**
- Track width, length, layer, net name

**Example:**
```
User: "What's the total length of the VCC traces?"

AI calls: get_track_info(net_name="VCC")

Result:
{
  "tracks": [
    {"net": "VCC", "width_mm": 0.5, "length_mm": 25.4, "layer": "F.Cu"},
    {"net": "VCC", "width_mm": 0.5, "length_mm": 18.2, "layer": "F.Cu"}
  ],
  "count": 2
}
```

## AI Prompts

### fabrication_checklist

Get a comprehensive pre-fabrication checklist.

**Usage:**
```
AI: Give me the fabrication checklist
AI: What should I check before ordering PCBs?
```

**Returns:** Complete checklist covering:
- Design verification (DRC, footprints, values)
- Manufacturing files (Gerber, drill, BOM, position)
- Manufacturer specifications
- Final review steps

**Example:**
```
User: "I'm ready to order PCBs, what should I check?"

AI invokes: fabrication_checklist prompt

AI: "Here's your pre-fabrication checklist:
- Run DRC (no errors)
- All components have footprints
- Export Gerber files
- ..."
```

## Complete Workflow Examples

### Example 1: Quick Fabrication Export

```
User: "I need to send this board to JLCPCB for fabrication"

AI: "I'll create a complete fabrication package for JLCPCB..."

[Calls export_fabrication_package with jlcpcb preset]

AI: "Done! Created fabrication_jlcpcb_20250121_143052.zip with:
- 9 Gerber files (all layers)
- Drill files (PTH and NPTH)
- BOM (25 unique parts)
- Position file (42 components)

The ZIP file is ready to upload to JLCPCB!"
```

### Example 2: Step-by-Step Export

```
User: "Export Gerber files"

AI: [Calls export_gerber]
"Exported 9 Gerber files to ./gerber/"

User: "Now export drill files"

AI: [Calls export_drill_files]
"Exported drill files (PTH and NPTH separated)"

User: "Create a BOM too"

AI: [Calls export_bom]
"BOM exported with 25 unique parts, 42 total components"
```

### Example 3: Pre-Fabrication Verification

```
User: "Check if my board is ready for fabrication"

AI: "Let me verify your design..."

[Calls run_drc]

AI: "DRC check found 2 errors:
1. Clearance violation between tracks
2. Track width below minimum

Please fix these before fabricating."

User: "I fixed them, check again"

AI: [Calls run_drc again]
"Perfect! No DRC errors. Your board is ready for fabrication."

[Calls fabrication_checklist]

AI: "Here's your pre-fabrication checklist..."
```

### Example 4: Assembly Package

```
User: "Prepare files for PCB assembly"

AI: "I'll create a complete package for assembly..."

[Calls export_fabrication_package]
[Calls export_bom]
[Calls export_position_file]

AI: "Assembly package ready:
- Gerber files for PCB fabrication
- Drill files
- BOM with 25 parts
- Position file for pick-and-place machine
- Everything packaged in fabrication_generic_20250121.zip

Your board has 42 components total, all on the top layer."
```

## Manufacturer-Specific Notes

### JLCPCB

```
User: "Export for JLCPCB"
```

- Use `manufacturer_preset="jlcpcb"`
- JLCPCB accepts standard Gerber RS-274X
- BOM should use LCSC part numbers if using assembly
- Position file in CSV format is accepted

### PCBWay

```
User: "Prepare files for PCBWay"
```

- Use `manufacturer_preset="pcbway"`
- Supports extended Gerber (RS-274X)
- Include Gerber job file (.gbrjob)

### OSH Park

```
User: "Export for OSH Park"
```

- Use `manufacturer_preset="oshpark"`
- Simpler requirements
- Can upload individual Gerber files

### Generic

```
User: "Export fabrication files"
```

- Use `manufacturer_preset="generic"` (default)
- Standard Gerber RS-274X format
- Works with most manufacturers

## File Naming Conventions

The server automatically names files according to KiCad standards:

**Gerber files:**
- `project-F_Cu.gbr` - Front copper
- `project-B_Cu.gbr` - Back copper
- `project-F_Mask.gbr` - Front solder mask
- etc.

**Drill files:**
- `project-PTH.drl` - Plated holes
- `project-NPTH.drl` - Non-plated holes

**Other files:**
- `bom.csv` - Bill of Materials
- `position.csv` - Component positions

## Troubleshooting

### "No PCB board is open"

**Solution:** Open a `.kicad_pcb` file in KiCad PCBNew before running the server.

### Empty Gerber files

**Solution:**
- Ensure board has traces/copper on the layers
- Check that board outline (Edge.Cuts) is defined
- Verify components are placed

### Missing drill files

**Solution:**
- Ensure footprints have through-hole pads
- Check that holes are properly defined in footprints

### BOM missing values

**Solution:**
- Assign values to all components in schematic
- Update PCB from schematic (Tools ‚Üí Update PCB from Schematic)

### Position file has wrong origin

**Solution:**
- Set auxiliary origin in PCBNew if needed (Place ‚Üí Drill and Place Offset)
- Or use default origin (bottom-left of board)

## Best Practices

1. **Always run DRC first**
   ```
   User: "Run DRC before I export"
   ```

2. **Use the checklist**
   ```
   User: "Show me the fabrication checklist"
   ```

3. **Use the all-in-one export**
   ```
   User: "Create complete fabrication package"
   ```
   This ensures nothing is forgotten!

4. **Verify files with Gerber viewer**
   - Use KiCad's Gerber Viewer (Tools ‚Üí Gerber Viewer)
   - Or online tools like https://www.pcbway.com/project/OnlineGerberViewer.html

5. **Keep fabrication files organized**
   ```
   output/
   ‚îú‚îÄ‚îÄ fabrication_20250121/
   ‚îÇ   ‚îú‚îÄ‚îÄ gerber/
   ‚îÇ   ‚îú‚îÄ‚îÄ drill/
   ‚îÇ   ‚îú‚îÄ‚îÄ bom.csv
   ‚îÇ   ‚îî‚îÄ‚îÄ position.csv
   ‚îî‚îÄ‚îÄ fabrication_20250121.zip
   ```

6. **Document your stackup**
   - Include layer stackup information
   - Specify material (FR4, etc.)
   - Specify finish (HASL, ENIG, etc.)

## Advanced Tips

### Custom layer selection

```
User: "Export only copper layers"

AI calls: export_gerber(
    output_dir="./copper_only",
    layers=["F.Cu", "B.Cu"]
)
```

### Multiple manufacturer packages

```
User: "Create packages for both JLCPCB and PCBWay"

AI creates two separate packages:
- fabrication_jlcpcb_TIMESTAMP.zip
- fabrication_pcbway_TIMESTAMP.zip
```

### Batch processing

```
User: "Fill zones, run DRC, then export if no errors"

AI: [Fills zones] ‚Üí [Runs DRC] ‚Üí checks result ‚Üí [Exports if clean]
```

## Integration with AI Workflows

The AI can chain multiple tools together intelligently:

```
User: "Prepare my board for manufacturing"

AI workflow:
1. Get board info ‚Üí understand project
2. Run DRC ‚Üí check for errors
3. Fill zones ‚Üí ensure copper pours are current
4. Run DRC again ‚Üí verify no new errors
5. Export fabrication package ‚Üí create all files
6. Show checklist ‚Üí final verification

AI: "Your board is ready! Here's what I did:
- Filled all copper zones (GND, VCC)
- Ran DRC: 0 errors, 0 warnings ‚úì
- Exported complete fabrication package
- 25 unique parts, 42 components total
- Ready to send to manufacturer"
```

## Testing

### Test Scripts

Two test scripts are provided to verify functionality with real KiCad boards:

#### test_real_board.py - Basic Board Loading

Tests basic PCB loading and data extraction without MCP server overhead.

```bash
# Run with Flatpak KiCad
flatpak run --command=python3 --filesystem=home \
  org.kicad.KiCad test_real_board.py
```

**Tests:**
- Board loading from `.kicad_pcb` file
- Component listing (references, values, positions)
- Netlist reading (net names, pad counts)
- Board information (size, layers, track/via counts)
- BOM generation (unique parts, quantities)

**Expected Output:**
```
‚úì Board loaded: v0.2.kicad_pcb
  Size: 90.0 x 100.0 mm
  Layers: 2
  Components: 51
‚úì Found 51 components
‚úì Found 56 nets
‚úì Board Information: 51 components, 460 tracks, 38 vias
‚úì BOM: 35 unique parts, 51 total components
‚úì ALL TESTS PASSED
```

#### test_server_real.py - Full Server Testing

Tests all MCP server extended tools with a real board.

```bash
# Run with Flatpak KiCad
flatpak run --command=python3 --filesystem=home \
  org.kicad.KiCad test_server_real.py
```

**Tests:**
- All 4 basic tools (get_board_info, list_components, read_netlist, place_component)
- All 5 fabrication tools (BOM, position, Gerber, drill, package)
- All 3 layout/verification tools (track_info, fill_zones, DRC)

**Expected Output:**
```
‚úì TEST 1: get_board_info - 2 layers, 51 components
‚úì TEST 2: list_components - 51 components listed
‚úì TEST 3: read_netlist - 56 nets found
‚úì TEST 4: get_track_info - Track data extracted (via warnings expected)
‚úì TEST 5: export_bom - 35 unique parts, 51 components
‚úì TEST 6: export_position_file - 51 positions
‚úì TEST 7: export_gerber - Gerber files generated
‚úì TEST 8: export_drill_files - PTH and NPTH files
‚úì ALL SERVER TESTS PASSED
```

### Test Board

Tests use the Olivia Control v0.2 board by default:
- **Location:** `/home/pablo/repos/Proyecto-Incubadora/HardWare/Electro/Olivia_control/v0.2/v0.2.kicad_pcb`
- **Specs:** 51 components, 90x100mm, 2 layers, 56 nets, 38 vias
- **Complexity:** Mixed SMD/through-hole, representative of real projects

To test with your own board, edit the `BOARD_PATH` variable in the test scripts.

### Expected Warnings

When running tests, you may see KiCad 9.x via width warnings:
```
/run/build/kicad/pcbnew/pcb_track.cpp(381): assert "false" failed in GetWidth()
```

**These are expected and normal.** They don't affect:
- Fabrication file generation
- Component data extraction
- BOM/position file exports
- Gerber/drill file creation

The warnings only affect via width calculations in `get_track_info`, which may return `None` for `total_length_mm`.

### Continuous Testing

Run tests before releasing changes:

```bash
# Quick test (basic board loading)
flatpak run --command=python3 --filesystem=home org.kicad.KiCad test_real_board.py

# Full test (all server tools)
flatpak run --command=python3 --filesystem=home org.kicad.KiCad test_server_real.py

# Mock mode tests (no KiCad needed)
python test_server.py          # Basic server (4 tools)
python test_fabrication.py     # Extended server (12 tools)
```

All tests should pass for a healthy installation.

## See Also

- [README.md](README.md) - Main documentation
- [QUICKSTART.md](QUICKSTART.md) - Getting started guide
- [EXAMPLES.md](EXAMPLES.md) - Usage examples
- [STANDALONE_FABRICATION.md](STANDALONE_FABRICATION.md) - Direct script usage
- [KiCad Documentation](https://docs.kicad.org/) - Official KiCad docs

## Support

For issues with fabrication tools, check:
1. KiCad PCBNew is open with a board loaded
2. Server is running in correct mode (not mock)
3. Output directories exist and are writable
4. Board has necessary elements (traces, components, etc.)
5. Run test scripts to verify your setup

Happy fabricating! üéâ
