ADCX (R32, M32)/[1;6]
ADCX (R64, M64)/[1;6]
ADOX (R32, M32)/[1;6]
ADOX (R64, M64)/[1;6]
AESDEC (XMM, M128)/[4;≤11]
AESDECLAST (XMM, M128)/[4;≤11]
AESENC (XMM, M128)/[4;≤11]
AESENCLAST (XMM, M128)/[4;≤11]
AESIMC (XMM, M128)/[≤13;≤16]
AESKEYGENASSIST (XMM, M128, I8)/[≤9;≤13]
VADDPD (XMM, XMM, M128)/[4;≤11]
VADDPD (YMM, YMM, M256)/[4;≤12]
VADDPS (XMM, XMM, M128)/[4;≤11]
VADDPS (YMM, YMM, M256)/[4;≤12]
VADDSD (XMM, XMM, M64)/[4;≤11]
VADDSS (XMM, XMM, M32)/[4;≤11]
VADDSUBPD (XMM, XMM, M128)/[4;≤11]
VADDSUBPD (YMM, YMM, M256)/[4;≤12]
VADDSUBPS (XMM, XMM, M128)/[4;≤11]
VADDSUBPS (YMM, YMM, M256)/[4;≤12]
VANDNPD (XMM, XMM, M128)/[1;≤8]
VANDNPD (YMM, YMM, M256)/[1;≤9]
VANDNPS (XMM, XMM, M128)/[1;≤8]
VANDNPS (YMM, YMM, M256)/[1;≤9]
VANDPD (XMM, XMM, M128)/[1;≤8]
VANDPD (YMM, YMM, M256)/[1;≤9]
VANDPS (XMM, XMM, M128)/[1;≤8]
VANDPS (YMM, YMM, M256)/[1;≤9]
VBLENDPD (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPD (YMM, YMM, M256, I8)/[1;≤9]
VBLENDPS (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPS (YMM, YMM, M256, I8)/[1;≤9]
VBLENDVPD (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPD (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPD (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPD (YMM, YMM, YMM, YMM)/[1;2]
VBLENDVPS (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPS (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPS (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPS (YMM, YMM, YMM, YMM)/[1;2]
VBROADCASTF128 (YMM, M128)/[≤5;≤8]
VBROADCASTSD (YMM, M64)/[≤5;≤8]
VBROADCASTSS (XMM, M32)/[≤4;≤7]
VBROADCASTSS (YMM, M32)/[≤5;≤8]
VCMPPD (XMM, XMM, M128, I8)/[4;≤11]
VCMPPD (YMM, YMM, M256, I8)/[4;≤12]
VCMPPS (XMM, XMM, M128, I8)/[4;≤11]
VCMPPS (YMM, YMM, M256, I8)/[4;≤12]
VCMPSD (XMM, XMM, M64, I8)/[4;≤11]
VCMPSS (XMM, XMM, M32, I8)/[4;≤11]
VCOMISD (XMM, M64)/[≤3;8]
VCOMISD (XMM, XMM)/≤3
VCOMISS (XMM, M32)/[≤3;8]
VCOMISS (XMM, XMM)/≤3
VCVTDQ2PD (XMM, M64)/[≤8;≤11]
VCVTDQ2PD (YMM, M128)/[≤9;≤12]
VCVTDQ2PS (XMM, M128)/[≤8;≤11]
VCVTDQ2PS (YMM, M256)/[≤9;≤12]
VCVTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTPD2PS (XMM, M128)/[≤9;≤12]
VCVTPD2PS (XMM, M256)/[≤12;≤15]
VCVTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTPS2PD (XMM, M64)/[≤8;≤11]
VCVTPS2PD (YMM, M128)/[≤9;≤12]
VCVTSD2SI (R32, M64)/[12;≤21]
VCVTSD2SI (R32, XMM)/≤7
VCVTSD2SI (R64, M64)/[≤11;12]
VCVTSD2SI (R64, XMM)/≤7
VCVTSD2SS (XMM, XMM, M64)/[1;≤12]
VCVTSD2SS (XMM, XMM, XMM)/[1;5]
VCVTSI2SD (XMM, XMM, M32)/[4;≤11]
VCVTSI2SD (XMM, XMM, M64)/[4;≤11]
VCVTSI2SD (XMM, XMM, R32)/[4;≤7]
VCVTSI2SD (XMM, XMM, R64)/[4;≤7]
VCVTSI2SS (XMM, XMM, M32)/[4;≤11]
VCVTSI2SS (XMM, XMM, M64)/[1;≤12]
VCVTSI2SS (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS (XMM, XMM, R64)/[2;≤8]
VCVTSS2SD (XMM, XMM, M32)/[4;≤11]
VCVTSS2SD (XMM, XMM, XMM)/[4;5]
VCVTSS2SI (R32, M32)/[≤11;12]
VCVTSS2SI (R32, XMM)/≤7
VCVTSS2SI (R64, M32)/[≤11;12]
VCVTSS2SI (R64, XMM)/≤8
VCVTTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTTSD2SI (R32, M64)/[12;≤21]
VCVTTSD2SI (R32, XMM)/≤7
VCVTTSD2SI (R64, M64)/[≤11;12]
VCVTTSD2SI (R64, XMM)/≤7
VCVTTSS2SI (R32, M32)/[≤11;12]
VCVTTSS2SI (R32, XMM)/≤7
VCVTTSS2SI (R64, M32)/[≤11;12]
VCVTTSS2SI (R64, XMM)/≤8
VDIVPD (XMM, XMM, M128)/[≤13.0;≤21]
VDIVPD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVPD (YMM, YMM, M256)/[≤13.0;≤22]
VDIVPD (YMM, YMM, YMM)/[≤13.0;≤16]
VDIVPS (XMM, XMM, M128)/[≤11.0;≤18]
VDIVPS (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVPS (YMM, YMM, M256)/[≤11.0;≤19]
VDIVPS (YMM, YMM, YMM)/[≤11.0;≤12]
VDIVSD (XMM, XMM, M64)/[≤13.0;≤21]
VDIVSD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSS (XMM, XMM, M32)/[≤11.0;≤18]
VDIVSS (XMM, XMM, XMM)/[≤11.0;≤12]
VDPPD (XMM, XMM, M128, I8)/[9;≤16]
VDPPS (XMM, XMM, M128, I8)/[13;≤20]
VDPPS (YMM, YMM, M256, I8)/[13;≤21]
VEXTRACTF128 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTPS (M32, XMM, I8)/[≤5;≤10]
VEXTRACTPS (R32, XMM, I8)/≤4
VHADDPD (XMM, XMM, M128)/[6;≤13]
VHADDPD (YMM, YMM, M256)/[6;≤14]
VHADDPS (XMM, XMM, M128)/[6;≤13]
VHADDPS (YMM, YMM, M256)/[6;≤14]
VHSUBPD (XMM, XMM, M128)/[6;≤13]
VHSUBPD (YMM, YMM, M256)/[6;≤14]
VHSUBPS (XMM, XMM, M128)/[6;≤13]
VHSUBPS (YMM, YMM, M256)/[6;≤14]
VINSERTF128 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTPS (XMM, XMM, M32, I8)/[1;≤8]
VLDDQU (XMM, M128)/[≤4;≤7]
VLDDQU (YMM, M256)/[≤5;≤8]
VMASKMOVDQU (XMM, XMM)/≤8
VMASKMOVPD (M128, XMM, XMM)/[≤10;≤14]
VMASKMOVPD (M256, YMM, YMM)/[≤10;≤14]
VMASKMOVPD (XMM, XMM, M128)/[1;≤8]
VMASKMOVPD (YMM, YMM, M256)/[1;≤9]
VMASKMOVPS (M128, XMM, XMM)/[≤10;≤14]
VMASKMOVPS (M256, YMM, YMM)/[≤10;≤14]
VMASKMOVPS (XMM, XMM, M128)/[1;≤8]
VMASKMOVPS (YMM, YMM, M256)/[1;≤9]
VMAXPD (XMM, XMM, M128)/[4;≤11]
VMAXPD (YMM, YMM, M256)/[4;≤12]
VMAXPS (XMM, XMM, M128)/[4;≤11]
VMAXPS (YMM, YMM, M256)/[4;≤12]
VMAXSD (XMM, XMM, M64)/[4;≤11]
VMAXSS (XMM, XMM, M32)/[4;≤11]
VMINPD (XMM, XMM, M128)/[4;≤11]
VMINPD (YMM, YMM, M256)/[4;≤12]
VMINPS (XMM, XMM, M128)/[4;≤11]
VMINPS (YMM, YMM, M256)/[4;≤12]
VMINSD (XMM, XMM, M64)/[4;≤11]
VMINSS (XMM, XMM, M32)/[4;≤11]
VMOVAPD (M128, XMM)/[≤4;≤10]
VMOVAPD (M256, YMM)/[≤4;≤10]
VMOVAPD (XMM, M128)/[≤4;≤7]
VMOVAPD (YMM, M256)/[≤5;≤8]
VMOVAPD_28 (XMM, XMM)/[0;1]
VMOVAPD_28 (YMM, YMM)/[0;1]
VMOVAPD_29 (XMM, XMM)/[0;1]
VMOVAPD_29 (YMM, YMM)/[0;1]
VMOVAPS (M128, XMM)/[≤4;≤10]
VMOVAPS (M256, YMM)/[≤4;≤10]
VMOVAPS (XMM, M128)/[≤4;≤7]
VMOVAPS (YMM, M256)/[≤5;≤8]
VMOVAPS_28 (XMM, XMM)/[0;1]
VMOVAPS_28 (YMM, YMM)/[0;1]
VMOVAPS_29 (XMM, XMM)/[0;1]
VMOVAPS_29 (YMM, YMM)/[0;1]
VMOVD (M32, XMM)/[≤4;≤10]
VMOVD (R32, XMM)/≤3
VMOVD (XMM, M32)/[≤4;≤7]
VMOVD (XMM, R32)/≤3
VMOVDDUP (XMM, M64)/[≤4;≤7]
VMOVDDUP (YMM, M256)/[≤5;≤8]
VMOVDQA (M128, XMM)/[≤4;≤10]
VMOVDQA (M256, YMM)/[≤4;≤10]
VMOVDQA (XMM, M128)/[≤4;≤7]
VMOVDQA (YMM, M256)/[≤5;≤8]
VMOVDQA_6F (XMM, XMM)/[0;1]
VMOVDQA_6F (YMM, YMM)/[0;1]
VMOVDQA_7F (XMM, XMM)/[0;1]
VMOVDQA_7F (YMM, YMM)/[0;1]
VMOVDQU (M128, XMM)/[≤4;≤10]
VMOVDQU (M256, YMM)/[≤4;≤10]
VMOVDQU (XMM, M128)/[≤4;≤7]
VMOVDQU (YMM, M256)/[≤5;≤8]
VMOVDQU_6F (XMM, XMM)/[0;1]
VMOVDQU_6F (YMM, YMM)/[0;1]
VMOVDQU_7F (XMM, XMM)/[0;1]
VMOVDQU_7F (YMM, YMM)/[0;1]
VMOVHPD (M64, XMM)/[≤4;≤10]
VMOVHPD (XMM, XMM, M64)/[1;≤8]
VMOVHPS (M64, XMM)/[≤4;≤10]
VMOVHPS (XMM, XMM, M64)/[1;≤8]
VMOVLPD (M64, XMM)/[≤4;≤10]
VMOVLPD (XMM, XMM, M64)/[1;≤8]
VMOVLPS (M64, XMM)/[≤4;≤10]
VMOVLPS (XMM, XMM, M64)/[1;≤8]
VMOVMSKPD (R32, XMM)/≤3
VMOVMSKPD (R32, YMM)/≤5
VMOVMSKPS (R32, XMM)/≤3
VMOVMSKPS (R32, YMM)/≤5
VMOVNTDQ (M128, XMM)/[≤338;≤341]
VMOVNTDQ (M256, YMM)/[≤339;≤341]
VMOVNTDQA (XMM, M128)/[≤4;≤7]
VMOVNTPD (M128, XMM)/[≤338;≤340]
VMOVNTPD (M256, YMM)/[≤339;≤340]
VMOVNTPS (M128, XMM)/[≤338;≤340]
VMOVNTPS (M256, YMM)/[≤340;≤346]
VMOVQ (M64, XMM)/[≤4;≤10]
VMOVQ (R64, XMM)/≤3
VMOVQ (XMM, M64)/[≤4;≤7]
VMOVQ (XMM, R64)/≤3
VMOVSD (M64, XMM)/[≤4;≤10]
VMOVSD (XMM, M64)/[≤4;≤7]
VMOVSHDUP (XMM, M128)/[≤4;≤7]
VMOVSHDUP (YMM, M256)/[≤5;≤8]
VMOVSLDUP (XMM, M128)/[≤4;≤7]
VMOVSLDUP (YMM, M256)/[≤5;≤8]
VMOVSS (M32, XMM)/[≤4;≤10]
VMOVSS (XMM, M32)/[≤4;≤7]
VMOVUPD (M128, XMM)/[≤4;≤10]
VMOVUPD (M256, YMM)/[≤4;≤10]
VMOVUPD (XMM, M128)/[≤4;≤7]
VMOVUPD (YMM, M256)/[≤5;≤8]
VMOVUPD_10 (XMM, XMM)/[0;1]
VMOVUPD_10 (YMM, YMM)/[0;1]
VMOVUPD_11 (XMM, XMM)/[0;1]
VMOVUPD_11 (YMM, YMM)/[0;1]
VMOVUPS (M128, XMM)/[≤4;≤10]
VMOVUPS (M256, YMM)/[≤4;≤10]
VMOVUPS (XMM, M128)/[≤4;≤7]
VMOVUPS (YMM, M256)/[≤5;≤8]
VMOVUPS_10 (XMM, XMM)/[0;1]
VMOVUPS_10 (YMM, YMM)/[0;1]
VMOVUPS_11 (XMM, XMM)/[0;1]
VMOVUPS_11 (YMM, YMM)/[0;1]
VMPSADBW (XMM, XMM, M128, I8)/[3;≤11]
VMPSADBW (XMM, XMM, XMM, I8)/[3;4]
VMULPD (XMM, XMM, M128)/[4;≤11]
VMULPD (YMM, YMM, M256)/[4;≤12]
VMULPS (XMM, XMM, M128)/[4;≤11]
VMULPS (YMM, YMM, M256)/[4;≤12]
VMULSD (XMM, XMM, M64)/[4;≤11]
VMULSS (XMM, XMM, M32)/[4;≤11]
VORPD (XMM, XMM, M128)/[1;≤8]
VORPD (YMM, YMM, M256)/[1;≤9]
VORPS (XMM, XMM, M128)/[1;≤8]
VORPS (YMM, YMM, M256)/[1;≤9]
VPABSB (XMM, M128)/[≤5;≤8]
VPABSD (XMM, M128)/[≤5;≤8]
VPABSW (XMM, M128)/[≤5;≤8]
VPACKSSDW (XMM, XMM, M128)/[1;≤8]
VPACKSSWB (XMM, XMM, M128)/[1;≤8]
VPACKUSDW (XMM, XMM, M128)/[1;≤8]
VPACKUSWB (XMM, XMM, M128)/[1;≤8]
VPADDB (XMM, XMM, M128)/[1;≤8]
VPADDD (XMM, XMM, M128)/[1;≤8]
VPADDQ (XMM, XMM, M128)/[1;≤8]
VPADDSB (XMM, XMM, M128)/[1;≤8]
VPADDSW (XMM, XMM, M128)/[1;≤8]
VPADDUSB (XMM, XMM, M128)/[1;≤8]
VPADDUSW (XMM, XMM, M128)/[1;≤8]
VPADDW (XMM, XMM, M128)/[1;≤8]
VPALIGNR (XMM, XMM, M128, I8)/[1;≤8]
VPAND (XMM, XMM, M128)/[1;≤8]
VPANDN (XMM, XMM, M128)/[1;≤8]
VPAVGB (XMM, XMM, M128)/[1;≤8]
VPAVGW (XMM, XMM, M128)/[1;≤8]
VPBLENDVB (XMM, XMM, M128, XMM)/[1;≤8]
VPBLENDVB (XMM, XMM, XMM, XMM)/[1;2]
VPBLENDW (XMM, XMM, M128, I8)/[1;≤8]
VPCLMULQDQ (XMM, XMM, M128, I8)/[7;≤14]
VPCMPEQB (XMM, XMM, M128)/[1;≤8]
VPCMPEQD (XMM, XMM, M128)/[1;≤8]
VPCMPEQQ (XMM, XMM, M128)/[1;≤8]
VPCMPEQW (XMM, XMM, M128)/[1;≤8]
VPCMPESTRI (XMM, M128, I8)/[≤12;≤25]
VPCMPESTRI (XMM, XMM, I8)/[≤12;16]
VPCMPESTRI64 (XMM, M128, I8)/[≤12;≤25]
VPCMPESTRI64 (XMM, XMM, I8)/[≤12;16]
VPCMPESTRM (XMM, M128, I8)/[11;≤17]
VPCMPESTRM (XMM, XMM, I8)/[11;16]
VPCMPESTRM64 (XMM, M128, I8)/[11;≤17]
VPCMPESTRM64 (XMM, XMM, I8)/[11;16]
VPCMPGTB (XMM, XMM, M128)/[1;≤8]
VPCMPGTB (XMM, XMM, XMM)/[0;1]
VPCMPGTD (XMM, XMM, M128)/[1;≤8]
VPCMPGTD (XMM, XMM, XMM)/[0;1]
VPCMPGTQ (XMM, XMM, M128)/[3;≤10]
VPCMPGTQ (XMM, XMM, XMM)/[0;3]
VPCMPGTW (XMM, XMM, M128)/[1;≤8]
VPCMPGTW (XMM, XMM, XMM)/[0;1]
VPCMPISTRI (XMM, M128, I8)/[≤11;≤25]
VPCMPISTRI (XMM, XMM, I8)/≤11
VPCMPISTRM (XMM, M128, I8)/[8;16]
VPCMPISTRM (XMM, XMM, I8)/[8;≤11]
VPERM2F128 (YMM, YMM, M256, I8)/[3;≤11]
VPERMILPD (XMM, M128, I8)/[≤5;≤8]
VPERMILPD (XMM, XMM, M128)/[1;≤8]
VPERMILPD (YMM, M256, I8)/[≤6;≤9]
VPERMILPD (YMM, YMM, M256)/[1;≤9]
VPERMILPS (XMM, M128, I8)/[≤5;≤8]
VPERMILPS (XMM, XMM, M128)/[1;≤8]
VPERMILPS (YMM, M256, I8)/[≤6;≤9]
VPERMILPS (YMM, YMM, M256)/[1;≤9]
VPEXTRB (M8, XMM, I8)/[≤11;≤15]
VPEXTRB (R32, XMM, I8)/≤4
VPEXTRD (M32, XMM, I8)/[≤5;≤10]
VPEXTRD (R32, XMM, I8)/≤4
VPEXTRQ (M64, XMM, I8)/[≤5;≤10]
VPEXTRQ (R64, XMM, I8)/≤4
VPEXTRW (M16, XMM, I8)/[≤11;≤15]
VPEXTRW (R32, XMM, I8)/≤4
VPHADDD (XMM, XMM, M128)/[3;≤10]
VPHADDSW (XMM, XMM, M128)/[3;≤10]
VPHADDW (XMM, XMM, M128)/[3;≤10]
VPHMINPOSUW (XMM, M128)/[≤8;≤11]
VPHSUBD (XMM, XMM, M128)/[3;≤10]
VPHSUBSW (XMM, XMM, M128)/[3;≤10]
VPHSUBW (XMM, XMM, M128)/[3;≤10]
VPINSRB (XMM, XMM, M8, I8)/[1;≤8]
VPINSRB (XMM, XMM, R32, I8)/[2;≤4]
VPINSRD (XMM, XMM, M32, I8)/[1;≤8]
VPINSRD (XMM, XMM, R32, I8)/[2;≤4]
VPINSRQ (XMM, XMM, M64, I8)/[1;≤8]
VPINSRQ (XMM, XMM, R64, I8)/[2;≤4]
VPINSRW (XMM, XMM, M16, I8)/[1;≤8]
VPINSRW (XMM, XMM, R32, I8)/[2;≤4]
VPMADDUBSW (XMM, XMM, M128)/[5;≤12]
VPMADDWD (XMM, XMM, M128)/[5;≤12]
VPMAXSB (XMM, XMM, M128)/[1;≤8]
VPMAXSD (XMM, XMM, M128)/[1;≤8]
VPMAXSW (XMM, XMM, M128)/[1;≤8]
VPMAXUB (XMM, XMM, M128)/[1;≤8]
VPMAXUD (XMM, XMM, M128)/[1;≤8]
VPMAXUW (XMM, XMM, M128)/[1;≤8]
VPMINSB (XMM, XMM, M128)/[1;≤8]
VPMINSD (XMM, XMM, M128)/[1;≤8]
VPMINSW (XMM, XMM, M128)/[1;≤8]
VPMINUB (XMM, XMM, M128)/[1;≤8]
VPMINUD (XMM, XMM, M128)/[1;≤8]
VPMINUW (XMM, XMM, M128)/[1;≤8]
VPMOVMSKB (R32, XMM)/≤3
VPMOVSXBD (XMM, M32)/[≤5;≤8]
VPMOVSXBQ (XMM, M16)/[≤5;≤8]
VPMOVSXBW (XMM, M64)/[≤5;≤8]
VPMOVSXDQ (XMM, M64)/[≤5;≤8]
VPMOVSXWD (XMM, M64)/[≤5;≤8]
VPMOVSXWQ (XMM, M32)/[≤5;≤8]
VPMOVZXBD (XMM, M32)/[≤5;≤8]
VPMOVZXBQ (XMM, M16)/[≤5;≤8]
VPMOVZXBW (XMM, M64)/[≤5;≤8]
VPMOVZXDQ (XMM, M64)/[≤5;≤8]
VPMOVZXWD (XMM, M64)/[≤5;≤8]
VPMOVZXWQ (XMM, M32)/[≤5;≤8]
VPMULDQ (XMM, XMM, M128)/[5;≤12]
VPMULHRSW (XMM, XMM, M128)/[5;≤12]
VPMULHUW (XMM, XMM, M128)/[5;≤12]
VPMULHW (XMM, XMM, M128)/[5;≤12]
VPMULLD (XMM, XMM, M128)/[10;≤17]
VPMULLW (XMM, XMM, M128)/[5;≤12]
VPMULUDQ (XMM, XMM, M128)/[5;≤12]
VPOR (XMM, XMM, M128)/[1;≤8]
VPSADBW (XMM, XMM, M128)/[3;≤10]
VPSHUFB (XMM, XMM, M128)/[1;≤8]
VPSHUFD (XMM, M128, I8)/[≤5;≤8]
VPSHUFHW (XMM, M128, I8)/[≤5;≤8]
VPSHUFLW (XMM, M128, I8)/[≤5;≤8]
VPSIGNB (XMM, XMM, M128)/[1;≤8]
VPSIGND (XMM, XMM, M128)/[1;≤8]
VPSIGNW (XMM, XMM, M128)/[1;≤8]
VPSLLD (XMM, XMM, M128)/[1;≤8]
VPSLLD (XMM, XMM, XMM)/[1;2]
VPSLLQ (XMM, XMM, M128)/[1;≤8]
VPSLLQ (XMM, XMM, XMM)/[1;2]
VPSLLW (XMM, XMM, M128)/[1;≤8]
VPSLLW (XMM, XMM, XMM)/[1;2]
VPSRAD (XMM, XMM, M128)/[1;≤8]
VPSRAD (XMM, XMM, XMM)/[1;2]
VPSRAW (XMM, XMM, M128)/[1;≤8]
VPSRAW (XMM, XMM, XMM)/[1;2]
VPSRLD (XMM, XMM, M128)/[1;≤8]
VPSRLD (XMM, XMM, XMM)/[1;2]
VPSRLQ (XMM, XMM, M128)/[1;≤8]
VPSRLQ (XMM, XMM, XMM)/[1;2]
VPSRLW (XMM, XMM, M128)/[1;≤8]
VPSRLW (XMM, XMM, XMM)/[1;2]
VPSUBB (XMM, XMM, M128)/[1;≤8]
VPSUBB (XMM, XMM, XMM)/[0;1]
VPSUBD (XMM, XMM, M128)/[1;≤8]
VPSUBD (XMM, XMM, XMM)/[0;1]
VPSUBQ (XMM, XMM, M128)/[1;≤8]
VPSUBQ (XMM, XMM, XMM)/[0;1]
VPSUBSB (XMM, XMM, M128)/[1;≤8]
VPSUBSB (XMM, XMM, XMM)/[0;1]
VPSUBSW (XMM, XMM, M128)/[1;≤8]
VPSUBSW (XMM, XMM, XMM)/[0;1]
VPSUBUSB (XMM, XMM, M128)/[1;≤8]
VPSUBUSB (XMM, XMM, XMM)/[0;1]
VPSUBUSW (XMM, XMM, M128)/[1;≤8]
VPSUBUSW (XMM, XMM, XMM)/[0;1]
VPSUBW (XMM, XMM, M128)/[1;≤8]
VPSUBW (XMM, XMM, XMM)/[0;1]
VPTEST (XMM, M128)/[≤4;9]
VPTEST (XMM, XMM)/≤4
VPTEST (YMM, M256)/[≤6;12]
VPTEST (YMM, YMM)/≤6
VPUNPCKHBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKHDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHWD (XMM, XMM, M128)/[1;≤8]
VPUNPCKLBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKLDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLWD (XMM, XMM, M128)/[1;≤8]
VPXOR (XMM, XMM, M128)/[1;≤8]
VPXOR (XMM, XMM, XMM)/[0;1]
VRCPPS (XMM, M128)/[≤8;≤11]
VRCPPS (YMM, M256)/[≤9;≤12]
VRCPSS (XMM, XMM, M32)/[4;≤11]
VROUNDPD (XMM, M128, I8)/[≤12;≤15]
VROUNDPD (YMM, M256, I8)/[≤13;≤16]
VROUNDPS (XMM, M128, I8)/[≤12;≤15]
VROUNDPS (YMM, M256, I8)/[≤13;≤16]
VROUNDSD (XMM, XMM, M64, I8)/[8;≤15]
VROUNDSS (XMM, XMM, M32, I8)/[8;≤15]
VRSQRTPS (XMM, M128)/≤11
VRSQRTPS (XMM, XMM)/[≤4.0;≤5]
VRSQRTPS (YMM, M256)/≤12
VRSQRTPS (YMM, YMM)/[≤4.0;≤5]
VRSQRTSS (XMM, XMM, M32)/[≤4.0;≤11]
VRSQRTSS (XMM, XMM, XMM)/[≤4.0;≤5]
VSHUFPD (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPD (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPS (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPS (YMM, YMM, M256, I8)/[1;≤9]
VSQRTPD (XMM, M128)/[≤20.0;≤25]
VSQRTPD (XMM, XMM)/[≤13.0;≤19]
VSQRTPD (YMM, M256)/[≤21.0;≤26]
VSQRTPD (YMM, YMM)/[≤13.0;≤19]
VSQRTPS (XMM, M128)/≤19
VSQRTPS (XMM, XMM)/[≤12.0;≤13]
VSQRTPS (YMM, M256)/≤20
VSQRTPS (YMM, YMM)/[≤12.0;≤13]
VSQRTSD (XMM, XMM, M64)/[≤13.0;≤25]
VSQRTSD (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSS (XMM, XMM, M32)/[≤12.0;≤19]
VSQRTSS (XMM, XMM, XMM)/[≤12.0;≤13]
VSTMXCSR (M32)/≤10
VSUBPD (XMM, XMM, M128)/[4;≤11]
VSUBPD (YMM, YMM, M256)/[4;≤12]
VSUBPS (XMM, XMM, M128)/[4;≤11]
VSUBPS (YMM, YMM, M256)/[4;≤12]
VSUBSD (XMM, XMM, M64)/[4;≤11]
VSUBSS (XMM, XMM, M32)/[4;≤11]
VTESTPD (XMM, M128)/[≤3;8]
VTESTPD (XMM, XMM)/≤3
VTESTPD (YMM, M256)/[≤5;11]
VTESTPD (YMM, YMM)/≤5
VTESTPS (XMM, M128)/[≤3;8]
VTESTPS (XMM, XMM)/≤3
VTESTPS (YMM, M256)/[≤5;11]
VTESTPS (YMM, YMM)/≤5
VUCOMISD (XMM, M64)/[≤3;8]
VUCOMISD (XMM, XMM)/≤3
VUCOMISS (XMM, M32)/[≤3;8]
VUCOMISS (XMM, XMM)/≤3
VUNPCKHPD (XMM, XMM, M128)/[1;≤8]
VUNPCKHPD (YMM, YMM, M256)/[1;≤9]
VUNPCKHPS (XMM, XMM, M128)/[1;≤8]
VUNPCKHPS (YMM, YMM, M256)/[1;≤9]
VUNPCKLPD (XMM, XMM, M128)/[1;≤8]
VUNPCKLPD (YMM, YMM, M256)/[1;≤9]
VUNPCKLPS (XMM, XMM, M128)/[1;≤8]
VUNPCKLPS (YMM, YMM, M256)/[1;≤9]
VXORPD (XMM, XMM, M128)/[1;≤8]
VXORPD (XMM, XMM, XMM)/[0;1]
VXORPD (YMM, YMM, M256)/[1;≤9]
VXORPD (YMM, YMM, YMM)/[0;1]
VXORPS (XMM, XMM, M128)/[1;≤8]
VXORPS (XMM, XMM, XMM)/[0;1]
VXORPS (YMM, YMM, M256)/[1;≤9]
VXORPS (YMM, YMM, YMM)/[0;1]
VBROADCASTI128 (YMM, M128)/[≤5;≤8]
VEXTRACTI128 (M128, YMM, I8)/[≤4;≤10]
VINSERTI128 (YMM, YMM, M128, I8)/[1;≤9]
VMOVNTDQA (YMM, M256)/[≤5;≤8]
VMPSADBW (YMM, YMM, M256, I8)/[3;≤12]
VMPSADBW (YMM, YMM, YMM, I8)/[3;4]
VPABSB (YMM, M256)/[≤6;≤9]
VPABSD (YMM, M256)/[≤6;≤9]
VPABSW (YMM, M256)/[≤6;≤9]
VPACKSSDW (YMM, YMM, M256)/[1;≤9]
VPACKSSWB (YMM, YMM, M256)/[1;≤9]
VPACKUSDW (YMM, YMM, M256)/[1;≤9]
VPACKUSWB (YMM, YMM, M256)/[1;≤9]
VPADDB (YMM, YMM, M256)/[1;≤9]
VPADDD (YMM, YMM, M256)/[1;≤9]
VPADDQ (YMM, YMM, M256)/[1;≤9]
VPADDSB (YMM, YMM, M256)/[1;≤9]
VPADDSW (YMM, YMM, M256)/[1;≤9]
VPADDUSB (YMM, YMM, M256)/[1;≤9]
VPADDUSW (YMM, YMM, M256)/[1;≤9]
VPADDW (YMM, YMM, M256)/[1;≤9]
VPALIGNR (YMM, YMM, M256, I8)/[1;≤9]
VPAND (YMM, YMM, M256)/[1;≤9]
VPANDN (YMM, YMM, M256)/[1;≤9]
VPAVGB (YMM, YMM, M256)/[1;≤9]
VPAVGW (YMM, YMM, M256)/[1;≤9]
VPBLENDD (XMM, XMM, M128, I8)/[1;≤8]
VPBLENDD (YMM, YMM, M256, I8)/[1;≤9]
VPBLENDVB (YMM, YMM, M256, YMM)/[1;≤9]
VPBLENDVB (YMM, YMM, YMM, YMM)/[1;2]
VPBLENDW (YMM, YMM, M256, I8)/[1;≤9]
VPBROADCASTB (XMM, M8)/[≤5;≤8]
VPBROADCASTB (YMM, M8)/[≤6;≤9]
VPBROADCASTD (XMM, M32)/[≤4;≤7]
VPBROADCASTD (YMM, M32)/[≤5;≤8]
VPBROADCASTQ (XMM, M64)/[≤4;≤7]
VPBROADCASTQ (YMM, M64)/[≤5;≤8]
VPBROADCASTW (XMM, M16)/[≤5;≤8]
VPBROADCASTW (YMM, M16)/[≤6;≤9]
VPCMPEQB (YMM, YMM, M256)/[1;≤9]
VPCMPEQD (YMM, YMM, M256)/[1;≤9]
VPCMPEQQ (YMM, YMM, M256)/[1;≤9]
VPCMPEQW (YMM, YMM, M256)/[1;≤9]
VPCMPGTB (YMM, YMM, M256)/[1;≤9]
VPCMPGTB (YMM, YMM, YMM)/[0;1]
VPCMPGTD (YMM, YMM, M256)/[1;≤9]
VPCMPGTD (YMM, YMM, YMM)/[0;1]
VPCMPGTQ (YMM, YMM, M256)/[3;≤11]
VPCMPGTQ (YMM, YMM, YMM)/[0;3]
VPCMPGTW (YMM, YMM, M256)/[1;≤9]
VPCMPGTW (YMM, YMM, YMM)/[0;1]
VPERM2I128 (YMM, YMM, M256, I8)/[3;≤11]
VPERMD (YMM, YMM, M256)/[3;≤11]
VPERMPD (YMM, M256, I8)/[≤8;≤11]
VPERMPS (YMM, YMM, M256)/[3;≤11]
VPERMQ (YMM, M256, I8)/[≤9;≤11]
VPHADDD (YMM, YMM, M256)/[3;≤11]
VPHADDSW (YMM, YMM, M256)/[3;≤11]
VPHADDW (YMM, YMM, M256)/[3;≤11]
VPHSUBD (YMM, YMM, M256)/[3;≤11]
VPHSUBSW (YMM, YMM, M256)/[3;≤11]
VPHSUBW (YMM, YMM, M256)/[3;≤11]
VPMADDUBSW (YMM, YMM, M256)/[5;≤13]
VPMADDWD (YMM, YMM, M256)/[5;≤13]
VPMASKMOVD (M128, XMM, XMM)/[≤10;≤14]
VPMASKMOVD (M256, YMM, YMM)/[≤10;≤14]
VPMASKMOVD (XMM, XMM, M128)/[1;≤8]
VPMASKMOVD (YMM, YMM, M256)/[1;≤9]
VPMASKMOVQ (M128, XMM, XMM)/[≤10;≤14]
VPMASKMOVQ (M256, YMM, YMM)/[≤10;≤14]
VPMASKMOVQ (XMM, XMM, M128)/[1;≤8]
VPMASKMOVQ (YMM, YMM, M256)/[1;≤9]
VPMAXSB (YMM, YMM, M256)/[1;≤9]
VPMAXSD (YMM, YMM, M256)/[1;≤9]
VPMAXSW (YMM, YMM, M256)/[1;≤9]
VPMAXUB (YMM, YMM, M256)/[1;≤9]
VPMAXUD (YMM, YMM, M256)/[1;≤9]
VPMAXUW (YMM, YMM, M256)/[1;≤9]
VPMINSB (YMM, YMM, M256)/[1;≤9]
VPMINSD (YMM, YMM, M256)/[1;≤9]
VPMINSW (YMM, YMM, M256)/[1;≤9]
VPMINUB (YMM, YMM, M256)/[1;≤9]
VPMINUD (YMM, YMM, M256)/[1;≤9]
VPMINUW (YMM, YMM, M256)/[1;≤9]
VPMOVMSKB (R32, YMM)/≤4
VPMOVSXBD (YMM, M64)/[≤9;≤11]
VPMOVSXBQ (YMM, M32)/[≤9;≤11]
VPMOVSXBW (YMM, M128)/[≤9;≤11]
VPMOVSXDQ (YMM, M128)/[≤9;≤11]
VPMOVSXWD (YMM, M128)/[≤9;≤11]
VPMOVSXWQ (YMM, M64)/[≤9;≤11]
VPMOVZXBD (YMM, M64)/[≤9;≤11]
VPMOVZXBQ (YMM, M32)/[≤9;≤11]
VPMOVZXBW (YMM, M128)/[≤9;≤11]
VPMOVZXDQ (YMM, M128)/[≤9;≤11]
VPMOVZXWD (YMM, M128)/[≤9;≤11]
VPMOVZXWQ (YMM, M64)/[≤9;≤11]
VPMULDQ (YMM, YMM, M256)/[5;≤13]
VPMULHRSW (YMM, YMM, M256)/[5;≤13]
VPMULHUW (YMM, YMM, M256)/[5;≤13]
VPMULHW (YMM, YMM, M256)/[5;≤13]
VPMULLD (YMM, YMM, M256)/[10;≤18]
VPMULLW (YMM, YMM, M256)/[5;≤13]
VPMULUDQ (YMM, YMM, M256)/[5;≤13]
VPOR (YMM, YMM, M256)/[1;≤9]
VPSADBW (YMM, YMM, M256)/[3;≤11]
VPSHUFB (YMM, YMM, M256)/[1;≤9]
VPSHUFD (YMM, M256, I8)/[≤6;≤9]
VPSHUFHW (YMM, M256, I8)/[≤6;≤9]
VPSHUFLW (YMM, M256, I8)/[≤6;≤9]
VPSIGNB (YMM, YMM, M256)/[1;≤9]
VPSIGND (YMM, YMM, M256)/[1;≤9]
VPSIGNW (YMM, YMM, M256)/[1;≤9]
VPSLLD (YMM, YMM, M128)/[1;≤9]
VPSLLD (YMM, YMM, XMM)/[3;4]
VPSLLQ (YMM, YMM, M128)/[1;≤9]
VPSLLQ (YMM, YMM, XMM)/[3;4]
VPSLLVD (XMM, XMM, M128)/[1;≤8]
VPSLLVD (YMM, YMM, M256)/[1;≤9]
VPSLLVQ (XMM, XMM, M128)/[1;≤8]
VPSLLVQ (YMM, YMM, M256)/[1;≤9]
VPSLLW (YMM, YMM, M128)/[1;≤9]
VPSLLW (YMM, YMM, XMM)/[3;4]
VPSRAD (YMM, YMM, M128)/[1;≤9]
VPSRAD (YMM, YMM, XMM)/[3;4]
VPSRAVD (XMM, XMM, M128)/[1;≤8]
VPSRAVD (YMM, YMM, M256)/[1;≤9]
VPSRAW (YMM, YMM, M128)/[1;≤9]
VPSRAW (YMM, YMM, XMM)/[3;4]
VPSRLD (YMM, YMM, M128)/[1;≤9]
VPSRLD (YMM, YMM, XMM)/[3;4]
VPSRLQ (YMM, YMM, M128)/[1;≤9]
VPSRLQ (YMM, YMM, XMM)/[3;4]
VPSRLVD (XMM, XMM, M128)/[1;≤8]
VPSRLVD (YMM, YMM, M256)/[1;≤9]
VPSRLVQ (XMM, XMM, M128)/[1;≤8]
VPSRLVQ (YMM, YMM, M256)/[1;≤9]
VPSRLW (YMM, YMM, M128)/[1;≤9]
VPSRLW (YMM, YMM, XMM)/[3;4]
VPSUBB (YMM, YMM, M256)/[1;≤9]
VPSUBB (YMM, YMM, YMM)/[0;1]
VPSUBD (YMM, YMM, M256)/[1;≤9]
VPSUBD (YMM, YMM, YMM)/[0;1]
VPSUBQ (YMM, YMM, M256)/[1;≤9]
VPSUBQ (YMM, YMM, YMM)/[0;1]
VPSUBSB (YMM, YMM, M256)/[1;≤9]
VPSUBSB (YMM, YMM, YMM)/[0;1]
VPSUBSW (YMM, YMM, M256)/[1;≤9]
VPSUBSW (YMM, YMM, YMM)/[0;1]
VPSUBUSB (YMM, YMM, M256)/[1;≤9]
VPSUBUSB (YMM, YMM, YMM)/[0;1]
VPSUBUSW (YMM, YMM, M256)/[1;≤9]
VPSUBUSW (YMM, YMM, YMM)/[0;1]
VPSUBW (YMM, YMM, M256)/[1;≤9]
VPSUBW (YMM, YMM, YMM)/[0;1]
VPUNPCKHBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKHDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHWD (YMM, YMM, M256)/[1;≤9]
VPUNPCKLBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKLDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLWD (YMM, YMM, M256)/[1;≤9]
VPXOR (YMM, YMM, M256)/[1;≤9]
VPXOR (YMM, YMM, YMM)/[0;1]
VGATHERDPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERDPD (YMM, VSIB_XMM, YMM)/[≤0;20]
VGATHERDPS (XMM, VSIB_XMM, XMM)/[≤0;20]
VGATHERDPS (YMM, VSIB_YMM, YMM)/[≤0;22]
VGATHERQPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPD (YMM, VSIB_YMM, YMM)/[≤0;20]
VGATHERQPS (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPS (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERDD (XMM, VSIB_XMM, XMM)/[≤0;20]
VPGATHERDD (YMM, VSIB_YMM, YMM)/[≤0;22]
VPGATHERDQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERDQ (YMM, VSIB_XMM, YMM)/[≤0;20]
VPGATHERQD (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQD (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERQQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQQ (YMM, VSIB_YMM, YMM)/[≤0;20]
VADDPD (XMM, K, XMM, M128)/[4;≤11]
VADDPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VADDPD (YMM, K, YMM, M256)/[4;≤12]
VADDPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VADDPD (ZMM, K, ZMM, M512)/[4;≤12]
VADDPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VADDPD (ZMM, ZMM, M512)/[4;≤12]
VADDPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VADDPD_EVEX (XMM, XMM, M128)/[4;≤11]
VADDPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VADDPD_EVEX (YMM, YMM, M256)/[4;≤12]
VADDPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VADDPD_Z (XMM, K, XMM, M128)/[4;≤11]
VADDPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VADDPD_Z (YMM, K, YMM, M256)/[4;≤12]
VADDPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VADDPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VADDPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VADDPS (XMM, K, XMM, M128)/[4;≤11]
VADDPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VADDPS (YMM, K, YMM, M256)/[4;≤12]
VADDPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VADDPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VADDPS (ZMM, K, ZMM, M512)/[4;≤12]
VADDPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VADDPS (ZMM, ZMM, M512)/[4;≤12]
VADDPS_EVEX (XMM, XMM, M128)/[4;≤11]
VADDPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VADDPS_EVEX (YMM, YMM, M256)/[4;≤12]
VADDPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VADDPS_Z (XMM, K, XMM, M128)/[4;≤11]
VADDPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VADDPS_Z (YMM, K, YMM, M256)/[4;≤12]
VADDPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VADDPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VADDPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VADDSD (XMM, K, XMM, M64)/[4;≤11]
VADDSD_EVEX (XMM, XMM, M64)/[4;≤11]
VADDSD_Z (XMM, K, XMM, M64)/[4;≤11]
VADDSS (XMM, K, XMM, M32)/[4;≤11]
VADDSS_EVEX (XMM, XMM, M32)/[4;≤11]
VADDSS_Z (XMM, K, XMM, M32)/[4;≤11]
VALIGND (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGND (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VALIGND (XMM, XMM, M128, I8)/[1;≤8]
VALIGND (XMM, XMM, M32_1to4, I8)/[1;≤8]
VALIGND (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGND (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VALIGND (YMM, YMM, M256, I8)/[3;≤11]
VALIGND (YMM, YMM, M32_1to8, I8)/[3;≤11]
VALIGND (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGND (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND (ZMM, ZMM, M512, I8)/[3;≤11]
VALIGND_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGND_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VALIGND_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGND_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VALIGND_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGNQ (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGNQ (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ (XMM, XMM, M128, I8)/[1;≤8]
VALIGNQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGNQ (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ (YMM, YMM, M256, I8)/[3;≤11]
VALIGNQ (YMM, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGNQ (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VALIGNQ (ZMM, ZMM, M512, I8)/[3;≤11]
VALIGNQ (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VALIGNQ_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGNQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGNQ_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGNQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VANDNPD (XMM, K, XMM, M128)/[1;≤8]
VANDNPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDNPD (YMM, K, YMM, M256)/[1;≤9]
VANDNPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDNPD (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDNPD (ZMM, ZMM, M512)/[1;≤9]
VANDNPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VANDNPD_EVEX (XMM, XMM, M128)/[1;≤8]
VANDNPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VANDNPD_EVEX (YMM, YMM, M256)/[1;≤9]
VANDNPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VANDNPD_Z (XMM, K, XMM, M128)/[1;≤8]
VANDNPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDNPD_Z (YMM, K, YMM, M256)/[1;≤9]
VANDNPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDNPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDNPS (XMM, K, XMM, M128)/[1;≤8]
VANDNPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDNPS (YMM, K, YMM, M256)/[1;≤9]
VANDNPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDNPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDNPS (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VANDNPS (ZMM, ZMM, M512)/[1;≤9]
VANDNPS_EVEX (XMM, XMM, M128)/[1;≤8]
VANDNPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VANDNPS_EVEX (YMM, YMM, M256)/[1;≤9]
VANDNPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VANDNPS_Z (XMM, K, XMM, M128)/[1;≤8]
VANDNPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDNPS_Z (YMM, K, YMM, M256)/[1;≤9]
VANDNPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDNPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDNPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDPD (XMM, K, XMM, M128)/[1;≤8]
VANDPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDPD (YMM, K, YMM, M256)/[1;≤9]
VANDPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDPD (ZMM, K, ZMM, M512)/[1;≤9]
VANDPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDPD (ZMM, ZMM, M512)/[1;≤9]
VANDPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VANDPD_EVEX (XMM, XMM, M128)/[1;≤8]
VANDPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VANDPD_EVEX (YMM, YMM, M256)/[1;≤9]
VANDPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VANDPD_Z (XMM, K, XMM, M128)/[1;≤8]
VANDPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDPD_Z (YMM, K, YMM, M256)/[1;≤9]
VANDPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDPS (XMM, K, XMM, M128)/[1;≤8]
VANDPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDPS (YMM, K, YMM, M256)/[1;≤9]
VANDPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDPS (ZMM, K, ZMM, M512)/[1;≤9]
VANDPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VANDPS (ZMM, ZMM, M512)/[1;≤9]
VANDPS_EVEX (XMM, XMM, M128)/[1;≤8]
VANDPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VANDPS_EVEX (YMM, YMM, M256)/[1;≤9]
VANDPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VANDPS_Z (XMM, K, XMM, M128)/[1;≤8]
VANDPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDPS_Z (YMM, K, YMM, M256)/[1;≤9]
VANDPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VBLENDMPD (XMM, K, XMM, M128)/[0;≤8]
VBLENDMPD (XMM, K, XMM, M64_1to2)/[0;≤8]
VBLENDMPD (XMM, K, XMM, XMM)/[0;1]
VBLENDMPD (XMM, XMM, M128)/[1;≤8]
VBLENDMPD (XMM, XMM, M64_1to2)/[1;≤8]
VBLENDMPD (YMM, K, YMM, M256)/[0;≤9]
VBLENDMPD (YMM, K, YMM, M64_1to4)/[0;≤9]
VBLENDMPD (YMM, K, YMM, YMM)/[0;1]
VBLENDMPD (YMM, YMM, M256)/[1;≤9]
VBLENDMPD (YMM, YMM, M64_1to4)/[1;≤9]
VBLENDMPD (ZMM, K, ZMM, M512)/[0;≤9]
VBLENDMPD (ZMM, K, ZMM, M64_1to8)/[0;≤9]
VBLENDMPD (ZMM, K, ZMM, ZMM)/[0;1]
VBLENDMPD (ZMM, ZMM, M512)/[1;≤9]
VBLENDMPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VBLENDMPD_Z (XMM, K, XMM, M128)/[1;≤8]
VBLENDMPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VBLENDMPD_Z (YMM, K, YMM, M256)/[1;≤9]
VBLENDMPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VBLENDMPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VBLENDMPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VBLENDMPS (XMM, K, XMM, M128)/[0;≤8]
VBLENDMPS (XMM, K, XMM, M32_1to4)/[0;≤8]
VBLENDMPS (XMM, K, XMM, XMM)/[0;1]
VBLENDMPS (XMM, XMM, M128)/[1;≤8]
VBLENDMPS (XMM, XMM, M32_1to4)/[1;≤8]
VBLENDMPS (YMM, K, YMM, M256)/[0;≤9]
VBLENDMPS (YMM, K, YMM, M32_1to8)/[0;≤9]
VBLENDMPS (YMM, K, YMM, YMM)/[0;1]
VBLENDMPS (YMM, YMM, M256)/[1;≤9]
VBLENDMPS (YMM, YMM, M32_1to8)/[1;≤9]
VBLENDMPS (ZMM, K, ZMM, M32_1to16)/[0;≤9]
VBLENDMPS (ZMM, K, ZMM, M512)/[0;≤9]
VBLENDMPS (ZMM, K, ZMM, ZMM)/[0;1]
VBLENDMPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VBLENDMPS (ZMM, ZMM, M512)/[1;≤9]
VBLENDMPS_Z (XMM, K, XMM, M128)/[1;≤8]
VBLENDMPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VBLENDMPS_Z (YMM, K, YMM, M256)/[1;≤9]
VBLENDMPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VBLENDMPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VBLENDMPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VBROADCASTF32X2 (YMM, K, M64)/[1;≤9]
VBROADCASTF32X2 (YMM, M64)/[≤5;≤8]
VBROADCASTF32X2 (ZMM, K, M64)/[1;≤9]
VBROADCASTF32X2 (ZMM, M64)/[≤5;≤8]
VBROADCASTF32X2_Z (YMM, K, M64)/[1;≤9]
VBROADCASTF32X2_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTF32X4 (YMM, K, M128)/[1;≤9]
VBROADCASTF32X4 (YMM, M128)/[≤5;≤8]
VBROADCASTF32X4 (ZMM, K, M128)/[1;≤9]
VBROADCASTF32X4 (ZMM, M128)/[≤5;≤8]
VBROADCASTF32X4_Z (YMM, K, M128)/[1;≤9]
VBROADCASTF32X4_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTF32X8 (ZMM, K, M256)/[1;≤9]
VBROADCASTF32X8 (ZMM, M256)/[≤5;≤8]
VBROADCASTF32X8_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTF64X2 (YMM, K, M128)/[1;≤9]
VBROADCASTF64X2 (YMM, M128)/[≤5;≤8]
VBROADCASTF64X2 (ZMM, K, M128)/[1;≤9]
VBROADCASTF64X2 (ZMM, M128)/[≤5;≤8]
VBROADCASTF64X2_Z (YMM, K, M128)/[1;≤9]
VBROADCASTF64X2_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTF64X4 (ZMM, K, M256)/[1;≤9]
VBROADCASTF64X4 (ZMM, M256)/[≤5;≤8]
VBROADCASTF64X4_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTI32X2 (XMM, K, M64)/[1;≤8]
VBROADCASTI32X2 (XMM, M64)/[≤4;≤7]
VBROADCASTI32X2 (YMM, K, M64)/[1;≤9]
VBROADCASTI32X2 (YMM, M64)/[≤5;≤8]
VBROADCASTI32X2 (ZMM, K, M64)/[1;≤9]
VBROADCASTI32X2 (ZMM, M64)/[≤5;≤8]
VBROADCASTI32X2_Z (XMM, K, M64)/[1;≤8]
VBROADCASTI32X2_Z (YMM, K, M64)/[1;≤9]
VBROADCASTI32X2_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTI32X4 (YMM, K, M128)/[1;≤9]
VBROADCASTI32X4 (YMM, M128)/[≤5;≤8]
VBROADCASTI32X4 (ZMM, K, M128)/[1;≤9]
VBROADCASTI32X4 (ZMM, M128)/[≤5;≤8]
VBROADCASTI32X4_Z (YMM, K, M128)/[1;≤9]
VBROADCASTI32X4_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTI32X8 (ZMM, K, M256)/[1;≤9]
VBROADCASTI32X8 (ZMM, M256)/[≤5;≤8]
VBROADCASTI32X8_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTI64X2 (YMM, K, M128)/[1;≤9]
VBROADCASTI64X2 (YMM, M128)/[≤5;≤8]
VBROADCASTI64X2 (ZMM, K, M128)/[1;≤9]
VBROADCASTI64X2 (ZMM, M128)/[≤5;≤8]
VBROADCASTI64X2_Z (YMM, K, M128)/[1;≤9]
VBROADCASTI64X2_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTI64X4 (ZMM, K, M256)/[1;≤9]
VBROADCASTI64X4 (ZMM, M256)/[≤5;≤8]
VBROADCASTI64X4_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTSD (YMM, K, M64)/[1;≤9]
VBROADCASTSD (ZMM, K, M64)/[1;≤9]
VBROADCASTSD (ZMM, M64)/[≤5;≤8]
VBROADCASTSD_EVEX (YMM, M64)/[≤5;≤8]
VBROADCASTSD_Z (YMM, K, M64)/[1;≤9]
VBROADCASTSD_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTSS (XMM, K, M32)/[1;≤8]
VBROADCASTSS (YMM, K, M32)/[1;≤9]
VBROADCASTSS (ZMM, K, M32)/[1;≤9]
VBROADCASTSS (ZMM, M32)/[≤5;≤8]
VBROADCASTSS_EVEX (XMM, M32)/[≤4;≤7]
VBROADCASTSS_EVEX (YMM, M32)/[≤5;≤8]
VBROADCASTSS_Z (XMM, K, M32)/[1;≤8]
VBROADCASTSS_Z (YMM, K, M32)/[1;≤9]
VBROADCASTSS_Z (ZMM, K, M32)/[1;≤9]
VCOMISD_EVEX (XMM, M64)/[≤3;8]
VCOMISD_EVEX (XMM, XMM)/≤3
VCOMISD_EVEX_SAE (XMM, XMM)/≤3
VCOMISS_EVEX (XMM, M32)/[≤3;8]
VCOMISS_EVEX (XMM, XMM)/≤3
VCOMISS_EVEX_SAE (XMM, XMM)/≤3
VCOMPRESSPD (M128, K, XMM)/[≤10;≤16]
VCOMPRESSPD (M128, XMM)/[≤8;≤10]
VCOMPRESSPD (M256, K, YMM)/[≤10;≤16]
VCOMPRESSPD (M256, YMM)/[≤8;≤10]
VCOMPRESSPD (M512, K, ZMM)/[≤10;≤16]
VCOMPRESSPD (M512, ZMM)/[≤8;≤10]
VCOMPRESSPD (XMM, K, XMM)/[3;6]
VCOMPRESSPD (YMM, K, YMM)/[3;6]
VCOMPRESSPD (ZMM, K, ZMM)/[3;6]
VCOMPRESSPD_Z (XMM, K, XMM)/[5;6]
VCOMPRESSPD_Z (YMM, K, YMM)/[5;6]
VCOMPRESSPD_Z (ZMM, K, ZMM)/[5;6]
VCOMPRESSPS (M128, K, XMM)/[≤10;≤16]
VCOMPRESSPS (M128, XMM)/[≤8;≤10]
VCOMPRESSPS (M256, K, YMM)/[≤10;≤16]
VCOMPRESSPS (M256, YMM)/[≤8;≤10]
VCOMPRESSPS (M512, K, ZMM)/[≤10;≤16]
VCOMPRESSPS (M512, ZMM)/[≤8;≤10]
VCOMPRESSPS (XMM, K, XMM)/[3;6]
VCOMPRESSPS (YMM, K, YMM)/[3;6]
VCOMPRESSPS (ZMM, K, ZMM)/[3;6]
VCOMPRESSPS_Z (XMM, K, XMM)/[5;6]
VCOMPRESSPS_Z (YMM, K, YMM)/[5;6]
VCOMPRESSPS_Z (ZMM, K, ZMM)/[5;6]
VCVTDQ2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTDQ2PD (XMM, K, M64)/[4;≤11]
VCVTDQ2PD (XMM, K, XMM)/[4;5]
VCVTDQ2PD (YMM, K, M128)/[4;≤12]
VCVTDQ2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTDQ2PD (YMM, K, XMM)/[4;7]
VCVTDQ2PD (ZMM, K, M256)/[4;≤12]
VCVTDQ2PD (ZMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PD (ZMM, K, YMM)/[4;7]
VCVTDQ2PD (ZMM, M256)/[≤9;≤12]
VCVTDQ2PD (ZMM, M32_1to8)/[≤9;≤12]
VCVTDQ2PD_EVEX (XMM, M32_1to2)/[≤8;≤11]
VCVTDQ2PD_EVEX (XMM, M64)/[≤8;≤11]
VCVTDQ2PD_EVEX (YMM, M128)/[≤9;≤12]
VCVTDQ2PD_EVEX (YMM, M32_1to4)/[≤9;≤12]
VCVTDQ2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTDQ2PD_Z (XMM, K, M64)/[4;≤11]
VCVTDQ2PD_Z (XMM, K, XMM)/[4;5]
VCVTDQ2PD_Z (YMM, K, M128)/[4;≤12]
VCVTDQ2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTDQ2PD_Z (YMM, K, XMM)/[4;7]
VCVTDQ2PD_Z (ZMM, K, M256)/[4;≤12]
VCVTDQ2PD_Z (ZMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PD_Z (ZMM, K, YMM)/[4;7]
VCVTDQ2PS (XMM, K, M128)/[4;≤11]
VCVTDQ2PS (XMM, K, M32_1to4)/[4;≤11]
VCVTDQ2PS (YMM, K, M256)/[4;≤12]
VCVTDQ2PS (YMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PS (ZMM, K, M32_1to16)/[4;≤12]
VCVTDQ2PS (ZMM, K, M512)/[4;≤12]
VCVTDQ2PS (ZMM, M32_1to16)/[≤9;≤12]
VCVTDQ2PS (ZMM, M512)/[≤9;≤12]
VCVTDQ2PS_EVEX (XMM, M128)/[≤8;≤11]
VCVTDQ2PS_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTDQ2PS_EVEX (YMM, M256)/[≤9;≤12]
VCVTDQ2PS_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTDQ2PS_Z (XMM, K, M128)/[4;≤11]
VCVTDQ2PS_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTDQ2PS_Z (YMM, K, M256)/[4;≤12]
VCVTDQ2PS_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PS_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTDQ2PS_Z (ZMM, K, M512)/[4;≤12]
VCVTPD2DQ (XMM, K, M128)/[1;≤12]
VCVTPD2DQ (XMM, K, M256)/[3;≤15]
VCVTPD2DQ (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2DQ (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2DQ (XMM, K, XMM)/[1;5]
VCVTPD2DQ (XMM, K, YMM)/[3;7]
VCVTPD2DQ (YMM, K, M512)/[3;≤15]
VCVTPD2DQ (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2DQ (YMM, K, ZMM)/[3;7]
VCVTPD2DQ_ER (YMM, K, ZMM)/[3;7]
VCVTPD2DQ_EVEX (XMM, M128)/[≤9;≤12]
VCVTPD2DQ_EVEX (XMM, M256)/[≤12;≤15]
VCVTPD2DQ_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2DQ_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2DQ_EVEX (YMM, M512)/[≤12;≤15]
VCVTPD2DQ_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2DQ_Z (XMM, K, M128)/[5;≤12]
VCVTPD2DQ_Z (XMM, K, M256)/[7;≤15]
VCVTPD2DQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2DQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2DQ_Z (YMM, K, M512)/[7;≤15]
VCVTPD2DQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2PS (XMM, K, M128)/[1;≤12]
VCVTPD2PS (XMM, K, M256)/[3;≤15]
VCVTPD2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2PS (XMM, K, XMM)/[1;5]
VCVTPD2PS (XMM, K, YMM)/[3;7]
VCVTPD2PS (YMM, K, M512)/[3;≤15]
VCVTPD2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2PS (YMM, K, ZMM)/[3;7]
VCVTPD2PS_ER (YMM, K, ZMM)/[3;7]
VCVTPD2PS_EVEX (XMM, M128)/[≤9;≤12]
VCVTPD2PS_EVEX (XMM, M256)/[≤12;≤15]
VCVTPD2PS_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2PS_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2PS_EVEX (YMM, M512)/[≤12;≤15]
VCVTPD2PS_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2PS_Z (XMM, K, M128)/[5;≤12]
VCVTPD2PS_Z (XMM, K, M256)/[7;≤15]
VCVTPD2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2PS_Z (YMM, K, M512)/[7;≤15]
VCVTPD2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2QQ (XMM, K, M128)/[4;≤11]
VCVTPD2QQ (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2QQ (XMM, M128)/[≤8;≤11]
VCVTPD2QQ (XMM, M64_1to2)/[≤8;≤11]
VCVTPD2QQ (YMM, K, M256)/[4;≤12]
VCVTPD2QQ (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2QQ (YMM, M256)/[≤9;≤12]
VCVTPD2QQ (YMM, M64_1to4)/[≤9;≤12]
VCVTPD2QQ (ZMM, K, M512)/[4;≤12]
VCVTPD2QQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2QQ (ZMM, M512)/[≤9;≤12]
VCVTPD2QQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTPD2QQ_Z (XMM, K, M128)/[4;≤11]
VCVTPD2QQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2QQ_Z (YMM, K, M256)/[4;≤12]
VCVTPD2QQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2QQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPD2QQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2UDQ (XMM, K, M128)/[1;≤12]
VCVTPD2UDQ (XMM, K, M256)/[3;≤15]
VCVTPD2UDQ (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2UDQ (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2UDQ (XMM, K, XMM)/[1;5]
VCVTPD2UDQ (XMM, K, YMM)/[3;7]
VCVTPD2UDQ (XMM, M128)/[≤9;≤12]
VCVTPD2UDQ (XMM, M256)/[≤12;≤15]
VCVTPD2UDQ (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2UDQ (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2UDQ (YMM, K, M512)/[3;≤15]
VCVTPD2UDQ (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2UDQ (YMM, K, ZMM)/[3;7]
VCVTPD2UDQ (YMM, M512)/[≤12;≤15]
VCVTPD2UDQ (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2UDQ_ER (YMM, K, ZMM)/[3;7]
VCVTPD2UDQ_Z (XMM, K, M128)/[5;≤12]
VCVTPD2UDQ_Z (XMM, K, M256)/[7;≤15]
VCVTPD2UDQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2UDQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2UDQ_Z (YMM, K, M512)/[7;≤15]
VCVTPD2UDQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2UQQ (XMM, K, M128)/[4;≤11]
VCVTPD2UQQ (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2UQQ (XMM, M128)/[≤8;≤11]
VCVTPD2UQQ (XMM, M64_1to2)/[≤8;≤11]
VCVTPD2UQQ (YMM, K, M256)/[4;≤12]
VCVTPD2UQQ (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2UQQ (YMM, M256)/[≤9;≤12]
VCVTPD2UQQ (YMM, M64_1to4)/[≤9;≤12]
VCVTPD2UQQ (ZMM, K, M512)/[4;≤12]
VCVTPD2UQQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2UQQ (ZMM, M512)/[≤9;≤12]
VCVTPD2UQQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTPD2UQQ_Z (XMM, K, M128)/[4;≤11]
VCVTPD2UQQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2UQQ_Z (YMM, K, M256)/[4;≤12]
VCVTPD2UQQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2UQQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPD2UQQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTPH2PS (XMM, K, M64)/[4;≤11]
VCVTPH2PS (XMM, K, XMM)/[4;5]
VCVTPH2PS (YMM, K, M128)/[4;≤12]
VCVTPH2PS (YMM, K, XMM)/[4;7]
VCVTPH2PS (ZMM, K, M256)/[4;≤12]
VCVTPH2PS (ZMM, K, YMM)/[4;7]
VCVTPH2PS (ZMM, M256)/[≤9;≤12]
VCVTPH2PS_EVEX (XMM, M64)/[≤8;≤11]
VCVTPH2PS_EVEX (YMM, M128)/[≤9;≤12]
VCVTPH2PS_SAE (ZMM, K, YMM)/[4;7]
VCVTPH2PS_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTPH2PS_Z (XMM, K, M64)/[4;≤11]
VCVTPH2PS_Z (XMM, K, XMM)/[4;5]
VCVTPH2PS_Z (YMM, K, M128)/[4;≤12]
VCVTPH2PS_Z (YMM, K, XMM)/[4;7]
VCVTPH2PS_Z (ZMM, K, M256)/[4;≤12]
VCVTPH2PS_Z (ZMM, K, YMM)/[4;7]
VCVTPS2DQ (XMM, K, M128)/[4;≤11]
VCVTPS2DQ (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2DQ (YMM, K, M256)/[4;≤12]
VCVTPS2DQ (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2DQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2DQ (ZMM, K, M512)/[4;≤12]
VCVTPS2DQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTPS2DQ (ZMM, M512)/[≤9;≤12]
VCVTPS2DQ_EVEX (XMM, M128)/[≤8;≤11]
VCVTPS2DQ_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTPS2DQ_EVEX (YMM, M256)/[≤9;≤12]
VCVTPS2DQ_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTPS2DQ_Z (XMM, K, M128)/[4;≤11]
VCVTPS2DQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2DQ_Z (YMM, K, M256)/[4;≤12]
VCVTPS2DQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2DQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2DQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPS2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2PD (XMM, K, M64)/[4;≤11]
VCVTPS2PD (XMM, K, XMM)/[4;5]
VCVTPS2PD (YMM, K, M128)/[4;≤12]
VCVTPS2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2PD (YMM, K, XMM)/[4;7]
VCVTPS2PD (ZMM, K, M256)/[4;≤12]
VCVTPS2PD (ZMM, K, M32_1to8)/[4;≤12]
VCVTPS2PD (ZMM, K, YMM)/[4;7]
VCVTPS2PD (ZMM, M256)/[≤9;≤12]
VCVTPS2PD (ZMM, M32_1to8)/[≤9;≤12]
VCVTPS2PD_EVEX (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2PD_EVEX (XMM, M64)/[≤8;≤11]
VCVTPS2PD_EVEX (YMM, M128)/[≤9;≤12]
VCVTPS2PD_EVEX (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2PD_SAE (ZMM, K, YMM)/[4;7]
VCVTPS2PD_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTPS2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2PD_Z (XMM, K, M64)/[4;≤11]
VCVTPS2PD_Z (XMM, K, XMM)/[4;5]
VCVTPS2PD_Z (YMM, K, M128)/[4;≤12]
VCVTPS2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2PD_Z (YMM, K, XMM)/[4;7]
VCVTPS2PD_Z (ZMM, K, M256)/[4;≤12]
VCVTPS2PD_Z (ZMM, K, M32_1to8)/[4;≤12]
VCVTPS2PD_Z (ZMM, K, YMM)/[4;7]
VCVTPS2PH (M128, K, YMM, I8)/[≤10;≤15]
VCVTPS2PH (M256, K, ZMM, I8)/[≤10;≤15]
VCVTPS2PH (M256, ZMM, I8)/[≤8;≤10]
VCVTPS2PH (M64, K, XMM, I8)/[≤10;≤15]
VCVTPS2PH (XMM, K, XMM, I8)/[3;7]
VCVTPS2PH (XMM, K, YMM, I8)/[5;9]
VCVTPS2PH (YMM, K, ZMM, I8)/[5;9]
VCVTPS2PH_EVEX (M128, YMM, I8)/[≤8;≤10]
VCVTPS2PH_EVEX (M64, XMM, I8)/[≤8;≤10]
VCVTPS2PH_SAE (YMM, K, ZMM, I8)/[5;9]
VCVTPS2QQ (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2QQ (XMM, K, M64)/[4;≤11]
VCVTPS2QQ (XMM, K, XMM)/[4;5]
VCVTPS2QQ (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2QQ (XMM, M64)/[≤8;≤11]
VCVTPS2QQ (YMM, K, M128)/[4;≤12]
VCVTPS2QQ (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2QQ (YMM, K, XMM)/[4;7]
VCVTPS2QQ (YMM, M128)/[≤9;≤12]
VCVTPS2QQ (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2QQ (ZMM, K, M256)/[4;≤13]
VCVTPS2QQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTPS2QQ (ZMM, K, YMM)/[4;7]
VCVTPS2QQ (ZMM, M256)/[≤10;≤13]
VCVTPS2QQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTPS2QQ_ER (ZMM, K, YMM)/[4;7]
VCVTPS2QQ_ER_Z (ZMM, K, YMM)/[4;7]
VCVTPS2QQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2QQ_Z (XMM, K, M64)/[4;≤11]
VCVTPS2QQ_Z (XMM, K, XMM)/[4;5]
VCVTPS2QQ_Z (YMM, K, M128)/[4;≤12]
VCVTPS2QQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2QQ_Z (YMM, K, XMM)/[4;7]
VCVTPS2QQ_Z (ZMM, K, M256)/[5;≤13]
VCVTPS2QQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTPS2QQ_Z (ZMM, K, YMM)/[4;7]
VCVTPS2UDQ (XMM, K, M128)/[4;≤11]
VCVTPS2UDQ (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2UDQ (XMM, M128)/[≤8;≤11]
VCVTPS2UDQ (XMM, M32_1to4)/[≤8;≤11]
VCVTPS2UDQ (YMM, K, M256)/[4;≤12]
VCVTPS2UDQ (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2UDQ (YMM, M256)/[≤9;≤12]
VCVTPS2UDQ (YMM, M32_1to8)/[≤9;≤12]
VCVTPS2UDQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2UDQ (ZMM, K, M512)/[4;≤12]
VCVTPS2UDQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTPS2UDQ (ZMM, M512)/[≤9;≤12]
VCVTPS2UDQ_Z (XMM, K, M128)/[4;≤11]
VCVTPS2UDQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2UDQ_Z (YMM, K, M256)/[4;≤12]
VCVTPS2UDQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2UDQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2UDQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPS2UQQ (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2UQQ (XMM, K, M64)/[4;≤11]
VCVTPS2UQQ (XMM, K, XMM)/[4;5]
VCVTPS2UQQ (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2UQQ (XMM, M64)/[≤8;≤11]
VCVTPS2UQQ (YMM, K, M128)/[4;≤12]
VCVTPS2UQQ (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2UQQ (YMM, K, XMM)/[4;7]
VCVTPS2UQQ (YMM, M128)/[≤9;≤12]
VCVTPS2UQQ (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2UQQ (ZMM, K, M256)/[4;≤13]
VCVTPS2UQQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTPS2UQQ (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ (ZMM, M256)/[≤10;≤13]
VCVTPS2UQQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTPS2UQQ_ER (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ_ER_Z (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2UQQ_Z (XMM, K, M64)/[4;≤11]
VCVTPS2UQQ_Z (XMM, K, XMM)/[4;5]
VCVTPS2UQQ_Z (YMM, K, M128)/[4;≤12]
VCVTPS2UQQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2UQQ_Z (YMM, K, XMM)/[4;7]
VCVTPS2UQQ_Z (ZMM, K, M256)/[5;≤13]
VCVTPS2UQQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTPS2UQQ_Z (ZMM, K, YMM)/[4;7]
VCVTQQ2PD (XMM, K, M128)/[4;≤11]
VCVTQQ2PD (XMM, K, M64_1to2)/[4;≤11]
VCVTQQ2PD (XMM, M128)/[≤8;≤11]
VCVTQQ2PD (XMM, M64_1to2)/[≤8;≤11]
VCVTQQ2PD (YMM, K, M256)/[4;≤12]
VCVTQQ2PD (YMM, K, M64_1to4)/[4;≤12]
VCVTQQ2PD (YMM, M256)/[≤9;≤12]
VCVTQQ2PD (YMM, M64_1to4)/[≤9;≤12]
VCVTQQ2PD (ZMM, K, M512)/[4;≤12]
VCVTQQ2PD (ZMM, K, M64_1to8)/[4;≤12]
VCVTQQ2PD (ZMM, M512)/[≤9;≤12]
VCVTQQ2PD (ZMM, M64_1to8)/[≤9;≤12]
VCVTQQ2PD_Z (XMM, K, M128)/[4;≤11]
VCVTQQ2PD_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTQQ2PD_Z (YMM, K, M256)/[4;≤12]
VCVTQQ2PD_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTQQ2PD_Z (ZMM, K, M512)/[4;≤12]
VCVTQQ2PD_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTQQ2PS (XMM, K, M128)/[1;≤12]
VCVTQQ2PS (XMM, K, M256)/[3;≤15]
VCVTQQ2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTQQ2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTQQ2PS (XMM, K, XMM)/[1;5]
VCVTQQ2PS (XMM, K, YMM)/[3;7]
VCVTQQ2PS (XMM, M128)/[≤9;≤12]
VCVTQQ2PS (XMM, M256)/[≤12;≤15]
VCVTQQ2PS (XMM, M64_1to2)/[≤9;≤12]
VCVTQQ2PS (XMM, M64_1to4)/[≤12;≤15]
VCVTQQ2PS (YMM, K, M512)/[3;≤15]
VCVTQQ2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTQQ2PS (YMM, K, ZMM)/[3;7]
VCVTQQ2PS (YMM, M512)/[≤12;≤15]
VCVTQQ2PS (YMM, M64_1to8)/[≤12;≤15]
VCVTQQ2PS_ER (YMM, K, ZMM)/[3;7]
VCVTQQ2PS_Z (XMM, K, M128)/[5;≤12]
VCVTQQ2PS_Z (XMM, K, M256)/[7;≤15]
VCVTQQ2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTQQ2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTQQ2PS_Z (YMM, K, M512)/[7;≤15]
VCVTQQ2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTSD2SI_EVEX (R32, M64)/[12;≤21]
VCVTSD2SI_EVEX (R32, XMM)/≤7
VCVTSD2SI_EVEX (R64, M64)/[≤11;12]
VCVTSD2SI_EVEX (R64, XMM)/≤7
VCVTSD2SI_EVEX_ER (R32, XMM)/≤7
VCVTSD2SI_EVEX_ER (R64, XMM)/≤7
VCVTSD2SS (XMM, K, XMM, M64)/[1;≤12]
VCVTSD2SS (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_ER (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_ER_Z (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_EVEX (XMM, XMM, M64)/[1;≤12]
VCVTSD2SS_EVEX (XMM, XMM, XMM)/[1;5]
VCVTSD2SS_EVEX_ER (XMM, XMM, XMM)/[1;5]
VCVTSD2SS_Z (XMM, K, XMM, M64)/[1;≤12]
VCVTSD2SS_Z (XMM, K, XMM, XMM)/[1;5]
VCVTSD2USI (R32, M64)/[12;≤21]
VCVTSD2USI (R32, XMM)/≤7
VCVTSD2USI (R64, M64)/[≤11;12]
VCVTSD2USI (R64, XMM)/≤7
VCVTSD2USI_ER (R32, XMM)/≤7
VCVTSD2USI_ER (R64, XMM)/≤7
VCVTSI2SD_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSI2SD_EVEX (XMM, XMM, M64)/[4;≤11]
VCVTSI2SD_EVEX (XMM, XMM, R32)/[4;≤7]
VCVTSI2SD_EVEX (XMM, XMM, R64)/[4;≤7]
VCVTSI2SD_EVEX_ER (XMM, XMM, R64)/[4;≤7]
VCVTSI2SS_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSI2SS_EVEX (XMM, XMM, M64)/[1;≤12]
VCVTSI2SS_EVEX (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS_EVEX (XMM, XMM, R64)/[2;≤8]
VCVTSI2SS_EVEX_ER (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS_EVEX_ER (XMM, XMM, R64)/[2;≤8]
VCVTSS2SD (XMM, K, XMM, M32)/[4;≤11]
VCVTSS2SD (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSS2SD_EVEX (XMM, XMM, XMM)/[4;5]
VCVTSS2SD_EVEX_SAE (XMM, XMM, XMM)/[4;5]
VCVTSS2SD_SAE (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_SAE_Z (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_Z (XMM, K, XMM, M32)/[4;≤11]
VCVTSS2SD_Z (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SI_EVEX (R32, M32)/[≤11;12]
VCVTSS2SI_EVEX (R32, XMM)/≤7
VCVTSS2SI_EVEX (R64, M32)/[≤11;12]
VCVTSS2SI_EVEX (R64, XMM)/≤8
VCVTSS2SI_EVEX_ER (R32, XMM)/≤7
VCVTSS2SI_EVEX_ER (R64, XMM)/≤8
VCVTSS2USI (R32, M32)/[≤11;12]
VCVTSS2USI (R32, XMM)/≤7
VCVTSS2USI (R64, M32)/[≤11;12]
VCVTSS2USI (R64, XMM)/≤8
VCVTSS2USI_ER (R32, XMM)/≤7
VCVTSS2USI_ER (R64, XMM)/≤8
VCVTTPD2DQ (XMM, K, M128)/[1;≤12]
VCVTTPD2DQ (XMM, K, M256)/[3;≤15]
VCVTTPD2DQ (XMM, K, M64_1to2)/[1;≤12]
VCVTTPD2DQ (XMM, K, M64_1to4)/[3;≤15]
VCVTTPD2DQ (XMM, K, XMM)/[1;5]
VCVTTPD2DQ (XMM, K, YMM)/[3;7]
VCVTTPD2DQ (YMM, K, M512)/[3;≤15]
VCVTTPD2DQ (YMM, K, M64_1to8)/[3;≤15]
VCVTTPD2DQ (YMM, K, ZMM)/[3;7]
VCVTTPD2DQ_EVEX (XMM, M128)/[≤9;≤12]
VCVTTPD2DQ_EVEX (XMM, M256)/[≤12;≤15]
VCVTTPD2DQ_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTTPD2DQ_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTTPD2DQ_EVEX (YMM, M512)/[≤12;≤15]
VCVTTPD2DQ_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTTPD2DQ_SAE (YMM, K, ZMM)/[3;7]
VCVTTPD2DQ_Z (XMM, K, M128)/[5;≤12]
VCVTTPD2DQ_Z (XMM, K, M256)/[7;≤15]
VCVTTPD2DQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTTPD2DQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTTPD2DQ_Z (YMM, K, M512)/[7;≤15]
VCVTTPD2DQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTTPD2QQ (XMM, K, M128)/[4;≤11]
VCVTTPD2QQ (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2QQ (XMM, M128)/[≤8;≤11]
VCVTTPD2QQ (XMM, M64_1to2)/[≤8;≤11]
VCVTTPD2QQ (YMM, K, M256)/[4;≤12]
VCVTTPD2QQ (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2QQ (YMM, M256)/[≤9;≤12]
VCVTTPD2QQ (YMM, M64_1to4)/[≤9;≤12]
VCVTTPD2QQ (ZMM, K, M512)/[4;≤12]
VCVTTPD2QQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2QQ (ZMM, M512)/[≤9;≤12]
VCVTTPD2QQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTTPD2QQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPD2QQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2QQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPD2QQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2QQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPD2QQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2UDQ (XMM, K, M128)/[1;≤12]
VCVTTPD2UDQ (XMM, K, M256)/[3;≤15]
VCVTTPD2UDQ (XMM, K, M64_1to2)/[1;≤12]
VCVTTPD2UDQ (XMM, K, M64_1to4)/[3;≤15]
VCVTTPD2UDQ (XMM, K, XMM)/[1;5]
VCVTTPD2UDQ (XMM, K, YMM)/[3;7]
VCVTTPD2UDQ (XMM, M128)/[≤9;≤12]
VCVTTPD2UDQ (XMM, M256)/[≤12;≤15]
VCVTTPD2UDQ (XMM, M64_1to2)/[≤9;≤12]
VCVTTPD2UDQ (XMM, M64_1to4)/[≤12;≤15]
VCVTTPD2UDQ (YMM, K, M512)/[3;≤15]
VCVTTPD2UDQ (YMM, K, M64_1to8)/[3;≤15]
VCVTTPD2UDQ (YMM, K, ZMM)/[3;7]
VCVTTPD2UDQ (YMM, M512)/[≤12;≤15]
VCVTTPD2UDQ (YMM, M64_1to8)/[≤12;≤15]
VCVTTPD2UDQ_SAE (YMM, K, ZMM)/[3;7]
VCVTTPD2UDQ_Z (XMM, K, M128)/[5;≤12]
VCVTTPD2UDQ_Z (XMM, K, M256)/[7;≤15]
VCVTTPD2UDQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTTPD2UDQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTTPD2UDQ_Z (YMM, K, M512)/[7;≤15]
VCVTTPD2UDQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTTPD2UQQ (XMM, K, M128)/[4;≤11]
VCVTTPD2UQQ (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2UQQ (XMM, M128)/[≤8;≤11]
VCVTTPD2UQQ (XMM, M64_1to2)/[≤8;≤11]
VCVTTPD2UQQ (YMM, K, M256)/[4;≤12]
VCVTTPD2UQQ (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2UQQ (YMM, M256)/[≤9;≤12]
VCVTTPD2UQQ (YMM, M64_1to4)/[≤9;≤12]
VCVTTPD2UQQ (ZMM, K, M512)/[4;≤12]
VCVTTPD2UQQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2UQQ (ZMM, M512)/[≤9;≤12]
VCVTTPD2UQQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTTPD2UQQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPD2UQQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2UQQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPD2UQQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2UQQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPD2UQQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPS2DQ (XMM, K, M128)/[4;≤11]
VCVTTPS2DQ (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2DQ (YMM, K, M256)/[4;≤12]
VCVTTPS2DQ (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2DQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2DQ (ZMM, K, M512)/[4;≤12]
VCVTTPS2DQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTTPS2DQ (ZMM, M512)/[≤9;≤12]
VCVTTPS2DQ_EVEX (XMM, M128)/[≤8;≤11]
VCVTTPS2DQ_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTTPS2DQ_EVEX (YMM, M256)/[≤9;≤12]
VCVTTPS2DQ_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTTPS2DQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPS2DQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2DQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPS2DQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2DQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2DQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPS2QQ (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2QQ (XMM, K, M64)/[4;≤11]
VCVTTPS2QQ (XMM, K, XMM)/[4;5]
VCVTTPS2QQ (XMM, M32_1to2)/[≤8;≤11]
VCVTTPS2QQ (XMM, M64)/[≤8;≤11]
VCVTTPS2QQ (YMM, K, M128)/[4;≤12]
VCVTTPS2QQ (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2QQ (YMM, K, XMM)/[4;7]
VCVTTPS2QQ (YMM, M128)/[≤9;≤12]
VCVTTPS2QQ (YMM, M32_1to4)/[≤9;≤12]
VCVTTPS2QQ (ZMM, K, M256)/[4;≤13]
VCVTTPS2QQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTTPS2QQ (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ (ZMM, M256)/[≤10;≤13]
VCVTTPS2QQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTTPS2QQ_SAE (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2QQ_Z (XMM, K, M64)/[4;≤11]
VCVTTPS2QQ_Z (XMM, K, XMM)/[4;5]
VCVTTPS2QQ_Z (YMM, K, M128)/[4;≤12]
VCVTTPS2QQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2QQ_Z (YMM, K, XMM)/[4;7]
VCVTTPS2QQ_Z (ZMM, K, M256)/[5;≤13]
VCVTTPS2QQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTTPS2QQ_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2UDQ (XMM, K, M128)/[4;≤11]
VCVTTPS2UDQ (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2UDQ (XMM, M128)/[≤8;≤11]
VCVTTPS2UDQ (XMM, M32_1to4)/[≤8;≤11]
VCVTTPS2UDQ (YMM, K, M256)/[4;≤12]
VCVTTPS2UDQ (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2UDQ (YMM, M256)/[≤9;≤12]
VCVTTPS2UDQ (YMM, M32_1to8)/[≤9;≤12]
VCVTTPS2UDQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2UDQ (ZMM, K, M512)/[4;≤12]
VCVTTPS2UDQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTTPS2UDQ (ZMM, M512)/[≤9;≤12]
VCVTTPS2UDQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPS2UDQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2UDQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPS2UDQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2UDQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2UDQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPS2UQQ (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2UQQ (XMM, K, M64)/[4;≤11]
VCVTTPS2UQQ (XMM, K, XMM)/[4;5]
VCVTTPS2UQQ (XMM, M32_1to2)/[≤8;≤11]
VCVTTPS2UQQ (XMM, M64)/[≤8;≤11]
VCVTTPS2UQQ (YMM, K, M128)/[4;≤12]
VCVTTPS2UQQ (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2UQQ (YMM, K, XMM)/[4;7]
VCVTTPS2UQQ (YMM, M128)/[≤9;≤12]
VCVTTPS2UQQ (YMM, M32_1to4)/[≤9;≤12]
VCVTTPS2UQQ (ZMM, K, M256)/[4;≤13]
VCVTTPS2UQQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTTPS2UQQ (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ (ZMM, M256)/[≤10;≤13]
VCVTTPS2UQQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTTPS2UQQ_SAE (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2UQQ_Z (XMM, K, M64)/[4;≤11]
VCVTTPS2UQQ_Z (XMM, K, XMM)/[4;5]
VCVTTPS2UQQ_Z (YMM, K, M128)/[4;≤12]
VCVTTPS2UQQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2UQQ_Z (YMM, K, XMM)/[4;7]
VCVTTPS2UQQ_Z (ZMM, K, M256)/[5;≤13]
VCVTTPS2UQQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTTPS2UQQ_Z (ZMM, K, YMM)/[4;7]
VCVTTSD2SI_EVEX (R32, M64)/[12;≤21]
VCVTTSD2SI_EVEX (R32, XMM)/≤7
VCVTTSD2SI_EVEX (R64, M64)/[≤11;12]
VCVTTSD2SI_EVEX (R64, XMM)/≤7
VCVTTSD2SI_EVEX_SAE (R32, XMM)/≤7
VCVTTSD2SI_EVEX_SAE (R64, XMM)/≤7
VCVTTSD2USI (R32, M64)/[12;≤21]
VCVTTSD2USI (R32, XMM)/≤7
VCVTTSD2USI (R64, M64)/[≤11;12]
VCVTTSD2USI (R64, XMM)/≤7
VCVTTSD2USI_SAE (R32, XMM)/≤7
VCVTTSD2USI_SAE (R64, XMM)/≤7
VCVTTSS2SI_EVEX (R32, M32)/[≤11;12]
VCVTTSS2SI_EVEX (R32, XMM)/≤7
VCVTTSS2SI_EVEX (R64, M32)/[≤11;12]
VCVTTSS2SI_EVEX (R64, XMM)/≤8
VCVTTSS2SI_EVEX_SAE (R32, XMM)/≤7
VCVTTSS2SI_EVEX_SAE (R64, XMM)/≤8
VCVTTSS2USI (R32, M32)/[≤11;12]
VCVTTSS2USI (R32, XMM)/≤7
VCVTTSS2USI (R64, M32)/[≤11;12]
VCVTTSS2USI (R64, XMM)/≤8
VCVTTSS2USI_SAE (R32, XMM)/≤7
VCVTTSS2USI_SAE (R64, XMM)/≤8
VCVTUDQ2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTUDQ2PD (XMM, K, M64)/[4;≤11]
VCVTUDQ2PD (XMM, K, XMM)/[4;5]
VCVTUDQ2PD (XMM, M32_1to2)/[≤8;≤11]
VCVTUDQ2PD (XMM, M64)/[≤8;≤11]
VCVTUDQ2PD (YMM, K, M128)/[4;≤12]
VCVTUDQ2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTUDQ2PD (YMM, K, XMM)/[4;7]
VCVTUDQ2PD (YMM, M128)/[≤9;≤12]
VCVTUDQ2PD (YMM, M32_1to4)/[≤9;≤12]
VCVTUDQ2PD (ZMM, K, M256)/[4;≤12]
VCVTUDQ2PD (ZMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PD (ZMM, K, YMM)/[4;7]
VCVTUDQ2PD (ZMM, M256)/[≤9;≤12]
VCVTUDQ2PD (ZMM, M32_1to8)/[≤9;≤12]
VCVTUDQ2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTUDQ2PD_Z (XMM, K, M64)/[4;≤11]
VCVTUDQ2PD_Z (XMM, K, XMM)/[4;5]
VCVTUDQ2PD_Z (YMM, K, M128)/[4;≤12]
VCVTUDQ2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTUDQ2PD_Z (YMM, K, XMM)/[4;7]
VCVTUDQ2PD_Z (ZMM, K, M256)/[4;≤12]
VCVTUDQ2PD_Z (ZMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PD_Z (ZMM, K, YMM)/[4;7]
VCVTUDQ2PS (XMM, K, M128)/[4;≤11]
VCVTUDQ2PS (XMM, K, M32_1to4)/[4;≤11]
VCVTUDQ2PS (XMM, M128)/[≤8;≤11]
VCVTUDQ2PS (XMM, M32_1to4)/[≤8;≤11]
VCVTUDQ2PS (YMM, K, M256)/[4;≤12]
VCVTUDQ2PS (YMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PS (YMM, M256)/[≤9;≤12]
VCVTUDQ2PS (YMM, M32_1to8)/[≤9;≤12]
VCVTUDQ2PS (ZMM, K, M32_1to16)/[4;≤12]
VCVTUDQ2PS (ZMM, K, M512)/[4;≤12]
VCVTUDQ2PS (ZMM, M32_1to16)/[≤9;≤12]
VCVTUDQ2PS (ZMM, M512)/[≤9;≤12]
VCVTUDQ2PS_Z (XMM, K, M128)/[4;≤11]
VCVTUDQ2PS_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTUDQ2PS_Z (YMM, K, M256)/[4;≤12]
VCVTUDQ2PS_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PS_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTUDQ2PS_Z (ZMM, K, M512)/[4;≤12]
VCVTUQQ2PD (XMM, K, M128)/[4;≤11]
VCVTUQQ2PD (XMM, K, M64_1to2)/[4;≤11]
VCVTUQQ2PD (XMM, M128)/[≤8;≤11]
VCVTUQQ2PD (XMM, M64_1to2)/[≤8;≤11]
VCVTUQQ2PD (YMM, K, M256)/[4;≤12]
VCVTUQQ2PD (YMM, K, M64_1to4)/[4;≤12]
VCVTUQQ2PD (YMM, M256)/[≤9;≤12]
VCVTUQQ2PD (YMM, M64_1to4)/[≤9;≤12]
VCVTUQQ2PD (ZMM, K, M512)/[4;≤12]
VCVTUQQ2PD (ZMM, K, M64_1to8)/[4;≤12]
VCVTUQQ2PD (ZMM, M512)/[≤9;≤12]
VCVTUQQ2PD (ZMM, M64_1to8)/[≤9;≤12]
VCVTUQQ2PD_Z (XMM, K, M128)/[4;≤11]
VCVTUQQ2PD_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTUQQ2PD_Z (YMM, K, M256)/[4;≤12]
VCVTUQQ2PD_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTUQQ2PD_Z (ZMM, K, M512)/[4;≤12]
VCVTUQQ2PD_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTUQQ2PS (XMM, K, M128)/[1;≤12]
VCVTUQQ2PS (XMM, K, M256)/[3;≤15]
VCVTUQQ2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTUQQ2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTUQQ2PS (XMM, K, XMM)/[1;5]
VCVTUQQ2PS (XMM, K, YMM)/[3;7]
VCVTUQQ2PS (XMM, M128)/[≤9;≤12]
VCVTUQQ2PS (XMM, M256)/[≤12;≤15]
VCVTUQQ2PS (XMM, M64_1to2)/[≤9;≤12]
VCVTUQQ2PS (XMM, M64_1to4)/[≤12;≤15]
VCVTUQQ2PS (YMM, K, M512)/[3;≤15]
VCVTUQQ2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTUQQ2PS (YMM, K, ZMM)/[3;7]
VCVTUQQ2PS (YMM, M512)/[≤12;≤15]
VCVTUQQ2PS (YMM, M64_1to8)/[≤12;≤15]
VCVTUQQ2PS_ER (YMM, K, ZMM)/[3;7]
VCVTUQQ2PS_Z (XMM, K, M128)/[5;≤12]
VCVTUQQ2PS_Z (XMM, K, M256)/[7;≤15]
VCVTUQQ2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTUQQ2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTUQQ2PS_Z (YMM, K, M512)/[7;≤15]
VCVTUQQ2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTUSI2SD (XMM, XMM, M32)/[4;≤11]
VCVTUSI2SD (XMM, XMM, M64)/[4;≤11]
VCVTUSI2SD (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SD (XMM, XMM, R64)/[4;≤7]
VCVTUSI2SD_ER (XMM, XMM, R64)/[4;≤7]
VCVTUSI2SS (XMM, XMM, M32)/[4;≤11]
VCVTUSI2SS (XMM, XMM, M64)/[1;≤12]
VCVTUSI2SS (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SS (XMM, XMM, R64)/[2;≤8]
VCVTUSI2SS_ER (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SS_ER (XMM, XMM, R64)/[2;≤8]
VDBPSADBW (XMM, K, XMM, M128, I8)/[5;≤13]
VDBPSADBW (XMM, XMM, M128, I8)/[3;≤10]
VDBPSADBW (YMM, K, YMM, M256, I8)/[5;≤13]
VDBPSADBW (YMM, YMM, M256, I8)/[3;≤11]
VDBPSADBW (ZMM, K, ZMM, M512, I8)/[5;≤13]
VDBPSADBW (ZMM, ZMM, M512, I8)/[3;≤11]
VDBPSADBW_Z (XMM, K, XMM, M128, I8)/[5;≤13]
VDBPSADBW_Z (YMM, K, YMM, M256, I8)/[5;≤13]
VDBPSADBW_Z (ZMM, K, ZMM, M512, I8)/[5;≤13]
VDIVPD (XMM, K, XMM, M128)/[≤13.0;≤20]
VDIVPD (XMM, K, XMM, M64_1to2)/[≤13.0;≤20]
VDIVPD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVPD (YMM, K, YMM, M256)/[≤13.0;≤21]
VDIVPD (YMM, K, YMM, M64_1to4)/[≤13.0;≤21]
VDIVPD (YMM, K, YMM, YMM)/[≤13.0;≤14]
VDIVPD (ZMM, K, ZMM, M512)/[≤22;≤30]
VDIVPD (ZMM, K, ZMM, M64_1to8)/[≤22;≤30]
VDIVPD (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD (ZMM, ZMM, M512)/[≤22.0;≤31]
VDIVPD (ZMM, ZMM, M64_1to8)/[≤22.0;≤31]
VDIVPD (ZMM, ZMM, ZMM)/[≤22.0;≤24]
VDIVPD_ER (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_ER (ZMM, ZMM, ZMM)/[≤22.0;≤24]
VDIVPD_ER_Z (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_EVEX (XMM, XMM, M128)/[≤13.0;≤21]
VDIVPD_EVEX (XMM, XMM, M64_1to2)/[≤13.0;≤21]
VDIVPD_EVEX (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVPD_EVEX (YMM, YMM, M256)/[≤13.0;≤22]
VDIVPD_EVEX (YMM, YMM, M64_1to4)/[≤13.0;≤22]
VDIVPD_EVEX (YMM, YMM, YMM)/[≤13.0;≤16]
VDIVPD_Z (XMM, K, XMM, M128)/[≤13.0;≤20]
VDIVPD_Z (XMM, K, XMM, M64_1to2)/[≤13.0;≤20]
VDIVPD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVPD_Z (YMM, K, YMM, M256)/[≤13.0;≤21]
VDIVPD_Z (YMM, K, YMM, M64_1to4)/[≤13.0;≤21]
VDIVPD_Z (YMM, K, YMM, YMM)/[≤13.0;≤14]
VDIVPD_Z (ZMM, K, ZMM, M512)/[≤22;≤30]
VDIVPD_Z (ZMM, K, ZMM, M64_1to8)/[≤22;≤30]
VDIVPD_Z (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPS (XMM, K, XMM, M128)/[≤11.0;≤18]
VDIVPS (XMM, K, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVPS (YMM, K, YMM, M256)/[≤11.0;≤19]
VDIVPS (YMM, K, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS (YMM, K, YMM, YMM)/[≤11.0;≤12]
VDIVPS (ZMM, K, ZMM, M32_1to16)/[≤17;≤25]
VDIVPS (ZMM, K, ZMM, M512)/[≤17;≤25]
VDIVPS (ZMM, K, ZMM, ZMM)/[≤17.0;≤18]
VDIVPS (ZMM, ZMM, M32_1to16)/[≤17;≤25]
VDIVPS (ZMM, ZMM, M512)/[≤17;≤25]
VDIVPS (ZMM, ZMM, ZMM)/[≤17.0;≤18]
VDIVPS_ER (ZMM, K, ZMM, ZMM)/[≤17.0;≤18]
VDIVPS_ER (ZMM, ZMM, ZMM)/[≤17.0;≤18]
VDIVPS_ER_Z (ZMM, K, ZMM, ZMM)/[≤17.0;≤18]
VDIVPS_EVEX (XMM, XMM, M128)/[≤11.0;≤18]
VDIVPS_EVEX (XMM, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS_EVEX (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVPS_EVEX (YMM, YMM, M256)/[≤11.0;≤19]
VDIVPS_EVEX (YMM, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS_EVEX (YMM, YMM, YMM)/[≤11.0;≤12]
VDIVPS_Z (XMM, K, XMM, M128)/[≤11.0;≤18]
VDIVPS_Z (XMM, K, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVPS_Z (YMM, K, YMM, M256)/[≤11.0;≤19]
VDIVPS_Z (YMM, K, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS_Z (YMM, K, YMM, YMM)/[≤11.0;≤12]
VDIVPS_Z (ZMM, K, ZMM, M32_1to16)/[≤17;≤25]
VDIVPS_Z (ZMM, K, ZMM, M512)/[≤17;≤25]
VDIVPS_Z (ZMM, K, ZMM, ZMM)/[≤17.0;≤18]
VDIVSD (XMM, K, XMM, M64)/[≤13.0;≤20]
VDIVSD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_ER (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_ER_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_EVEX (XMM, XMM, M64)/[≤13.0;≤21]
VDIVSD_EVEX (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSD_EVEX_ER (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSD_Z (XMM, K, XMM, M64)/[≤13.0;≤20]
VDIVSD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSS (XMM, K, XMM, M32)/[≤11.0;≤18]
VDIVSS (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_ER (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_ER_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_EVEX (XMM, XMM, M32)/[≤11.0;≤18]
VDIVSS_EVEX (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVSS_EVEX_ER (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVSS_Z (XMM, K, XMM, M32)/[≤11.0;≤18]
VDIVSS_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VEXPANDPD (XMM, K, M128)/[3;≤10]
VEXPANDPD (XMM, K, XMM)/[3;6]
VEXPANDPD (XMM, M128)/[≤10;≤11]
VEXPANDPD (YMM, K, M256)/[3;≤11]
VEXPANDPD (YMM, K, YMM)/[3;6]
VEXPANDPD (YMM, M256)/[≤9;≤11]
VEXPANDPD (ZMM, K, M512)/[3;≤11]
VEXPANDPD (ZMM, K, ZMM)/[3;6]
VEXPANDPD (ZMM, M512)/[≤10;≤11]
VEXPANDPD_Z (XMM, K, M128)/[6;≤11]
VEXPANDPD_Z (XMM, K, XMM)/[5;6]
VEXPANDPD_Z (YMM, K, M256)/[6;≤11]
VEXPANDPD_Z (YMM, K, YMM)/[5;6]
VEXPANDPD_Z (ZMM, K, M512)/[6;≤11]
VEXPANDPD_Z (ZMM, K, ZMM)/[5;6]
VEXPANDPS (XMM, K, M128)/[3;≤10]
VEXPANDPS (XMM, K, XMM)/[3;6]
VEXPANDPS (XMM, M128)/[≤10;≤11]
VEXPANDPS (YMM, K, M256)/[3;≤11]
VEXPANDPS (YMM, K, YMM)/[3;6]
VEXPANDPS (YMM, M256)/[≤9;≤11]
VEXPANDPS (ZMM, K, M512)/[3;≤11]
VEXPANDPS (ZMM, K, ZMM)/[3;6]
VEXPANDPS (ZMM, M512)/[≤10;≤11]
VEXPANDPS_Z (XMM, K, M128)/[6;≤10]
VEXPANDPS_Z (XMM, K, XMM)/[5;6]
VEXPANDPS_Z (YMM, K, M256)/[6;≤11]
VEXPANDPS_Z (YMM, K, YMM)/[5;6]
VEXPANDPS_Z (ZMM, K, M512)/[6;≤11]
VEXPANDPS_Z (ZMM, K, ZMM)/[5;6]
VEXTRACTF32X4 (M128, K, YMM, I8)/[≤10;≤11]
VEXTRACTF32X4 (M128, K, ZMM, I8)/[≤10;≤11]
VEXTRACTF32X4 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTF32X4 (M128, ZMM, I8)/[≤4;≤10]
VEXTRACTF32X8 (M256, K, ZMM, I8)/[≤10;≤11]
VEXTRACTF32X8 (M256, ZMM, I8)/[≤4;≤10]
VEXTRACTF64X2 (M128, K, YMM, I8)/[≤10;≤11]
VEXTRACTF64X2 (M128, K, ZMM, I8)/[≤10;≤11]
VEXTRACTF64X2 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTF64X2 (M128, ZMM, I8)/[≤4;≤10]
VEXTRACTF64X4 (M256, K, ZMM, I8)/[≤10;≤11]
VEXTRACTF64X4 (M256, ZMM, I8)/[≤4;≤10]
VEXTRACTI32X4 (M128, K, YMM, I8)/[≤10;≤11]
VEXTRACTI32X4 (M128, K, ZMM, I8)/[≤10;≤11]
VEXTRACTI32X4 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTI32X4 (M128, ZMM, I8)/[≤4;≤10]
VEXTRACTI32X8 (M256, K, ZMM, I8)/[≤10;≤11]
VEXTRACTI32X8 (M256, ZMM, I8)/[≤4;≤10]
VEXTRACTI64X2 (M128, K, YMM, I8)/[≤10;≤11]
VEXTRACTI64X2 (M128, K, ZMM, I8)/[≤10;≤11]
VEXTRACTI64X2 (M128, YMM, I8)/[≤4;≤10]
VEXTRACTI64X2 (M128, ZMM, I8)/[≤4;≤10]
VEXTRACTI64X4 (M256, K, ZMM, I8)/[≤10;≤11]
VEXTRACTI64X4 (M256, ZMM, I8)/[≤4;≤10]
VEXTRACTPS_EVEX (M32, XMM, I8)/[≤5;≤10]
VEXTRACTPS_EVEX (R32, XMM, I8)/≤4
VFIXUPIMMPD (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD (XMM, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD (XMM, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD (YMM, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD (YMM, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPD_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD_Z (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD_Z (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPS (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS (XMM, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS (XMM, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS (YMM, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS (YMM, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPS_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS_Z (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS_Z (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMSD (XMM, K, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSD (XMM, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSS (XMM, K, XMM, M32, I8)/[4;≤11]
VFIXUPIMMSS (XMM, XMM, M32, I8)/[4;≤11]
VFIXUPIMMSS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VFMADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD132SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD213SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD231SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADDSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB132SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB213SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB231SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUBADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD132SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD213SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD231SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB132SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB213SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB231SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VGATHERDPD (XMM, K, VSIB_XMM)/[1;17]
VGATHERDPD (YMM, K, VSIB_XMM)/[1;19]
VGATHERDPD (ZMM, K, VSIB_YMM)/[1;21]
VGATHERDPS (XMM, K, VSIB_XMM)/[1;19]
VGATHERDPS (YMM, K, VSIB_YMM)/[1;21]
VGATHERDPS (ZMM, K, VSIB_ZMM)/[1;25]
VGATHERQPD (XMM, K, VSIB_XMM)/[1;17]
VGATHERQPD (YMM, K, VSIB_YMM)/[1;19]
VGATHERQPD (ZMM, K, VSIB_ZMM)/[1;21]
VGATHERQPS (XMM, K, VSIB_XMM)/[1;17]
VGATHERQPS (XMM, K, VSIB_YMM)/[1;19]
VGATHERQPS (YMM, K, VSIB_ZMM)/[1;21]
VGETEXPPD (XMM, K, M128)/[4;≤11]
VGETEXPPD (XMM, K, M64_1to2)/[4;≤11]
VGETEXPPD (XMM, M128)/[≤8;≤11]
VGETEXPPD (XMM, M64_1to2)/[≤8;≤11]
VGETEXPPD (YMM, K, M256)/[4;≤12]
VGETEXPPD (YMM, K, M64_1to4)/[4;≤12]
VGETEXPPD (YMM, M256)/[≤9;≤12]
VGETEXPPD (YMM, M64_1to4)/[≤9;≤12]
VGETEXPPD (ZMM, K, M512)/[4;≤12]
VGETEXPPD (ZMM, K, M64_1to8)/[4;≤12]
VGETEXPPD (ZMM, M512)/[≤9;≤12]
VGETEXPPD (ZMM, M64_1to8)/[≤9;≤12]
VGETEXPPD_Z (XMM, K, M128)/[4;≤11]
VGETEXPPD_Z (XMM, K, M64_1to2)/[4;≤11]
VGETEXPPD_Z (YMM, K, M256)/[4;≤12]
VGETEXPPD_Z (YMM, K, M64_1to4)/[4;≤12]
VGETEXPPD_Z (ZMM, K, M512)/[4;≤12]
VGETEXPPD_Z (ZMM, K, M64_1to8)/[4;≤12]
VGETEXPPS (XMM, K, M128)/[4;≤11]
VGETEXPPS (XMM, K, M32_1to4)/[4;≤11]
VGETEXPPS (XMM, M128)/[≤8;≤11]
VGETEXPPS (XMM, M32_1to4)/[≤8;≤11]
VGETEXPPS (YMM, K, M256)/[4;≤12]
VGETEXPPS (YMM, K, M32_1to8)/[4;≤12]
VGETEXPPS (YMM, M256)/[≤9;≤12]
VGETEXPPS (YMM, M32_1to8)/[≤9;≤12]
VGETEXPPS (ZMM, K, M32_1to16)/[4;≤12]
VGETEXPPS (ZMM, K, M512)/[4;≤12]
VGETEXPPS (ZMM, M32_1to16)/[≤9;≤12]
VGETEXPPS (ZMM, M512)/[≤9;≤12]
VGETEXPPS_Z (XMM, K, M128)/[4;≤11]
VGETEXPPS_Z (XMM, K, M32_1to4)/[4;≤11]
VGETEXPPS_Z (YMM, K, M256)/[4;≤12]
VGETEXPPS_Z (YMM, K, M32_1to8)/[4;≤12]
VGETEXPPS_Z (ZMM, K, M32_1to16)/[4;≤12]
VGETEXPPS_Z (ZMM, K, M512)/[4;≤12]
VGETEXPSD (XMM, K, XMM, M64)/[4;≤11]
VGETEXPSD (XMM, XMM, M64)/[4;≤11]
VGETEXPSD_Z (XMM, K, XMM, M64)/[4;≤11]
VGETEXPSS (XMM, K, XMM, M32)/[4;≤11]
VGETEXPSS (XMM, XMM, M32)/[4;≤11]
VGETEXPSS_Z (XMM, K, XMM, M32)/[4;≤11]
VGETMANTPD (XMM, K, M128, I8)/[4;≤11]
VGETMANTPD (XMM, K, M64_1to2, I8)/[4;≤11]
VGETMANTPD (XMM, M128, I8)/[≤8;≤11]
VGETMANTPD (XMM, M64_1to2, I8)/[≤8;≤11]
VGETMANTPD (YMM, K, M256, I8)/[4;≤12]
VGETMANTPD (YMM, K, M64_1to4, I8)/[4;≤12]
VGETMANTPD (YMM, M256, I8)/[≤9;≤12]
VGETMANTPD (YMM, M64_1to4, I8)/[≤9;≤12]
VGETMANTPD (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPD (ZMM, K, M64_1to8, I8)/[4;≤12]
VGETMANTPD (ZMM, M512, I8)/[≤9;≤12]
VGETMANTPD (ZMM, M64_1to8, I8)/[≤9;≤12]
VGETMANTPD_Z (XMM, K, M128, I8)/[4;≤11]
VGETMANTPD_Z (XMM, K, M64_1to2, I8)/[4;≤11]
VGETMANTPD_Z (YMM, K, M256, I8)/[4;≤12]
VGETMANTPD_Z (YMM, K, M64_1to4, I8)/[4;≤12]
VGETMANTPD_Z (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPD_Z (ZMM, K, M64_1to8, I8)/[4;≤12]
VGETMANTPS (XMM, K, M128, I8)/[4;≤11]
VGETMANTPS (XMM, K, M32_1to4, I8)/[4;≤11]
VGETMANTPS (XMM, M128, I8)/[≤8;≤11]
VGETMANTPS (XMM, M32_1to4, I8)/[≤8;≤11]
VGETMANTPS (YMM, K, M256, I8)/[4;≤12]
VGETMANTPS (YMM, K, M32_1to8, I8)/[4;≤12]
VGETMANTPS (YMM, M256, I8)/[≤9;≤12]
VGETMANTPS (YMM, M32_1to8, I8)/[≤9;≤12]
VGETMANTPS (ZMM, K, M32_1to16, I8)/[4;≤12]
VGETMANTPS (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPS (ZMM, M32_1to16, I8)/[≤9;≤12]
VGETMANTPS (ZMM, M512, I8)/[≤9;≤12]
VGETMANTPS_Z (XMM, K, M128, I8)/[4;≤11]
VGETMANTPS_Z (XMM, K, M32_1to4, I8)/[4;≤11]
VGETMANTPS_Z (YMM, K, M256, I8)/[4;≤12]
VGETMANTPS_Z (YMM, K, M32_1to8, I8)/[4;≤12]
VGETMANTPS_Z (ZMM, K, M32_1to16, I8)/[4;≤12]
VGETMANTPS_Z (ZMM, K, M512, I8)/[4;≤12]
VGETMANTSD (XMM, K, XMM, M64, I8)/[4;≤11]
VGETMANTSD (XMM, XMM, M64, I8)/[4;≤11]
VGETMANTSD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VGETMANTSS (XMM, K, XMM, M32, I8)/[4;≤11]
VGETMANTSS (XMM, XMM, M32, I8)/[4;≤11]
VGETMANTSS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VINSERTF32X4 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF32X4 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTF32X4 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF32X4 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTF32X4_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF32X4_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF32X8 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF32X8 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTF32X8_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF64X2 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF64X2 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTF64X2 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF64X2 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTF64X2_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF64X2_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF64X4 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF64X4 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTF64X4_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI32X4 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI32X4 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTI32X4 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI32X4 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTI32X4_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI32X4_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI32X8 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI32X8 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTI32X8_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI64X2 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI64X2 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTI64X2 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI64X2 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTI64X2_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI64X2_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI64X4 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI64X4 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTI64X4_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTPS_EVEX (XMM, XMM, M32, I8)/[1;≤8]
VMAXPD (XMM, K, XMM, M128)/[4;≤11]
VMAXPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMAXPD (YMM, K, YMM, M256)/[4;≤12]
VMAXPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMAXPD (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMAXPD (ZMM, ZMM, M512)/[4;≤12]
VMAXPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMAXPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMAXPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMAXPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMAXPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMAXPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMAXPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMAXPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMAXPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMAXPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMAXPS (XMM, K, XMM, M128)/[4;≤11]
VMAXPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMAXPS (YMM, K, YMM, M256)/[4;≤12]
VMAXPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMAXPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMAXPS (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMAXPS (ZMM, ZMM, M512)/[4;≤12]
VMAXPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMAXPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMAXPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMAXPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMAXPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMAXPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMAXPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMAXPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMAXPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMAXPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMAXSD (XMM, K, XMM, M64)/[4;≤11]
VMAXSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMAXSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMAXSS (XMM, K, XMM, M32)/[4;≤11]
VMAXSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMAXSS_Z (XMM, K, XMM, M32)/[4;≤11]
VMINPD (XMM, K, XMM, M128)/[4;≤11]
VMINPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMINPD (YMM, K, YMM, M256)/[4;≤12]
VMINPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMINPD (ZMM, K, ZMM, M512)/[4;≤12]
VMINPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMINPD (ZMM, ZMM, M512)/[4;≤12]
VMINPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMINPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMINPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMINPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMINPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMINPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMINPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMINPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMINPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMINPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMINPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMINPS (XMM, K, XMM, M128)/[4;≤11]
VMINPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMINPS (YMM, K, YMM, M256)/[4;≤12]
VMINPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMINPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMINPS (ZMM, K, ZMM, M512)/[4;≤12]
VMINPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMINPS (ZMM, ZMM, M512)/[4;≤12]
VMINPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMINPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMINPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMINPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMINPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMINPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMINPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMINPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMINPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMINPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMINSD (XMM, K, XMM, M64)/[4;≤11]
VMINSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMINSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMINSS (XMM, K, XMM, M32)/[4;≤11]
VMINSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMINSS_Z (XMM, K, XMM, M32)/[4;≤11]
VMOVAPD (M128, K, XMM)/[≤10;≤11]
VMOVAPD (M256, K, YMM)/[≤10;≤11]
VMOVAPD (M512, K, ZMM)/[≤10;≤11]
VMOVAPD (M512, ZMM)/[≤4;≤10]
VMOVAPD (XMM, K, M128)/[1;≤8]
VMOVAPD (YMM, K, M256)/[1;≤9]
VMOVAPD (ZMM, K, M512)/[1;≤9]
VMOVAPD (ZMM, M512)/[≤5;≤8]
VMOVAPD (ZMM, ZMM)/[0;1]
VMOVAPD_EVEX (M128, XMM)/[≤4;≤10]
VMOVAPD_EVEX (M256, YMM)/[≤4;≤10]
VMOVAPD_EVEX (XMM, M128)/[≤4;≤7]
VMOVAPD_EVEX (XMM, XMM)/[0;1]
VMOVAPD_EVEX (YMM, M256)/[≤5;≤8]
VMOVAPD_EVEX (YMM, YMM)/[0;1]
VMOVAPD_Z (XMM, K, M128)/[1;≤8]
VMOVAPD_Z (YMM, K, M256)/[1;≤9]
VMOVAPD_Z (ZMM, K, M512)/[1;≤9]
VMOVAPS (M128, K, XMM)/[≤10;≤11]
VMOVAPS (M256, K, YMM)/[≤10;≤11]
VMOVAPS (M512, K, ZMM)/[≤10;≤11]
VMOVAPS (M512, ZMM)/[≤4;≤10]
VMOVAPS (XMM, K, M128)/[1;≤8]
VMOVAPS (YMM, K, M256)/[1;≤9]
VMOVAPS (ZMM, K, M512)/[1;≤9]
VMOVAPS (ZMM, M512)/[≤5;≤8]
VMOVAPS (ZMM, ZMM)/[0;1]
VMOVAPS_EVEX (M128, XMM)/[≤4;≤10]
VMOVAPS_EVEX (M256, YMM)/[≤4;≤10]
VMOVAPS_EVEX (XMM, M128)/[≤4;≤7]
VMOVAPS_EVEX (XMM, XMM)/[0;1]
VMOVAPS_EVEX (YMM, M256)/[≤5;≤8]
VMOVAPS_EVEX (YMM, YMM)/[0;1]
VMOVAPS_Z (XMM, K, M128)/[1;≤8]
VMOVAPS_Z (YMM, K, M256)/[1;≤9]
VMOVAPS_Z (ZMM, K, M512)/[1;≤9]
VMOVD_EVEX (M32, XMM)/[≤4;≤10]
VMOVD_EVEX (R32, XMM)/≤3
VMOVD_EVEX (XMM, M32)/[≤4;≤7]
VMOVD_EVEX (XMM, R32)/≤3
VMOVDDUP (XMM, K, M64)/[1;≤8]
VMOVDDUP (YMM, K, M256)/[1;≤9]
VMOVDDUP (ZMM, K, M512)/[1;≤9]
VMOVDDUP (ZMM, M512)/[≤5;≤8]
VMOVDDUP_EVEX (XMM, M64)/[≤4;≤7]
VMOVDDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVDDUP_Z (XMM, K, M64)/[1;≤8]
VMOVDDUP_Z (YMM, K, M256)/[1;≤9]
VMOVDDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVDQA32 (M128, K, XMM)/[≤10;≤11]
VMOVDQA32 (M128, XMM)/[≤4;≤10]
VMOVDQA32 (M256, K, YMM)/[≤10;≤11]
VMOVDQA32 (M256, YMM)/[≤4;≤10]
VMOVDQA32 (M512, K, ZMM)/[≤10;≤11]
VMOVDQA32 (M512, ZMM)/[≤4;≤10]
VMOVDQA32 (XMM, K, M128)/[1;≤8]
VMOVDQA32 (XMM, M128)/[≤4;≤7]
VMOVDQA32 (XMM, XMM)/[0;1]
VMOVDQA32 (YMM, K, M256)/[1;≤9]
VMOVDQA32 (YMM, M256)/[≤5;≤8]
VMOVDQA32 (YMM, YMM)/[0;1]
VMOVDQA32 (ZMM, K, M512)/[1;≤9]
VMOVDQA32 (ZMM, M512)/[≤5;≤8]
VMOVDQA32 (ZMM, ZMM)/[0;1]
VMOVDQA32_Z (XMM, K, M128)/[1;≤8]
VMOVDQA32_Z (YMM, K, M256)/[1;≤9]
VMOVDQA32_Z (ZMM, K, M512)/[1;≤9]
VMOVDQA64 (M128, K, XMM)/[≤10;≤11]
VMOVDQA64 (M128, XMM)/[≤4;≤10]
VMOVDQA64 (M256, K, YMM)/[≤10;≤11]
VMOVDQA64 (M256, YMM)/[≤4;≤10]
VMOVDQA64 (M512, K, ZMM)/[≤10;≤11]
VMOVDQA64 (M512, ZMM)/[≤4;≤10]
VMOVDQA64 (XMM, K, M128)/[1;≤8]
VMOVDQA64 (XMM, M128)/[≤4;≤7]
VMOVDQA64 (XMM, XMM)/[0;1]
VMOVDQA64 (YMM, K, M256)/[1;≤9]
VMOVDQA64 (YMM, M256)/[≤5;≤8]
VMOVDQA64 (YMM, YMM)/[0;1]
VMOVDQA64 (ZMM, K, M512)/[1;≤9]
VMOVDQA64 (ZMM, M512)/[≤5;≤8]
VMOVDQA64 (ZMM, ZMM)/[0;1]
VMOVDQA64_Z (XMM, K, M128)/[1;≤8]
VMOVDQA64_Z (YMM, K, M256)/[1;≤9]
VMOVDQA64_Z (ZMM, K, M512)/[1;≤9]
VMOVDQU16 (M128, K, XMM)/[≤10;≤11]
VMOVDQU16 (M128, XMM)/[≤4;≤10]
VMOVDQU16 (M256, K, YMM)/[≤10;≤11]
VMOVDQU16 (M256, YMM)/[≤4;≤10]
VMOVDQU16 (M512, K, ZMM)/[≤10;≤11]
VMOVDQU16 (M512, ZMM)/[≤4;≤10]
VMOVDQU16 (XMM, K, M128)/[3;≤11]
VMOVDQU16 (XMM, M128)/[≤4;≤7]
VMOVDQU16 (XMM, XMM)/[0;1]
VMOVDQU16 (YMM, K, M256)/[3;≤11]
VMOVDQU16 (YMM, M256)/[≤5;≤8]
VMOVDQU16 (YMM, YMM)/[0;1]
VMOVDQU16 (ZMM, K, M512)/[3;≤11]
VMOVDQU16 (ZMM, M512)/[≤5;≤8]
VMOVDQU16 (ZMM, ZMM)/[0;1]
VMOVDQU16_Z (XMM, K, M128)/[3;≤11]
VMOVDQU16_Z (YMM, K, M256)/[3;≤11]
VMOVDQU16_Z (ZMM, K, M512)/[3;≤11]
VMOVDQU32 (M128, K, XMM)/[≤10;≤11]
VMOVDQU32 (M128, XMM)/[≤4;≤10]
VMOVDQU32 (M256, K, YMM)/[≤10;≤11]
VMOVDQU32 (M256, YMM)/[≤4;≤10]
VMOVDQU32 (M512, K, ZMM)/[≤10;≤11]
VMOVDQU32 (M512, ZMM)/[≤4;≤10]
VMOVDQU32 (XMM, K, M128)/[1;≤8]
VMOVDQU32 (XMM, M128)/[≤4;≤7]
VMOVDQU32 (XMM, XMM)/[0;1]
VMOVDQU32 (YMM, K, M256)/[1;≤9]
VMOVDQU32 (YMM, M256)/[≤5;≤8]
VMOVDQU32 (YMM, YMM)/[0;1]
VMOVDQU32 (ZMM, K, M512)/[1;≤9]
VMOVDQU32 (ZMM, M512)/[≤5;≤8]
VMOVDQU32 (ZMM, ZMM)/[0;1]
VMOVDQU32_Z (XMM, K, M128)/[1;≤8]
VMOVDQU32_Z (YMM, K, M256)/[1;≤9]
VMOVDQU32_Z (ZMM, K, M512)/[1;≤9]
VMOVDQU64 (M128, K, XMM)/[≤10;≤11]
VMOVDQU64 (M128, XMM)/[≤4;≤10]
VMOVDQU64 (M256, K, YMM)/[≤10;≤11]
VMOVDQU64 (M256, YMM)/[≤4;≤10]
VMOVDQU64 (M512, K, ZMM)/[≤10;≤11]
VMOVDQU64 (M512, ZMM)/[≤4;≤10]
VMOVDQU64 (XMM, K, M128)/[1;≤8]
VMOVDQU64 (XMM, M128)/[≤4;≤7]
VMOVDQU64 (XMM, XMM)/[0;1]
VMOVDQU64 (YMM, K, M256)/[1;≤9]
VMOVDQU64 (YMM, M256)/[≤5;≤8]
VMOVDQU64 (YMM, YMM)/[0;1]
VMOVDQU64 (ZMM, K, M512)/[1;≤9]
VMOVDQU64 (ZMM, M512)/[≤5;≤8]
VMOVDQU64 (ZMM, ZMM)/[0;1]
VMOVDQU64_Z (XMM, K, M128)/[1;≤8]
VMOVDQU64_Z (YMM, K, M256)/[1;≤9]
VMOVDQU64_Z (ZMM, K, M512)/[1;≤9]
VMOVDQU8 (M128, K, XMM)/[≤10;≤11]
VMOVDQU8 (M128, XMM)/[≤4;≤10]
VMOVDQU8 (M256, K, YMM)/[≤10;≤11]
VMOVDQU8 (M256, YMM)/[≤4;≤10]
VMOVDQU8 (M512, K, ZMM)/[≤10;≤11]
VMOVDQU8 (M512, ZMM)/[≤4;≤10]
VMOVDQU8 (XMM, K, M128)/[3;≤11]
VMOVDQU8 (XMM, M128)/[≤4;≤7]
VMOVDQU8 (XMM, XMM)/[0;1]
VMOVDQU8 (YMM, K, M256)/[3;≤11]
VMOVDQU8 (YMM, M256)/[≤5;≤8]
VMOVDQU8 (YMM, YMM)/[0;1]
VMOVDQU8 (ZMM, K, M512)/[3;≤11]
VMOVDQU8 (ZMM, M512)/[≤5;≤8]
VMOVDQU8 (ZMM, ZMM)/[0;1]
VMOVDQU8_Z (XMM, K, M128)/[3;≤11]
VMOVDQU8_Z (YMM, K, M256)/[3;≤11]
VMOVDQU8_Z (ZMM, K, M512)/[3;≤11]
VMOVHPD_EVEX (M64, XMM)/[≤4;≤10]
VMOVHPD_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVHPS_EVEX (M64, XMM)/[≤4;≤10]
VMOVHPS_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVLPD_EVEX (M64, XMM)/[≤4;≤10]
VMOVLPD_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVLPS_EVEX (M64, XMM)/[≤4;≤10]
VMOVLPS_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVNTDQ (M512, ZMM)/[≤242;≤251]
VMOVNTDQ_EVEX (M128, XMM)/[≤338;≤345]
VMOVNTDQ_EVEX (M256, YMM)/[≤339;≤345]
VMOVNTDQA (ZMM, M512)/[≤5;≤8]
VMOVNTDQA_EVEX (XMM, M128)/[≤4;≤7]
VMOVNTDQA_EVEX (YMM, M256)/[≤5;≤8]
VMOVNTPD (M512, ZMM)/[≤244;≤248]
VMOVNTPD_EVEX (M128, XMM)/[≤337;≤340]
VMOVNTPD_EVEX (M256, YMM)/[≤324;≤341]
VMOVNTPS (M512, ZMM)/[≤242;≤247]
VMOVNTPS_EVEX (M128, XMM)/[≤338;≤344]
VMOVNTPS_EVEX (M256, YMM)/[≤339;≤343]
VMOVQ_EVEX (M64, XMM)/[≤4;≤10]
VMOVQ_EVEX (R64, XMM)/≤3
VMOVQ_EVEX (XMM, M64)/[≤4;≤7]
VMOVQ_EVEX (XMM, R64)/≤3
VMOVSD (M64, K, XMM)/[≤10;≤11]
VMOVSD (XMM, K, M64)/[1;≤8]
VMOVSD_EVEX (M64, XMM)/[≤4;≤10]
VMOVSD_EVEX (XMM, M64)/[≤4;≤7]
VMOVSD_Z (XMM, K, M64)/[1;≤8]
VMOVSHDUP (XMM, K, M128)/[1;≤8]
VMOVSHDUP (YMM, K, M256)/[1;≤9]
VMOVSHDUP (ZMM, K, M512)/[1;≤9]
VMOVSHDUP (ZMM, M512)/[≤5;≤8]
VMOVSHDUP_EVEX (XMM, M128)/[≤4;≤7]
VMOVSHDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVSHDUP_Z (XMM, K, M128)/[1;≤8]
VMOVSHDUP_Z (YMM, K, M256)/[1;≤9]
VMOVSHDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVSLDUP (XMM, K, M128)/[1;≤8]
VMOVSLDUP (YMM, K, M256)/[1;≤9]
VMOVSLDUP (ZMM, K, M512)/[1;≤9]
VMOVSLDUP (ZMM, M512)/[≤5;≤8]
VMOVSLDUP_EVEX (XMM, M128)/[≤4;≤7]
VMOVSLDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVSLDUP_Z (XMM, K, M128)/[1;≤8]
VMOVSLDUP_Z (YMM, K, M256)/[1;≤9]
VMOVSLDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVSS (M32, K, XMM)/[≤10;≤11]
VMOVSS (XMM, K, M32)/[1;≤8]
VMOVSS_EVEX (M32, XMM)/[≤4;≤10]
VMOVSS_EVEX (XMM, M32)/[≤4;≤7]
VMOVSS_Z (XMM, K, M32)/[1;≤8]
VMOVUPD (M128, K, XMM)/[≤10;≤11]
VMOVUPD (M256, K, YMM)/[≤10;≤11]
VMOVUPD (M512, K, ZMM)/[≤10;≤11]
VMOVUPD (M512, ZMM)/[≤4;≤10]
VMOVUPD (XMM, K, M128)/[1;≤8]
VMOVUPD (YMM, K, M256)/[1;≤9]
VMOVUPD (ZMM, K, M512)/[1;≤9]
VMOVUPD (ZMM, M512)/[≤5;≤8]
VMOVUPD (ZMM, ZMM)/[0;1]
VMOVUPD_EVEX (M128, XMM)/[≤4;≤10]
VMOVUPD_EVEX (M256, YMM)/[≤4;≤10]
VMOVUPD_EVEX (XMM, M128)/[≤4;≤7]
VMOVUPD_EVEX (XMM, XMM)/[0;1]
VMOVUPD_EVEX (YMM, M256)/[≤5;≤8]
VMOVUPD_EVEX (YMM, YMM)/[0;1]
VMOVUPD_Z (XMM, K, M128)/[1;≤8]
VMOVUPD_Z (YMM, K, M256)/[1;≤9]
VMOVUPD_Z (ZMM, K, M512)/[1;≤9]
VMOVUPS (M128, K, XMM)/[≤10;≤11]
VMOVUPS (M256, K, YMM)/[≤10;≤11]
VMOVUPS (M512, K, ZMM)/[≤10;≤11]
VMOVUPS (M512, ZMM)/[≤4;≤10]
VMOVUPS (XMM, K, M128)/[1;≤8]
VMOVUPS (YMM, K, M256)/[1;≤9]
VMOVUPS (ZMM, K, M512)/[1;≤9]
VMOVUPS (ZMM, M512)/[≤5;≤8]
VMOVUPS (ZMM, ZMM)/[0;1]
VMOVUPS_EVEX (M128, XMM)/[≤4;≤10]
VMOVUPS_EVEX (M256, YMM)/[≤4;≤10]
VMOVUPS_EVEX (XMM, M128)/[≤4;≤7]
VMOVUPS_EVEX (XMM, XMM)/[0;1]
VMOVUPS_EVEX (YMM, M256)/[≤5;≤8]
VMOVUPS_EVEX (YMM, YMM)/[0;1]
VMOVUPS_Z (XMM, K, M128)/[1;≤8]
VMOVUPS_Z (YMM, K, M256)/[1;≤9]
VMOVUPS_Z (ZMM, K, M512)/[1;≤9]
VMULPD (XMM, K, XMM, M128)/[4;≤11]
VMULPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMULPD (YMM, K, YMM, M256)/[4;≤12]
VMULPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMULPD (ZMM, K, ZMM, M512)/[4;≤12]
VMULPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMULPD (ZMM, ZMM, M512)/[4;≤12]
VMULPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMULPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMULPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMULPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMULPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMULPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMULPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMULPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMULPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMULPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMULPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMULPS (XMM, K, XMM, M128)/[4;≤11]
VMULPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMULPS (YMM, K, YMM, M256)/[4;≤12]
VMULPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMULPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMULPS (ZMM, K, ZMM, M512)/[4;≤12]
VMULPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMULPS (ZMM, ZMM, M512)/[4;≤12]
VMULPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMULPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMULPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMULPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMULPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMULPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMULPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMULPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMULPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMULPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMULSD (XMM, K, XMM, M64)/[4;≤11]
VMULSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMULSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMULSS (XMM, K, XMM, M32)/[4;≤11]
VMULSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMULSS_Z (XMM, K, XMM, M32)/[4;≤11]
VORPD (XMM, K, XMM, M128)/[1;≤8]
VORPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VORPD (YMM, K, YMM, M256)/[1;≤9]
VORPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VORPD (ZMM, K, ZMM, M512)/[1;≤9]
VORPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VORPD (ZMM, ZMM, M512)/[1;≤9]
VORPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VORPD_EVEX (XMM, XMM, M128)/[1;≤8]
VORPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VORPD_EVEX (YMM, YMM, M256)/[1;≤9]
VORPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VORPD_Z (XMM, K, XMM, M128)/[1;≤8]
VORPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VORPD_Z (YMM, K, YMM, M256)/[1;≤9]
VORPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VORPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VORPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VORPS (XMM, K, XMM, M128)/[1;≤8]
VORPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VORPS (YMM, K, YMM, M256)/[1;≤9]
VORPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VORPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VORPS (ZMM, K, ZMM, M512)/[1;≤9]
VORPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VORPS (ZMM, ZMM, M512)/[1;≤9]
VORPS_EVEX (XMM, XMM, M128)/[1;≤8]
VORPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VORPS_EVEX (YMM, YMM, M256)/[1;≤9]
VORPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VORPS_Z (XMM, K, XMM, M128)/[1;≤8]
VORPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VORPS_Z (YMM, K, YMM, M256)/[1;≤9]
VORPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VORPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VORPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPABSB (XMM, K, M128)/[3;≤11]
VPABSB (YMM, K, M256)/[3;≤11]
VPABSB (ZMM, K, M512)/[3;≤11]
VPABSB (ZMM, M512)/[≤6;≤9]
VPABSB_EVEX (XMM, M128)/[≤5;≤8]
VPABSB_EVEX (YMM, M256)/[≤6;≤9]
VPABSB_Z (XMM, K, M128)/[3;≤11]
VPABSB_Z (YMM, K, M256)/[3;≤11]
VPABSB_Z (ZMM, K, M512)/[3;≤11]
VPABSD (XMM, K, M128)/[1;≤8]
VPABSD (XMM, K, M32_1to4)/[1;≤8]
VPABSD (YMM, K, M256)/[1;≤9]
VPABSD (YMM, K, M32_1to8)/[1;≤9]
VPABSD (ZMM, K, M32_1to16)/[1;≤9]
VPABSD (ZMM, K, M512)/[1;≤9]
VPABSD (ZMM, M32_1to16)/[≤6;≤9]
VPABSD (ZMM, M512)/[≤6;≤9]
VPABSD_EVEX (XMM, M128)/[≤5;≤8]
VPABSD_EVEX (XMM, M32_1to4)/[≤5;≤8]
VPABSD_EVEX (YMM, M256)/[≤6;≤9]
VPABSD_EVEX (YMM, M32_1to8)/[≤6;≤9]
VPABSD_Z (XMM, K, M128)/[1;≤8]
VPABSD_Z (XMM, K, M32_1to4)/[1;≤8]
VPABSD_Z (YMM, K, M256)/[1;≤9]
VPABSD_Z (YMM, K, M32_1to8)/[1;≤9]
VPABSD_Z (ZMM, K, M32_1to16)/[1;≤9]
VPABSD_Z (ZMM, K, M512)/[1;≤9]
VPABSQ (XMM, K, M128)/[1;≤8]
VPABSQ (XMM, K, M64_1to2)/[1;≤8]
VPABSQ (XMM, M128)/[≤5;≤8]
VPABSQ (XMM, M64_1to2)/[≤5;≤8]
VPABSQ (YMM, K, M256)/[1;≤9]
VPABSQ (YMM, K, M64_1to4)/[1;≤9]
VPABSQ (YMM, M256)/[≤6;≤9]
VPABSQ (YMM, M64_1to4)/[≤6;≤9]
VPABSQ (ZMM, K, M512)/[1;≤9]
VPABSQ (ZMM, K, M64_1to8)/[1;≤9]
VPABSQ (ZMM, M512)/[≤6;≤9]
VPABSQ (ZMM, M64_1to8)/[≤6;≤9]
VPABSQ_Z (XMM, K, M128)/[1;≤8]
VPABSQ_Z (XMM, K, M64_1to2)/[1;≤8]
VPABSQ_Z (YMM, K, M256)/[1;≤9]
VPABSQ_Z (YMM, K, M64_1to4)/[1;≤9]
VPABSQ_Z (ZMM, K, M512)/[1;≤9]
VPABSQ_Z (ZMM, K, M64_1to8)/[1;≤9]
VPABSW (XMM, K, M128)/[3;≤11]
VPABSW (YMM, K, M256)/[3;≤11]
VPABSW (ZMM, K, M512)/[3;≤11]
VPABSW (ZMM, M512)/[≤6;≤9]
VPABSW_EVEX (XMM, M128)/[≤5;≤8]
VPABSW_EVEX (YMM, M256)/[≤6;≤9]
VPABSW_Z (XMM, K, M128)/[3;≤11]
VPABSW_Z (YMM, K, M256)/[3;≤11]
VPABSW_Z (ZMM, K, M512)/[3;≤11]
VPACKSSDW (XMM, K, XMM, M128)/[3;≤11]
VPACKSSDW (XMM, K, XMM, M32_1to4)/[3;≤11]
VPACKSSDW (YMM, K, YMM, M256)/[3;≤11]
VPACKSSDW (YMM, K, YMM, M32_1to8)/[3;≤11]
VPACKSSDW (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPACKSSDW (ZMM, K, ZMM, M512)/[3;≤11]
VPACKSSDW (ZMM, ZMM, M32_1to16)/[1;≤9]
VPACKSSDW (ZMM, ZMM, M512)/[1;≤9]
VPACKSSDW_EVEX (XMM, XMM, M128)/[1;≤8]
VPACKSSDW_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPACKSSDW_EVEX (YMM, YMM, M256)/[1;≤9]
VPACKSSDW_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPACKSSDW_Z (XMM, K, XMM, M128)/[3;≤11]
VPACKSSDW_Z (XMM, K, XMM, M32_1to4)/[3;≤11]
VPACKSSDW_Z (YMM, K, YMM, M256)/[3;≤11]
VPACKSSDW_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPACKSSDW_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPACKSSDW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPACKSSWB (XMM, K, XMM, M128)/[3;≤11]
VPACKSSWB (YMM, K, YMM, M256)/[3;≤11]
VPACKSSWB (ZMM, K, ZMM, M512)/[3;≤11]
VPACKSSWB (ZMM, ZMM, M512)/[1;≤9]
VPACKSSWB_EVEX (XMM, XMM, M128)/[1;≤8]
VPACKSSWB_EVEX (YMM, YMM, M256)/[1;≤9]
VPACKSSWB_Z (XMM, K, XMM, M128)/[3;≤11]
VPACKSSWB_Z (YMM, K, YMM, M256)/[3;≤11]
VPACKSSWB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPACKUSDW (XMM, K, XMM, M128)/[3;≤11]
VPACKUSDW (XMM, K, XMM, M32_1to4)/[3;≤11]
VPACKUSDW (YMM, K, YMM, M256)/[3;≤11]
VPACKUSDW (YMM, K, YMM, M32_1to8)/[3;≤11]
VPACKUSDW (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPACKUSDW (ZMM, K, ZMM, M512)/[3;≤11]
VPACKUSDW (ZMM, ZMM, M32_1to16)/[1;≤9]
VPACKUSDW (ZMM, ZMM, M512)/[1;≤9]
VPACKUSDW_EVEX (XMM, XMM, M128)/[1;≤8]
VPACKUSDW_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPACKUSDW_EVEX (YMM, YMM, M256)/[1;≤9]
VPACKUSDW_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPACKUSDW_Z (XMM, K, XMM, M128)/[3;≤11]
VPACKUSDW_Z (XMM, K, XMM, M32_1to4)/[3;≤11]
VPACKUSDW_Z (YMM, K, YMM, M256)/[3;≤11]
VPACKUSDW_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPACKUSDW_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPACKUSDW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPACKUSWB (XMM, K, XMM, M128)/[3;≤11]
VPACKUSWB (YMM, K, YMM, M256)/[3;≤11]
VPACKUSWB (ZMM, K, ZMM, M512)/[3;≤11]
VPACKUSWB (ZMM, ZMM, M512)/[1;≤9]
VPACKUSWB_EVEX (XMM, XMM, M128)/[1;≤8]
VPACKUSWB_EVEX (YMM, YMM, M256)/[1;≤9]
VPACKUSWB_Z (XMM, K, XMM, M128)/[3;≤11]
VPACKUSWB_Z (YMM, K, YMM, M256)/[3;≤11]
VPACKUSWB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDB (XMM, K, XMM, M128)/[3;≤11]
VPADDB (YMM, K, YMM, M256)/[3;≤11]
VPADDB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDB (ZMM, ZMM, M512)/[1;≤9]
VPADDB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDD (XMM, K, XMM, M128)/[1;≤8]
VPADDD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPADDD (YMM, K, YMM, M256)/[1;≤9]
VPADDD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPADDD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPADDD (ZMM, K, ZMM, M512)/[1;≤9]
VPADDD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPADDD (ZMM, ZMM, M512)/[1;≤9]
VPADDD_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPADDD_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPADDD_Z (XMM, K, XMM, M128)/[1;≤8]
VPADDD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPADDD_Z (YMM, K, YMM, M256)/[1;≤9]
VPADDD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPADDD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPADDD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPADDQ (XMM, K, XMM, M128)/[1;≤8]
VPADDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPADDQ (YMM, K, YMM, M256)/[1;≤9]
VPADDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPADDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPADDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPADDQ (ZMM, ZMM, M512)/[1;≤9]
VPADDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPADDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPADDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPADDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPADDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPADDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPADDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPADDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPADDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPADDSB (XMM, K, XMM, M128)/[3;≤11]
VPADDSB (YMM, K, YMM, M256)/[3;≤11]
VPADDSB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSB (ZMM, ZMM, M512)/[1;≤9]
VPADDSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSW (XMM, K, XMM, M128)/[3;≤11]
VPADDSW (YMM, K, YMM, M256)/[3;≤11]
VPADDSW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSW (ZMM, ZMM, M512)/[1;≤9]
VPADDSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSB (XMM, K, XMM, M128)/[3;≤11]
VPADDUSB (YMM, K, YMM, M256)/[3;≤11]
VPADDUSB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSB (ZMM, ZMM, M512)/[1;≤9]
VPADDUSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDUSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDUSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDUSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDUSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSW (XMM, K, XMM, M128)/[3;≤11]
VPADDUSW (YMM, K, YMM, M256)/[3;≤11]
VPADDUSW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSW (ZMM, ZMM, M512)/[1;≤9]
VPADDUSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDUSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDUSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDUSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDUSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDW (XMM, K, XMM, M128)/[3;≤11]
VPADDW (YMM, K, YMM, M256)/[3;≤11]
VPADDW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDW (ZMM, ZMM, M512)/[1;≤9]
VPADDW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPALIGNR (XMM, K, XMM, M128, I8)/[3;≤11]
VPALIGNR (YMM, K, YMM, M256, I8)/[3;≤11]
VPALIGNR (ZMM, K, ZMM, M512, I8)/[3;≤11]
VPALIGNR (ZMM, ZMM, M512, I8)/[1;≤9]
VPALIGNR_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VPALIGNR_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VPALIGNR_Z (XMM, K, XMM, M128, I8)/[3;≤11]
VPALIGNR_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VPALIGNR_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VPANDD (XMM, K, XMM, M128)/[1;≤8]
VPANDD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDD (XMM, XMM, M128)/[1;≤8]
VPANDD (XMM, XMM, M32_1to4)/[1;≤8]
VPANDD (YMM, K, YMM, M256)/[1;≤9]
VPANDD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDD (YMM, YMM, M256)/[1;≤9]
VPANDD (YMM, YMM, M32_1to8)/[1;≤9]
VPANDD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDD (ZMM, K, ZMM, M512)/[1;≤9]
VPANDD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPANDD (ZMM, ZMM, M512)/[1;≤9]
VPANDD_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDD_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDND (XMM, K, XMM, M128)/[1;≤8]
VPANDND (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDND (XMM, XMM, M128)/[1;≤8]
VPANDND (XMM, XMM, M32_1to4)/[1;≤8]
VPANDND (YMM, K, YMM, M256)/[1;≤9]
VPANDND (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDND (YMM, YMM, M256)/[1;≤9]
VPANDND (YMM, YMM, M32_1to8)/[1;≤9]
VPANDND (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDND (ZMM, K, ZMM, M512)/[1;≤9]
VPANDND (ZMM, ZMM, M32_1to16)/[1;≤9]
VPANDND (ZMM, ZMM, M512)/[1;≤9]
VPANDND_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDND_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDND_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDND_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDND_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDND_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDNQ (XMM, K, XMM, M128)/[1;≤8]
VPANDNQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDNQ (XMM, XMM, M128)/[1;≤8]
VPANDNQ (XMM, XMM, M64_1to2)/[1;≤8]
VPANDNQ (YMM, K, YMM, M256)/[1;≤9]
VPANDNQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDNQ (YMM, YMM, M256)/[1;≤9]
VPANDNQ (YMM, YMM, M64_1to4)/[1;≤9]
VPANDNQ (ZMM, K, ZMM, M512)/[1;≤9]
VPANDNQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDNQ (ZMM, ZMM, M512)/[1;≤9]
VPANDNQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPANDNQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDNQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDNQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDNQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDNQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDNQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDQ (XMM, K, XMM, M128)/[1;≤8]
VPANDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDQ (XMM, XMM, M128)/[1;≤8]
VPANDQ (XMM, XMM, M64_1to2)/[1;≤8]
VPANDQ (YMM, K, YMM, M256)/[1;≤9]
VPANDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDQ (YMM, YMM, M256)/[1;≤9]
VPANDQ (YMM, YMM, M64_1to4)/[1;≤9]
VPANDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPANDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDQ (ZMM, ZMM, M512)/[1;≤9]
VPANDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPANDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPAVGB (XMM, K, XMM, M128)/[3;≤11]
VPAVGB (YMM, K, YMM, M256)/[3;≤11]
VPAVGB (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGB (ZMM, ZMM, M512)/[1;≤9]
VPAVGB_EVEX (XMM, XMM, M128)/[1;≤8]
VPAVGB_EVEX (YMM, YMM, M256)/[1;≤9]
VPAVGB_Z (XMM, K, XMM, M128)/[3;≤11]
VPAVGB_Z (YMM, K, YMM, M256)/[3;≤11]
VPAVGB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGW (XMM, K, XMM, M128)/[3;≤11]
VPAVGW (YMM, K, YMM, M256)/[3;≤11]
VPAVGW (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGW (ZMM, ZMM, M512)/[1;≤9]
VPAVGW_EVEX (XMM, XMM, M128)/[1;≤8]
VPAVGW_EVEX (YMM, YMM, M256)/[1;≤9]
VPAVGW_Z (XMM, K, XMM, M128)/[3;≤11]
VPAVGW_Z (YMM, K, YMM, M256)/[3;≤11]
VPAVGW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPBLENDMB (XMM, K, XMM, M128)/[0;≤11]
VPBLENDMB (XMM, K, XMM, XMM)/[0;3]
VPBLENDMB (XMM, XMM, M128)/[1;≤8]
VPBLENDMB (YMM, K, YMM, M256)/[0;≤11]
VPBLENDMB (YMM, K, YMM, YMM)/[0;3]
VPBLENDMB (YMM, YMM, M256)/[1;≤9]
VPBLENDMB (ZMM, K, ZMM, M512)/[0;≤11]
VPBLENDMB (ZMM, K, ZMM, ZMM)/[0;3]
VPBLENDMB (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMB_Z (XMM, K, XMM, M128)/[3;≤11]
VPBLENDMB_Z (YMM, K, YMM, M256)/[3;≤11]
VPBLENDMB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPBLENDMD (XMM, K, XMM, M128)/[0;≤8]
VPBLENDMD (XMM, K, XMM, M32_1to4)/[0;≤8]
VPBLENDMD (XMM, K, XMM, XMM)/[0;1]
VPBLENDMD (XMM, XMM, M128)/[1;≤8]
VPBLENDMD (XMM, XMM, M32_1to4)/[1;≤8]
VPBLENDMD (YMM, K, YMM, M256)/[0;≤9]
VPBLENDMD (YMM, K, YMM, M32_1to8)/[0;≤9]
VPBLENDMD (YMM, K, YMM, YMM)/[0;1]
VPBLENDMD (YMM, YMM, M256)/[1;≤9]
VPBLENDMD (YMM, YMM, M32_1to8)/[1;≤9]
VPBLENDMD (ZMM, K, ZMM, M32_1to16)/[0;≤9]
VPBLENDMD (ZMM, K, ZMM, M512)/[0;≤9]
VPBLENDMD (ZMM, K, ZMM, ZMM)/[0;1]
VPBLENDMD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPBLENDMD (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMD_Z (XMM, K, XMM, M128)/[1;≤8]
VPBLENDMD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPBLENDMD_Z (YMM, K, YMM, M256)/[1;≤9]
VPBLENDMD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPBLENDMD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPBLENDMD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPBLENDMQ (XMM, K, XMM, M128)/[0;≤8]
VPBLENDMQ (XMM, K, XMM, M64_1to2)/[0;≤8]
VPBLENDMQ (XMM, K, XMM, XMM)/[0;1]
VPBLENDMQ (XMM, XMM, M128)/[1;≤8]
VPBLENDMQ (XMM, XMM, M64_1to2)/[1;≤8]
VPBLENDMQ (YMM, K, YMM, M256)/[0;≤9]
VPBLENDMQ (YMM, K, YMM, M64_1to4)/[0;≤9]
VPBLENDMQ (YMM, K, YMM, YMM)/[0;1]
VPBLENDMQ (YMM, YMM, M256)/[1;≤9]
VPBLENDMQ (YMM, YMM, M64_1to4)/[1;≤9]
VPBLENDMQ (ZMM, K, ZMM, M512)/[0;≤9]
VPBLENDMQ (ZMM, K, ZMM, M64_1to8)/[0;≤9]
VPBLENDMQ (ZMM, K, ZMM, ZMM)/[0;1]
VPBLENDMQ (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPBLENDMQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPBLENDMQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPBLENDMQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPBLENDMQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPBLENDMQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPBLENDMQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPBLENDMW (XMM, K, XMM, M128)/[0;≤11]
VPBLENDMW (XMM, K, XMM, XMM)/[0;3]
VPBLENDMW (XMM, XMM, M128)/[1;≤8]
VPBLENDMW (YMM, K, YMM, M256)/[0;≤11]
VPBLENDMW (YMM, K, YMM, YMM)/[0;3]
VPBLENDMW (YMM, YMM, M256)/[1;≤9]
VPBLENDMW (ZMM, K, ZMM, M512)/[0;≤11]
VPBLENDMW (ZMM, K, ZMM, ZMM)/[0;3]
VPBLENDMW (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMW_Z (XMM, K, XMM, M128)/[3;≤11]
VPBLENDMW_Z (YMM, K, YMM, M256)/[3;≤11]
VPBLENDMW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPBROADCASTB (XMM, K, M8)/[3;≤11]
VPBROADCASTB (XMM, K, R32)/[3;≤5]
VPBROADCASTB (YMM, K, M8)/[3;≤11]
VPBROADCASTB (YMM, K, R32)/[3;≤5]
VPBROADCASTB (ZMM, K, M8)/[3;≤11]
VPBROADCASTB (ZMM, K, R32)/[3;≤5]
VPBROADCASTB (ZMM, M8)/[≤6;≤9]
VPBROADCASTB (ZMM, R32)/≤5
VPBROADCASTB_EVEX (XMM, M8)/[≤5;≤8]
VPBROADCASTB_EVEX (XMM, R32)/≤5
VPBROADCASTB_EVEX (YMM, M8)/[≤6;≤9]
VPBROADCASTB_EVEX (YMM, R32)/≤5
VPBROADCASTB_Z (XMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTB_Z (YMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTB_Z (ZMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (ZMM, K, R32)/[3;≤5]
VPBROADCASTD (XMM, K, M32)/[1;≤8]
VPBROADCASTD (XMM, K, R32)/[3;≤5]
VPBROADCASTD (YMM, K, M32)/[1;≤9]
VPBROADCASTD (YMM, K, R32)/[3;≤5]
VPBROADCASTD (ZMM, K, M32)/[1;≤9]
VPBROADCASTD (ZMM, K, R32)/[3;≤5]
VPBROADCASTD (ZMM, M32)/[≤5;≤8]
VPBROADCASTD (ZMM, R32)/≤5
VPBROADCASTD_EVEX (XMM, M32)/[≤4;≤7]
VPBROADCASTD_EVEX (XMM, R32)/≤5
VPBROADCASTD_EVEX (YMM, M32)/[≤5;≤8]
VPBROADCASTD_EVEX (YMM, R32)/≤5
VPBROADCASTD_Z (XMM, K, M32)/[1;≤8]
VPBROADCASTD_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTD_Z (YMM, K, M32)/[1;≤9]
VPBROADCASTD_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTD_Z (ZMM, K, M32)/[1;≤9]
VPBROADCASTD_Z (ZMM, K, R32)/[3;≤5]
VPBROADCASTQ (XMM, K, M64)/[1;≤8]
VPBROADCASTQ (XMM, K, R64)/[3;≤5]
VPBROADCASTQ (YMM, K, M64)/[1;≤9]
VPBROADCASTQ (YMM, K, R64)/[3;≤5]
VPBROADCASTQ (ZMM, K, M64)/[1;≤9]
VPBROADCASTQ (ZMM, K, R64)/[3;≤5]
VPBROADCASTQ (ZMM, M64)/[≤5;≤8]
VPBROADCASTQ (ZMM, R64)/≤5
VPBROADCASTQ_EVEX (XMM, M64)/[≤4;≤7]
VPBROADCASTQ_EVEX (XMM, R64)/≤5
VPBROADCASTQ_EVEX (YMM, M64)/[≤5;≤8]
VPBROADCASTQ_EVEX (YMM, R64)/≤5
VPBROADCASTQ_Z (XMM, K, M64)/[1;≤8]
VPBROADCASTQ_Z (XMM, K, R64)/[3;≤5]
VPBROADCASTQ_Z (YMM, K, M64)/[1;≤9]
VPBROADCASTQ_Z (YMM, K, R64)/[3;≤5]
VPBROADCASTQ_Z (ZMM, K, M64)/[1;≤9]
VPBROADCASTQ_Z (ZMM, K, R64)/[3;≤5]
VPBROADCASTW (XMM, K, M16)/[3;≤11]
VPBROADCASTW (XMM, K, R32)/[3;≤5]
VPBROADCASTW (YMM, K, M16)/[3;≤11]
VPBROADCASTW (YMM, K, R32)/[3;≤5]
VPBROADCASTW (ZMM, K, M16)/[3;≤11]
VPBROADCASTW (ZMM, K, R32)/[3;≤5]
VPBROADCASTW (ZMM, M16)/[≤6;≤9]
VPBROADCASTW (ZMM, R32)/≤5
VPBROADCASTW_EVEX (XMM, M16)/[≤5;≤8]
VPBROADCASTW_EVEX (XMM, R32)/≤5
VPBROADCASTW_EVEX (YMM, M16)/[≤6;≤9]
VPBROADCASTW_EVEX (YMM, R32)/≤5
VPBROADCASTW_Z (XMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTW_Z (YMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTW_Z (ZMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (ZMM, K, R32)/[3;≤5]
VPCMPGTB (K, ZMM, ZMM)/[0;3]
VPCMPGTB_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTB_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTD (K, ZMM, ZMM)/[0;3]
VPCMPGTD_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTD_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTQ (K, ZMM, ZMM)/[0;3]
VPCMPGTQ_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTQ_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTW (K, ZMM, ZMM)/[0;3]
VPCMPGTW_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTW_EVEX (K, YMM, YMM)/[0;3]
VPCOMPRESSD (M128, K, XMM)/[≤10;≤16]
VPCOMPRESSD (M128, XMM)/[≤8;≤10]
VPCOMPRESSD (M256, K, YMM)/[≤10;≤16]
VPCOMPRESSD (M256, YMM)/[≤8;≤10]
VPCOMPRESSD (M512, K, ZMM)/[≤10;≤16]
VPCOMPRESSD (M512, ZMM)/[≤8;≤10]
VPCOMPRESSD (XMM, K, XMM)/[3;6]
VPCOMPRESSD (YMM, K, YMM)/[3;6]
VPCOMPRESSD (ZMM, K, ZMM)/[3;6]
VPCOMPRESSD_Z (XMM, K, XMM)/[5;6]
VPCOMPRESSD_Z (YMM, K, YMM)/[4;6]
VPCOMPRESSD_Z (ZMM, K, ZMM)/[5;6]
VPCOMPRESSQ (M128, K, XMM)/[≤10;≤16]
VPCOMPRESSQ (M128, XMM)/[≤8;≤10]
VPCOMPRESSQ (M256, K, YMM)/[≤10;≤16]
VPCOMPRESSQ (M256, YMM)/[≤8;≤10]
VPCOMPRESSQ (M512, K, ZMM)/[≤10;≤16]
VPCOMPRESSQ (M512, ZMM)/[≤8;≤10]
VPCOMPRESSQ (XMM, K, XMM)/[3;6]
VPCOMPRESSQ (YMM, K, YMM)/[3;6]
VPCOMPRESSQ (ZMM, K, ZMM)/[3;6]
VPCOMPRESSQ_Z (XMM, K, XMM)/[4;6]
VPCOMPRESSQ_Z (YMM, K, YMM)/[5;6]
VPCOMPRESSQ_Z (ZMM, K, ZMM)/[5;6]
VPCONFLICTD (XMM, K, M128)/[6;≤18]
VPCONFLICTD (XMM, K, M32_1to4)/[6;≤18]
VPCONFLICTD (XMM, K, XMM)/[6;11]
VPCONFLICTD (XMM, M128)/[≤16;≤18]
VPCONFLICTD (XMM, M32_1to4)/[≤16;≤18]
VPCONFLICTD (YMM, K, M256)/[7;≤23]
VPCONFLICTD (YMM, K, M32_1to8)/[7;≤23]
VPCONFLICTD (YMM, K, YMM)/[7;16]
VPCONFLICTD (YMM, M256)/[≤23;≤24]
VPCONFLICTD (YMM, M32_1to8)/[≤23;≤24]
VPCONFLICTD (ZMM, K, M32_1to16)/[17;≤33]
VPCONFLICTD (ZMM, K, M512)/[17;≤33]
VPCONFLICTD (ZMM, K, ZMM)/[17;26]
VPCONFLICTD (ZMM, M32_1to16)/[≤30;≤33]
VPCONFLICTD (ZMM, M512)/[≤30;≤33]
VPCONFLICTD_Z (XMM, K, M128)/[7;≤18]
VPCONFLICTD_Z (XMM, K, M32_1to4)/[7;≤18]
VPCONFLICTD_Z (XMM, K, XMM)/[7;11]
VPCONFLICTD_Z (YMM, K, M256)/[7;≤24]
VPCONFLICTD_Z (YMM, K, M32_1to8)/[7;≤24]
VPCONFLICTD_Z (YMM, K, YMM)/[7;16]
VPCONFLICTD_Z (ZMM, K, M32_1to16)/[17;≤33]
VPCONFLICTD_Z (ZMM, K, M512)/[17;≤33]
VPCONFLICTD_Z (ZMM, K, ZMM)/[17;26]
VPCONFLICTQ (XMM, K, M128)/[1;≤11]
VPCONFLICTQ (XMM, K, M64_1to2)/[1;≤11]
VPCONFLICTQ (XMM, K, XMM)/[1;4]
VPCONFLICTQ (XMM, M128)/[≤8;≤11]
VPCONFLICTQ (XMM, M64_1to2)/[≤8;≤11]
VPCONFLICTQ (YMM, K, M256)/[7;≤20]
VPCONFLICTQ (YMM, K, M64_1to4)/[7;≤20]
VPCONFLICTQ (YMM, K, YMM)/[7;13]
VPCONFLICTQ (YMM, M256)/[≤17;≤20]
VPCONFLICTQ (YMM, M64_1to4)/[≤17;≤20]
VPCONFLICTQ (ZMM, K, M512)/[10;≤24]
VPCONFLICTQ (ZMM, K, M64_1to8)/[10;≤24]
VPCONFLICTQ (ZMM, K, ZMM)/[10;17]
VPCONFLICTQ (ZMM, M512)/[≤24;≤25]
VPCONFLICTQ (ZMM, M64_1to8)/[≤24;≤25]
VPCONFLICTQ_Z (XMM, K, M128)/[1;≤11]
VPCONFLICTQ_Z (XMM, K, M64_1to2)/[1;≤11]
VPCONFLICTQ_Z (XMM, K, XMM)/[1;4]
VPCONFLICTQ_Z (YMM, K, M256)/[8;≤20]
VPCONFLICTQ_Z (YMM, K, M64_1to4)/[8;≤20]
VPCONFLICTQ_Z (YMM, K, YMM)/[7;13]
VPCONFLICTQ_Z (ZMM, K, M512)/[11;≤25]
VPCONFLICTQ_Z (ZMM, K, M64_1to8)/[10;≤25]
VPCONFLICTQ_Z (ZMM, K, ZMM)/[10;17]
VPERMB (XMM, K, XMM, M128)/[5;≤13]
VPERMB (XMM, XMM, M128)/[3;≤10]
VPERMB (YMM, K, YMM, M256)/[5;≤13]
VPERMB (YMM, YMM, M256)/[3;≤11]
VPERMB (ZMM, K, ZMM, M512)/[5;≤13]
VPERMB (ZMM, ZMM, M512)/[3;≤11]
VPERMB_Z (XMM, K, XMM, M128)/[5;≤13]
VPERMB_Z (YMM, K, YMM, M256)/[5;≤13]
VPERMB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPERMD (YMM, K, YMM, M256)/[3;≤11]
VPERMD (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMD (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMD (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMD (ZMM, ZMM, M512)/[3;≤11]
VPERMD_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMD_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPERMD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMD_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMD_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2B (XMM, K, XMM, M128)/[3;≤13]
VPERMI2B (XMM, K, XMM, XMM)/[3;7]
VPERMI2B (XMM, XMM, M128)/[5;≤11]
VPERMI2B (XMM, XMM, XMM)/[4;5]
VPERMI2B (YMM, K, YMM, M256)/[3;≤14]
VPERMI2B (YMM, K, YMM, YMM)/[3;7]
VPERMI2B (YMM, YMM, M256)/[5;≤12]
VPERMI2B (YMM, YMM, YMM)/[4;5]
VPERMI2B (ZMM, K, ZMM, M512)/[3;≤14]
VPERMI2B (ZMM, K, ZMM, ZMM)/[3;7]
VPERMI2B (ZMM, ZMM, M512)/[5;≤12]
VPERMI2B (ZMM, ZMM, ZMM)/[4;5]
VPERMI2B_Z (XMM, K, XMM, M128)/[3;≤13]
VPERMI2B_Z (XMM, K, XMM, XMM)/[3;7]
VPERMI2B_Z (YMM, K, YMM, M256)/[3;≤14]
VPERMI2B_Z (YMM, K, YMM, YMM)/[3;7]
VPERMI2B_Z (ZMM, K, ZMM, M512)/[3;≤14]
VPERMI2B_Z (ZMM, K, ZMM, ZMM)/[3;7]
VPERMI2D (XMM, K, XMM, M128)/[3;≤10]
VPERMI2D (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2D (XMM, XMM, M128)/[3;≤10]
VPERMI2D (XMM, XMM, M32_1to4)/[3;≤10]
VPERMI2D (YMM, K, YMM, M256)/[3;≤11]
VPERMI2D (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2D (YMM, YMM, M256)/[3;≤11]
VPERMI2D (YMM, YMM, M32_1to8)/[3;≤11]
VPERMI2D (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2D (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2D (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMI2D (ZMM, ZMM, M512)/[3;≤11]
VPERMI2D_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2D_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2D_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2D_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2D_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2D_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PD (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PD (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2PD (XMM, XMM, M128)/[3;≤10]
VPERMI2PD (XMM, XMM, M64_1to2)/[3;≤10]
VPERMI2PD (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2PD (YMM, YMM, M256)/[3;≤11]
VPERMI2PD (YMM, YMM, M64_1to4)/[3;≤11]
VPERMI2PD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2PD (ZMM, ZMM, M512)/[3;≤11]
VPERMI2PD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMI2PD_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PD_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2PD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2PD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2PS (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PS (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2PS (XMM, XMM, M128)/[3;≤10]
VPERMI2PS (XMM, XMM, M32_1to4)/[3;≤10]
VPERMI2PS (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2PS (YMM, YMM, M256)/[3;≤11]
VPERMI2PS (YMM, YMM, M32_1to8)/[3;≤11]
VPERMI2PS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS (ZMM, ZMM, M512)/[3;≤11]
VPERMI2PS_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PS_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2PS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2PS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2Q (XMM, K, XMM, M128)/[3;≤10]
VPERMI2Q (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2Q (XMM, XMM, M128)/[3;≤10]
VPERMI2Q (XMM, XMM, M64_1to2)/[3;≤10]
VPERMI2Q (YMM, K, YMM, M256)/[3;≤11]
VPERMI2Q (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2Q (YMM, YMM, M256)/[3;≤11]
VPERMI2Q (YMM, YMM, M64_1to4)/[3;≤11]
VPERMI2Q (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2Q (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2Q (ZMM, ZMM, M512)/[3;≤11]
VPERMI2Q (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMI2Q_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2Q_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2Q_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2Q_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2Q_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2Q_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2W (XMM, K, XMM, M128)/[3;≤16]
VPERMI2W (XMM, K, XMM, XMM)/[3;9]
VPERMI2W (XMM, XMM, M128)/[7;≤14]
VPERMI2W (YMM, K, YMM, M256)/[3;≤17]
VPERMI2W (YMM, K, YMM, YMM)/[3;9]
VPERMI2W (YMM, YMM, M256)/[7;≤15]
VPERMI2W (ZMM, K, ZMM, M512)/[3;≤17]
VPERMI2W (ZMM, K, ZMM, ZMM)/[3;9]
VPERMI2W (ZMM, ZMM, M512)/[7;≤15]
VPERMI2W_Z (XMM, K, XMM, M128)/[3;≤16]
VPERMI2W_Z (XMM, K, XMM, XMM)/[3;9]
VPERMI2W_Z (YMM, K, YMM, M256)/[3;≤17]
VPERMI2W_Z (YMM, K, YMM, YMM)/[3;9]
VPERMI2W_Z (ZMM, K, ZMM, M512)/[3;≤17]
VPERMI2W_Z (ZMM, K, ZMM, ZMM)/[3;9]
VPERMILPD (XMM, K, M128, I8)/[1;≤8]
VPERMILPD (XMM, K, M64_1to2, I8)/[1;≤8]
VPERMILPD (XMM, K, XMM, M128)/[1;≤8]
VPERMILPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VPERMILPD (YMM, K, M256, I8)/[1;≤9]
VPERMILPD (YMM, K, M64_1to4, I8)/[1;≤9]
VPERMILPD (YMM, K, YMM, M256)/[1;≤9]
VPERMILPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VPERMILPD (ZMM, K, M512, I8)/[1;≤9]
VPERMILPD (ZMM, K, M64_1to8, I8)/[1;≤9]
VPERMILPD (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPERMILPD (ZMM, M512, I8)/[≤6;≤9]
VPERMILPD (ZMM, M64_1to8, I8)/[≤6;≤9]
VPERMILPD (ZMM, ZMM, M512)/[1;≤9]
VPERMILPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VPERMILPD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPERMILPD_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPERMILPD_EVEX (XMM, XMM, M128)/[1;≤8]
VPERMILPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPERMILPD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPERMILPD_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPERMILPD_EVEX (YMM, YMM, M256)/[1;≤9]
VPERMILPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPERMILPD_Z (XMM, K, M128, I8)/[1;≤8]
VPERMILPD_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPERMILPD_Z (XMM, K, XMM, M128)/[1;≤8]
VPERMILPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPERMILPD_Z (YMM, K, M256, I8)/[1;≤9]
VPERMILPD_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPERMILPD_Z (YMM, K, YMM, M256)/[1;≤9]
VPERMILPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPERMILPD_Z (ZMM, K, M512, I8)/[1;≤9]
VPERMILPD_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPERMILPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPERMILPS (XMM, K, M128, I8)/[1;≤8]
VPERMILPS (XMM, K, M32_1to4, I8)/[1;≤8]
VPERMILPS (XMM, K, XMM, M128)/[1;≤8]
VPERMILPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VPERMILPS (YMM, K, M256, I8)/[1;≤9]
VPERMILPS (YMM, K, M32_1to8, I8)/[1;≤9]
VPERMILPS (YMM, K, YMM, M256)/[1;≤9]
VPERMILPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VPERMILPS (ZMM, K, M32_1to16, I8)/[1;≤9]
VPERMILPS (ZMM, K, M512, I8)/[1;≤9]
VPERMILPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPERMILPS (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPS (ZMM, M32_1to16, I8)/[≤6;≤9]
VPERMILPS (ZMM, M512, I8)/[≤6;≤9]
VPERMILPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VPERMILPS (ZMM, ZMM, M512)/[1;≤9]
VPERMILPS_EVEX (XMM, M128, I8)/[≤5;≤8]
VPERMILPS_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPERMILPS_EVEX (XMM, XMM, M128)/[1;≤8]
VPERMILPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPERMILPS_EVEX (YMM, M256, I8)/[≤6;≤9]
VPERMILPS_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPERMILPS_EVEX (YMM, YMM, M256)/[1;≤9]
VPERMILPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPERMILPS_Z (XMM, K, M128, I8)/[1;≤8]
VPERMILPS_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPERMILPS_Z (XMM, K, XMM, M128)/[1;≤8]
VPERMILPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPERMILPS_Z (YMM, K, M256, I8)/[1;≤9]
VPERMILPS_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPERMILPS_Z (YMM, K, YMM, M256)/[1;≤9]
VPERMILPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPERMILPS_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPERMILPS_Z (ZMM, K, M512, I8)/[1;≤9]
VPERMILPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPERMILPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPERMPD (YMM, K, M256, I8)/[3;≤11]
VPERMPD (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMPD (YMM, K, YMM, M256)/[3;≤11]
VPERMPD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMPD (ZMM, K, M512, I8)/[3;≤11]
VPERMPD (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMPD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMPD (ZMM, M512, I8)/[≤8;≤11]
VPERMPD (ZMM, M64_1to8, I8)/[≤8;≤11]
VPERMPD (ZMM, ZMM, M512)/[3;≤11]
VPERMPD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMPD_EVEX (YMM, M256, I8)/[≤8;≤11]
VPERMPD_EVEX (YMM, M64_1to4, I8)/[≤9;≤11]
VPERMPD_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMPD_EVEX (YMM, YMM, M64_1to4)/[3;≤11]
VPERMPD_Z (YMM, K, M256, I8)/[3;≤11]
VPERMPD_Z (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMPD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMPD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMPD_Z (ZMM, K, M512, I8)/[3;≤11]
VPERMPD_Z (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMPD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMPS (YMM, K, YMM, M256)/[3;≤11]
VPERMPS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMPS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMPS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMPS (ZMM, ZMM, M512)/[3;≤11]
VPERMPS_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMPS_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPERMPS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMPS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMPS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMPS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMQ (YMM, K, M256, I8)/[3;≤11]
VPERMQ (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMQ (YMM, K, YMM, M256)/[3;≤11]
VPERMQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMQ (ZMM, K, M512, I8)/[3;≤11]
VPERMQ (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMQ (ZMM, K, ZMM, M512)/[3;≤11]
VPERMQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMQ (ZMM, M512, I8)/[≤8;≤11]
VPERMQ (ZMM, M64_1to8, I8)/[≤8;≤11]
VPERMQ (ZMM, ZMM, M512)/[3;≤11]
VPERMQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMQ_EVEX (YMM, M256, I8)/[≤9;≤11]
VPERMQ_EVEX (YMM, M64_1to4, I8)/[≤9;≤11]
VPERMQ_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMQ_EVEX (YMM, YMM, M64_1to4)/[3;≤11]
VPERMQ_Z (YMM, K, M256, I8)/[3;≤11]
VPERMQ_Z (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMQ_Z (ZMM, K, M512, I8)/[3;≤11]
VPERMQ_Z (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2B (XMM, K, XMM, M128)/[3;≤13]
VPERMT2B (XMM, K, XMM, XMM)/[3;7]
VPERMT2B (XMM, XMM, M128)/[4;≤11]
VPERMT2B (XMM, XMM, XMM)/[4;5]
VPERMT2B (YMM, K, YMM, M256)/[3;≤14]
VPERMT2B (YMM, K, YMM, YMM)/[3;7]
VPERMT2B (YMM, YMM, M256)/[4;≤12]
VPERMT2B (YMM, YMM, YMM)/[4;5]
VPERMT2B (ZMM, K, ZMM, M512)/[3;≤14]
VPERMT2B (ZMM, K, ZMM, ZMM)/[3;7]
VPERMT2B (ZMM, ZMM, M512)/[4;≤12]
VPERMT2B (ZMM, ZMM, ZMM)/[4;5]
VPERMT2B_Z (XMM, K, XMM, M128)/[3;≤13]
VPERMT2B_Z (XMM, K, XMM, XMM)/[3;7]
VPERMT2B_Z (YMM, K, YMM, M256)/[3;≤14]
VPERMT2B_Z (YMM, K, YMM, YMM)/[3;7]
VPERMT2B_Z (ZMM, K, ZMM, M512)/[3;≤14]
VPERMT2B_Z (ZMM, K, ZMM, ZMM)/[3;7]
VPERMT2D (XMM, K, XMM, M128)/[3;≤10]
VPERMT2D (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2D (XMM, XMM, M128)/[3;≤10]
VPERMT2D (XMM, XMM, M32_1to4)/[3;≤10]
VPERMT2D (YMM, K, YMM, M256)/[3;≤11]
VPERMT2D (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2D (YMM, YMM, M256)/[3;≤11]
VPERMT2D (YMM, YMM, M32_1to8)/[3;≤11]
VPERMT2D (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2D (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2D (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMT2D (ZMM, ZMM, M512)/[3;≤11]
VPERMT2D_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2D_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2D_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2D_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2D_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2D_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PD (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PD (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2PD (XMM, XMM, M128)/[3;≤10]
VPERMT2PD (XMM, XMM, M64_1to2)/[3;≤10]
VPERMT2PD (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2PD (YMM, YMM, M256)/[3;≤11]
VPERMT2PD (YMM, YMM, M64_1to4)/[3;≤11]
VPERMT2PD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2PD (ZMM, ZMM, M512)/[3;≤11]
VPERMT2PD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMT2PD_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PD_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2PD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2PD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2PS (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PS (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2PS (XMM, XMM, M128)/[3;≤10]
VPERMT2PS (XMM, XMM, M32_1to4)/[3;≤10]
VPERMT2PS (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2PS (YMM, YMM, M256)/[3;≤11]
VPERMT2PS (YMM, YMM, M32_1to8)/[3;≤11]
VPERMT2PS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS (ZMM, ZMM, M512)/[3;≤11]
VPERMT2PS_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PS_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2PS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2PS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2Q (XMM, K, XMM, M128)/[3;≤10]
VPERMT2Q (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2Q (XMM, XMM, M128)/[3;≤10]
VPERMT2Q (XMM, XMM, M64_1to2)/[3;≤10]
VPERMT2Q (YMM, K, YMM, M256)/[3;≤11]
VPERMT2Q (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2Q (YMM, YMM, M256)/[3;≤11]
VPERMT2Q (YMM, YMM, M64_1to4)/[3;≤11]
VPERMT2Q (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2Q (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2Q (ZMM, ZMM, M512)/[3;≤11]
VPERMT2Q (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMT2Q_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2Q_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2Q_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2Q_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2Q_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2Q_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2W (XMM, K, XMM, M128)/[5;≤15]
VPERMT2W (XMM, K, XMM, XMM)/[5;9]
VPERMT2W (XMM, XMM, M128)/[6;≤13]
VPERMT2W (XMM, XMM, XMM)/[6;7]
VPERMT2W (YMM, K, YMM, M256)/[5;≤16]
VPERMT2W (YMM, K, YMM, YMM)/[5;9]
VPERMT2W (YMM, YMM, M256)/[6;≤14]
VPERMT2W (YMM, YMM, YMM)/[6;7]
VPERMT2W (ZMM, K, ZMM, M512)/[5;≤16]
VPERMT2W (ZMM, K, ZMM, ZMM)/[5;9]
VPERMT2W (ZMM, ZMM, M512)/[6;≤14]
VPERMT2W (ZMM, ZMM, ZMM)/[6;7]
VPERMT2W_Z (XMM, K, XMM, M128)/[5;≤15]
VPERMT2W_Z (XMM, K, XMM, XMM)/[5;9]
VPERMT2W_Z (YMM, K, YMM, M256)/[5;≤16]
VPERMT2W_Z (YMM, K, YMM, YMM)/[5;9]
VPERMT2W_Z (ZMM, K, ZMM, M512)/[5;≤16]
VPERMT2W_Z (ZMM, K, ZMM, ZMM)/[5;9]
VPERMW (XMM, K, XMM, M128)/[5;≤13]
VPERMW (XMM, K, XMM, XMM)/[5;6]
VPERMW (XMM, XMM, M128)/[4;≤10]
VPERMW (XMM, XMM, XMM)/[3;4]
VPERMW (YMM, K, YMM, M256)/[5;≤13]
VPERMW (YMM, K, YMM, YMM)/[5;6]
VPERMW (YMM, YMM, M256)/[4;≤11]
VPERMW (YMM, YMM, YMM)/[3;4]
VPERMW (ZMM, K, ZMM, M512)/[5;≤13]
VPERMW (ZMM, K, ZMM, ZMM)/[5;6]
VPERMW (ZMM, ZMM, M512)/[4;≤11]
VPERMW (ZMM, ZMM, ZMM)/[3;4]
VPERMW_Z (XMM, K, XMM, M128)/[5;≤13]
VPERMW_Z (XMM, K, XMM, XMM)/[5;6]
VPERMW_Z (YMM, K, YMM, M256)/[5;≤13]
VPERMW_Z (YMM, K, YMM, YMM)/[5;6]
VPERMW_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPERMW_Z (ZMM, K, ZMM, ZMM)/[5;6]
VPEXPANDD (XMM, K, M128)/[3;≤10]
VPEXPANDD (XMM, K, XMM)/[3;6]
VPEXPANDD (XMM, M128)/≤10
VPEXPANDD (YMM, K, M256)/[3;≤11]
VPEXPANDD (YMM, K, YMM)/[3;6]
VPEXPANDD (YMM, M256)/[≤10;≤11]
VPEXPANDD (ZMM, K, M512)/[3;≤11]
VPEXPANDD (ZMM, K, ZMM)/[3;6]
VPEXPANDD (ZMM, M512)/[≤10;≤11]
VPEXPANDD_Z (XMM, K, M128)/[6;≤10]
VPEXPANDD_Z (XMM, K, XMM)/[5;6]
VPEXPANDD_Z (YMM, K, M256)/[6;≤11]
VPEXPANDD_Z (YMM, K, YMM)/[5;6]
VPEXPANDD_Z (ZMM, K, M512)/[6;≤11]
VPEXPANDD_Z (ZMM, K, ZMM)/[5;6]
VPEXPANDQ (XMM, K, M128)/[3;≤10]
VPEXPANDQ (XMM, K, XMM)/[3;6]
VPEXPANDQ (XMM, M128)/≤10
VPEXPANDQ (YMM, K, M256)/[3;≤11]
VPEXPANDQ (YMM, K, YMM)/[3;6]
VPEXPANDQ (YMM, M256)/[≤10;≤11]
VPEXPANDQ (ZMM, K, M512)/[3;≤11]
VPEXPANDQ (ZMM, K, ZMM)/[3;6]
VPEXPANDQ (ZMM, M512)/[≤10;≤11]
VPEXPANDQ_Z (XMM, K, M128)/[6;≤10]
VPEXPANDQ_Z (XMM, K, XMM)/[5;6]
VPEXPANDQ_Z (YMM, K, M256)/[6;≤11]
VPEXPANDQ_Z (YMM, K, YMM)/[5;6]
VPEXPANDQ_Z (ZMM, K, M512)/[6;≤11]
VPEXPANDQ_Z (ZMM, K, ZMM)/[5;6]
VPEXTRB_EVEX (M8, XMM, I8)/[≤11;≤15]
VPEXTRB_EVEX (R32, XMM, I8)/≤4
VPEXTRD_EVEX (M32, XMM, I8)/[≤5;≤10]
VPEXTRD_EVEX (R32, XMM, I8)/≤4
VPEXTRQ_EVEX (M64, XMM, I8)/[≤5;≤10]
VPEXTRQ_EVEX (R64, XMM, I8)/≤4
VPEXTRW_C5_EVEX (R32, XMM, I8)/≤4
VPEXTRW_EVEX (M16, XMM, I8)/[≤11;≤15]
VPGATHERDD (XMM, K, VSIB_XMM)/[1;19]
VPGATHERDD (YMM, K, VSIB_YMM)/[1;21]
VPGATHERDD (ZMM, K, VSIB_ZMM)/[1;25]
VPGATHERDQ (XMM, K, VSIB_XMM)/[1;17]
VPGATHERDQ (YMM, K, VSIB_XMM)/[1;19]
VPGATHERDQ (ZMM, K, VSIB_YMM)/[1;21]
VPGATHERQD (XMM, K, VSIB_XMM)/[1;17]
VPGATHERQD (XMM, K, VSIB_YMM)/[1;19]
VPGATHERQD (YMM, K, VSIB_ZMM)/[1;21]
VPGATHERQQ (XMM, K, VSIB_XMM)/[1;17]
VPGATHERQQ (YMM, K, VSIB_YMM)/[1;19]
VPGATHERQQ (ZMM, K, VSIB_ZMM)/[1;21]
VPINSRB_EVEX (XMM, XMM, M8, I8)/[1;≤8]
VPINSRB_EVEX (XMM, XMM, R32, I8)/[2;≤4]
VPINSRD_EVEX (XMM, XMM, M32, I8)/[1;≤8]
VPINSRD_EVEX (XMM, XMM, R32, I8)/[2;≤4]
VPINSRQ_EVEX (XMM, XMM, M64, I8)/[1;≤8]
VPINSRQ_EVEX (XMM, XMM, R64, I8)/[2;≤4]
VPINSRW_EVEX (XMM, XMM, M16, I8)/[1;≤8]
VPINSRW_EVEX (XMM, XMM, R32, I8)/[2;≤4]
VPLZCNTD (XMM, K, M128)/[4;≤11]
VPLZCNTD (XMM, K, M32_1to4)/[4;≤11]
VPLZCNTD (XMM, M128)/[≤8;≤11]
VPLZCNTD (XMM, M32_1to4)/[≤8;≤11]
VPLZCNTD (YMM, K, M256)/[4;≤12]
VPLZCNTD (YMM, K, M32_1to8)/[4;≤12]
VPLZCNTD (YMM, M256)/[≤9;≤12]
VPLZCNTD (YMM, M32_1to8)/[≤9;≤12]
VPLZCNTD (ZMM, K, M32_1to16)/[4;≤12]
VPLZCNTD (ZMM, K, M512)/[4;≤12]
VPLZCNTD (ZMM, M32_1to16)/[≤9;≤12]
VPLZCNTD (ZMM, M512)/[≤9;≤12]
VPLZCNTD_Z (XMM, K, M128)/[4;≤11]
VPLZCNTD_Z (XMM, K, M32_1to4)/[4;≤11]
VPLZCNTD_Z (YMM, K, M256)/[4;≤12]
VPLZCNTD_Z (YMM, K, M32_1to8)/[4;≤12]
VPLZCNTD_Z (ZMM, K, M32_1to16)/[4;≤12]
VPLZCNTD_Z (ZMM, K, M512)/[4;≤12]
VPLZCNTQ (XMM, K, M128)/[4;≤11]
VPLZCNTQ (XMM, K, M64_1to2)/[4;≤11]
VPLZCNTQ (XMM, M128)/[≤8;≤11]
VPLZCNTQ (XMM, M64_1to2)/[≤8;≤11]
VPLZCNTQ (YMM, K, M256)/[4;≤12]
VPLZCNTQ (YMM, K, M64_1to4)/[4;≤12]
VPLZCNTQ (YMM, M256)/[≤9;≤12]
VPLZCNTQ (YMM, M64_1to4)/[≤9;≤12]
VPLZCNTQ (ZMM, K, M512)/[4;≤12]
VPLZCNTQ (ZMM, K, M64_1to8)/[4;≤12]
VPLZCNTQ (ZMM, M512)/[≤9;≤12]
VPLZCNTQ (ZMM, M64_1to8)/[≤9;≤12]
VPLZCNTQ_Z (XMM, K, M128)/[4;≤11]
VPLZCNTQ_Z (XMM, K, M64_1to2)/[4;≤11]
VPLZCNTQ_Z (YMM, K, M256)/[4;≤12]
VPLZCNTQ_Z (YMM, K, M64_1to4)/[4;≤12]
VPLZCNTQ_Z (ZMM, K, M512)/[4;≤12]
VPLZCNTQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VPMADD52HUQ (XMM, K, XMM, M128)/[4;≤11]
VPMADD52HUQ (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ (XMM, XMM, M128)/[4;≤11]
VPMADD52HUQ (XMM, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ (YMM, K, YMM, M256)/[4;≤12]
VPMADD52HUQ (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ (YMM, YMM, M256)/[4;≤12]
VPMADD52HUQ (YMM, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52HUQ (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52HUQ (ZMM, ZMM, M512)/[4;≤12]
VPMADD52HUQ (ZMM, ZMM, M64_1to8)/[4;≤12]
VPMADD52HUQ_Z (XMM, K, XMM, M128)/[4;≤11]
VPMADD52HUQ_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ_Z (YMM, K, YMM, M256)/[4;≤12]
VPMADD52HUQ_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ_Z (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52HUQ_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ (XMM, K, XMM, M128)/[4;≤11]
VPMADD52LUQ (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ (XMM, XMM, M128)/[4;≤11]
VPMADD52LUQ (XMM, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ (YMM, K, YMM, M256)/[4;≤12]
VPMADD52LUQ (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ (YMM, YMM, M256)/[4;≤12]
VPMADD52LUQ (YMM, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52LUQ (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ (ZMM, ZMM, M512)/[4;≤12]
VPMADD52LUQ (ZMM, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ_Z (XMM, K, XMM, M128)/[4;≤11]
VPMADD52LUQ_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ_Z (YMM, K, YMM, M256)/[4;≤12]
VPMADD52LUQ_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ_Z (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52LUQ_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADDUBSW (XMM, K, XMM, M128)/[6;≤14]
VPMADDUBSW (YMM, K, YMM, M256)/[6;≤14]
VPMADDUBSW (ZMM, K, ZMM, M512)/[6;≤14]
VPMADDUBSW (ZMM, ZMM, M512)/[5;≤13]
VPMADDUBSW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMADDUBSW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMADDUBSW_Z (XMM, K, XMM, M128)/[6;≤14]
VPMADDUBSW_Z (YMM, K, YMM, M256)/[6;≤14]
VPMADDUBSW_Z (ZMM, K, ZMM, M512)/[6;≤14]
VPMADDWD (XMM, K, XMM, M128)/[5;≤12]
VPMADDWD (YMM, K, YMM, M256)/[5;≤13]
VPMADDWD (ZMM, K, ZMM, M512)/[5;≤13]
VPMADDWD (ZMM, ZMM, M512)/[5;≤13]
VPMADDWD_EVEX (XMM, XMM, M128)/[5;≤12]
VPMADDWD_EVEX (YMM, YMM, M256)/[5;≤13]
VPMADDWD_Z (XMM, K, XMM, M128)/[5;≤12]
VPMADDWD_Z (YMM, K, YMM, M256)/[5;≤13]
VPMADDWD_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMAXSB (XMM, K, XMM, M128)/[3;≤11]
VPMAXSB (YMM, K, YMM, M256)/[3;≤11]
VPMAXSB (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSB (ZMM, ZMM, M512)/[1;≤9]
VPMAXSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSD (XMM, K, XMM, M128)/[1;≤8]
VPMAXSD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXSD (YMM, K, YMM, M256)/[1;≤9]
VPMAXSD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXSD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXSD (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXSD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMAXSD (ZMM, ZMM, M512)/[1;≤9]
VPMAXSD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMAXSD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMAXSD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMAXSD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXSD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMAXSD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXSD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXSD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXSQ (XMM, K, XMM, M128)/[3;≤10]
VPMAXSQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXSQ (XMM, XMM, M128)/[3;≤10]
VPMAXSQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMAXSQ (YMM, K, YMM, M256)/[3;≤11]
VPMAXSQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXSQ (YMM, YMM, M256)/[3;≤11]
VPMAXSQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMAXSQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXSQ (ZMM, ZMM, M512)/[3;≤11]
VPMAXSQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMAXSQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMAXSQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXSQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXSQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXSW (XMM, K, XMM, M128)/[3;≤11]
VPMAXSW (YMM, K, YMM, M256)/[3;≤11]
VPMAXSW (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSW (ZMM, ZMM, M512)/[1;≤9]
VPMAXSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUB (XMM, K, XMM, M128)/[3;≤11]
VPMAXUB (YMM, K, YMM, M256)/[3;≤11]
VPMAXUB (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUB (ZMM, ZMM, M512)/[1;≤9]
VPMAXUB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXUB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUD (XMM, K, XMM, M128)/[1;≤8]
VPMAXUD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXUD (YMM, K, YMM, M256)/[1;≤9]
VPMAXUD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXUD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXUD (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXUD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMAXUD (ZMM, ZMM, M512)/[1;≤9]
VPMAXUD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMAXUD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMAXUD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMAXUD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXUD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMAXUD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXUD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXUD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXUQ (XMM, K, XMM, M128)/[3;≤10]
VPMAXUQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXUQ (XMM, XMM, M128)/[3;≤10]
VPMAXUQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMAXUQ (YMM, K, YMM, M256)/[3;≤11]
VPMAXUQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXUQ (YMM, YMM, M256)/[3;≤11]
VPMAXUQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMAXUQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXUQ (ZMM, ZMM, M512)/[3;≤11]
VPMAXUQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMAXUQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMAXUQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXUQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXUQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXUW (XMM, K, XMM, M128)/[3;≤11]
VPMAXUW (YMM, K, YMM, M256)/[3;≤11]
VPMAXUW (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUW (ZMM, ZMM, M512)/[1;≤9]
VPMAXUW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXUW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSB (XMM, K, XMM, M128)/[3;≤11]
VPMINSB (YMM, K, YMM, M256)/[3;≤11]
VPMINSB (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSB (ZMM, ZMM, M512)/[1;≤9]
VPMINSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSD (XMM, K, XMM, M128)/[1;≤8]
VPMINSD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINSD (YMM, K, YMM, M256)/[1;≤9]
VPMINSD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINSD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINSD (ZMM, K, ZMM, M512)/[1;≤9]
VPMINSD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMINSD (ZMM, ZMM, M512)/[1;≤9]
VPMINSD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMINSD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMINSD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMINSD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINSD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMINSD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINSD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINSD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMINSQ (XMM, K, XMM, M128)/[3;≤10]
VPMINSQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINSQ (XMM, XMM, M128)/[3;≤10]
VPMINSQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMINSQ (YMM, K, YMM, M256)/[3;≤11]
VPMINSQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINSQ (YMM, YMM, M256)/[3;≤11]
VPMINSQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMINSQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINSQ (ZMM, ZMM, M512)/[3;≤11]
VPMINSQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMINSQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMINSQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINSQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINSQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINSW (XMM, K, XMM, M128)/[3;≤11]
VPMINSW (YMM, K, YMM, M256)/[3;≤11]
VPMINSW (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSW (ZMM, ZMM, M512)/[1;≤9]
VPMINSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUB (XMM, K, XMM, M128)/[3;≤11]
VPMINUB (YMM, K, YMM, M256)/[3;≤11]
VPMINUB (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUB (ZMM, ZMM, M512)/[1;≤9]
VPMINUB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINUB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUD (XMM, K, XMM, M128)/[1;≤8]
VPMINUD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINUD (YMM, K, YMM, M256)/[1;≤9]
VPMINUD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINUD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINUD (ZMM, K, ZMM, M512)/[1;≤9]
VPMINUD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMINUD (ZMM, ZMM, M512)/[1;≤9]
VPMINUD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMINUD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMINUD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMINUD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINUD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMINUD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINUD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINUD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMINUQ (XMM, K, XMM, M128)/[3;≤10]
VPMINUQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINUQ (XMM, XMM, M128)/[3;≤10]
VPMINUQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMINUQ (YMM, K, YMM, M256)/[3;≤11]
VPMINUQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINUQ (YMM, YMM, M256)/[3;≤11]
VPMINUQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMINUQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINUQ (ZMM, ZMM, M512)/[3;≤11]
VPMINUQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMINUQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMINUQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINUQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINUQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINUW (XMM, K, XMM, M128)/[3;≤11]
VPMINUW (YMM, K, YMM, M256)/[3;≤11]
VPMINUW (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUW (ZMM, ZMM, M512)/[1;≤9]
VPMINUW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINUW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMOVDB (M128, K, ZMM)/[≤10;≤15]
VPMOVDB (M128, ZMM)/[≤8;≤10]
VPMOVDB (M32, K, XMM)/[≤10;≤13]
VPMOVDB (M32, XMM)/[≤6;≤10]
VPMOVDB (M64, K, YMM)/[≤10;≤15]
VPMOVDB (M64, YMM)/[≤8;≤10]
VPMOVDB (XMM, K, XMM)/[3;4]
VPMOVDB (XMM, K, YMM)/[5;6]
VPMOVDB (XMM, K, ZMM)/[5;6]
VPMOVDB_Z (XMM, K, XMM)/[3;4]
VPMOVDB_Z (XMM, K, YMM)/[5;6]
VPMOVDB_Z (XMM, K, ZMM)/[5;6]
VPMOVDW (M128, K, YMM)/[≤10;≤15]
VPMOVDW (M128, YMM)/[≤8;≤10]
VPMOVDW (M256, K, ZMM)/[≤10;≤15]
VPMOVDW (M256, ZMM)/[≤8;≤10]
VPMOVDW (M64, K, XMM)/[≤10;≤13]
VPMOVDW (M64, XMM)/[≤6;≤10]
VPMOVDW (XMM, K, XMM)/[3;4]
VPMOVDW (XMM, K, YMM)/[5;6]
VPMOVDW (YMM, K, ZMM)/[5;6]
VPMOVDW_Z (XMM, K, XMM)/[3;4]
VPMOVDW_Z (XMM, K, YMM)/[5;6]
VPMOVDW_Z (YMM, K, ZMM)/[5;6]
VPMOVQB (M16, K, XMM)/[≤11;≤13]
VPMOVQB (M16, XMM)/[≤11;≤16]
VPMOVQB (M32, K, YMM)/[≤10;≤15]
VPMOVQB (M32, YMM)/[≤8;≤10]
VPMOVQB (M64, K, ZMM)/[≤10;≤15]
VPMOVQB (M64, ZMM)/[≤8;≤10]
VPMOVQB (XMM, K, XMM)/[3;4]
VPMOVQB (XMM, K, YMM)/[5;6]
VPMOVQB (XMM, K, ZMM)/[5;6]
VPMOVQB_Z (XMM, K, XMM)/[3;4]
VPMOVQB_Z (XMM, K, YMM)/[5;6]
VPMOVQB_Z (XMM, K, ZMM)/[5;6]
VPMOVQD (M128, K, YMM)/[≤10;≤14]
VPMOVQD (M128, YMM)/[≤7;≤10]
VPMOVQD (M256, K, ZMM)/[≤10;≤14]
VPMOVQD (M256, ZMM)/[≤7;≤10]
VPMOVQD (M64, K, XMM)/[≤10;≤12]
VPMOVQD (M64, XMM)/[≤5;≤10]
VPMOVQW (M128, K, ZMM)/[≤10;≤15]
VPMOVQW (M128, ZMM)/[≤8;≤10]
VPMOVQW (M32, K, XMM)/[≤10;≤13]
VPMOVQW (M32, XMM)/[≤6;≤10]
VPMOVQW (M64, K, YMM)/[≤10;≤15]
VPMOVQW (M64, YMM)/[≤8;≤10]
VPMOVQW (XMM, K, XMM)/[3;4]
VPMOVQW (XMM, K, YMM)/[5;6]
VPMOVQW (XMM, K, ZMM)/[5;6]
VPMOVQW_Z (XMM, K, XMM)/[3;4]
VPMOVQW_Z (XMM, K, YMM)/[5;6]
VPMOVQW_Z (XMM, K, ZMM)/[5;6]
VPMOVSDB (M128, K, ZMM)/[≤10;≤15]
VPMOVSDB (M128, ZMM)/[≤8;≤10]
VPMOVSDB (M32, K, XMM)/[≤10;≤13]
VPMOVSDB (M32, XMM)/[≤6;≤10]
VPMOVSDB (M64, K, YMM)/[≤10;≤15]
VPMOVSDB (M64, YMM)/[≤8;≤10]
VPMOVSDB (XMM, K, XMM)/[3;4]
VPMOVSDB (XMM, K, YMM)/[5;6]
VPMOVSDB (XMM, K, ZMM)/[5;6]
VPMOVSDB_Z (XMM, K, XMM)/[3;4]
VPMOVSDB_Z (XMM, K, YMM)/[5;6]
VPMOVSDB_Z (XMM, K, ZMM)/[5;6]
VPMOVSDW (M128, K, YMM)/[≤10;≤15]
VPMOVSDW (M128, YMM)/[≤8;≤10]
VPMOVSDW (M256, K, ZMM)/[≤10;≤15]
VPMOVSDW (M256, ZMM)/[≤8;≤10]
VPMOVSDW (M64, K, XMM)/[≤10;≤13]
VPMOVSDW (M64, XMM)/[≤6;≤10]
VPMOVSDW (XMM, K, XMM)/[3;4]
VPMOVSDW (XMM, K, YMM)/[5;6]
VPMOVSDW (YMM, K, ZMM)/[5;6]
VPMOVSDW_Z (XMM, K, XMM)/[3;4]
VPMOVSDW_Z (XMM, K, YMM)/[5;6]
VPMOVSDW_Z (YMM, K, ZMM)/[5;6]
VPMOVSQB (M16, K, XMM)/[≤11;≤13]
VPMOVSQB (M16, XMM)/[≤11;≤16]
VPMOVSQB (M32, K, YMM)/[≤10;≤15]
VPMOVSQB (M32, YMM)/[≤8;≤10]
VPMOVSQB (M64, K, ZMM)/[≤10;≤15]
VPMOVSQB (M64, ZMM)/[≤8;≤10]
VPMOVSQB (XMM, K, XMM)/[3;4]
VPMOVSQB (XMM, K, YMM)/[5;6]
VPMOVSQB (XMM, K, ZMM)/[5;6]
VPMOVSQB_Z (XMM, K, XMM)/[3;4]
VPMOVSQB_Z (XMM, K, YMM)/[5;6]
VPMOVSQB_Z (XMM, K, ZMM)/[5;6]
VPMOVSQD (M128, K, YMM)/[≤10;≤15]
VPMOVSQD (M128, YMM)/[≤8;≤10]
VPMOVSQD (M256, K, ZMM)/[≤10;≤15]
VPMOVSQD (M256, ZMM)/[≤8;≤10]
VPMOVSQD (M64, K, XMM)/[≤10;≤13]
VPMOVSQD (M64, XMM)/[≤6;≤10]
VPMOVSQD (XMM, K, XMM)/[1;2]
VPMOVSQD (XMM, K, YMM)/[3;4]
VPMOVSQD (YMM, K, ZMM)/[3;4]
VPMOVSQD_Z (XMM, K, XMM)/[1;2]
VPMOVSQD_Z (XMM, K, YMM)/[3;4]
VPMOVSQD_Z (YMM, K, ZMM)/[3;4]
VPMOVSQW (M128, K, ZMM)/[≤10;≤15]
VPMOVSQW (M128, ZMM)/[≤8;≤10]
VPMOVSQW (M32, K, XMM)/[≤10;≤13]
VPMOVSQW (M32, XMM)/[≤6;≤10]
VPMOVSQW (M64, K, YMM)/[≤10;≤15]
VPMOVSQW (M64, YMM)/[≤8;≤10]
VPMOVSQW (XMM, K, XMM)/[3;4]
VPMOVSQW (XMM, K, YMM)/[5;6]
VPMOVSQW (XMM, K, ZMM)/[5;6]
VPMOVSQW_Z (XMM, K, XMM)/[3;4]
VPMOVSQW_Z (XMM, K, YMM)/[5;6]
VPMOVSQW_Z (XMM, K, ZMM)/[5;6]
VPMOVSWB (M128, K, YMM)/[≤10;≤15]
VPMOVSWB (M128, YMM)/[≤8;≤10]
VPMOVSWB (M256, K, ZMM)/[≤10;≤15]
VPMOVSWB (M256, ZMM)/[≤8;≤10]
VPMOVSWB (M64, K, XMM)/[≤10;≤13]
VPMOVSWB (M64, XMM)/[≤6;≤10]
VPMOVSWB (XMM, K, XMM)/[3;4]
VPMOVSWB (XMM, K, YMM)/[5;6]
VPMOVSWB (YMM, K, ZMM)/[5;6]
VPMOVSWB_Z (XMM, K, XMM)/[3;4]
VPMOVSWB_Z (XMM, K, YMM)/[5;6]
VPMOVSWB_Z (YMM, K, ZMM)/[5;6]
VPMOVSXBD (XMM, K, M32)/[1;≤8]
VPMOVSXBD (YMM, K, M64)/[3;≤11]
VPMOVSXBD (ZMM, K, M128)/[3;≤11]
VPMOVSXBD (ZMM, M128)/[≤8;≤11]
VPMOVSXBD_EVEX (XMM, M32)/[≤5;≤8]
VPMOVSXBD_EVEX (YMM, M64)/[≤9;≤11]
VPMOVSXBD_Z (XMM, K, M32)/[1;≤8]
VPMOVSXBD_Z (YMM, K, M64)/[3;≤11]
VPMOVSXBD_Z (ZMM, K, M128)/[3;≤11]
VPMOVSXBQ (XMM, K, M16)/[1;≤8]
VPMOVSXBQ (YMM, K, M32)/[3;≤11]
VPMOVSXBQ (ZMM, K, M64)/[3;≤11]
VPMOVSXBQ (ZMM, M64)/[≤8;≤11]
VPMOVSXBQ_EVEX (XMM, M16)/[≤5;≤8]
VPMOVSXBQ_EVEX (YMM, M32)/[≤9;≤11]
VPMOVSXBQ_Z (XMM, K, M16)/[1;≤8]
VPMOVSXBQ_Z (YMM, K, M32)/[3;≤11]
VPMOVSXBQ_Z (ZMM, K, M64)/[3;≤11]
VPMOVSXBW (XMM, K, M64)/[3;≤11]
VPMOVSXBW (YMM, K, M128)/[5;≤13]
VPMOVSXBW (ZMM, K, M256)/[5;≤13]
VPMOVSXBW (ZMM, M256)/[≤8;≤11]
VPMOVSXBW_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXBW_EVEX (YMM, M128)/[≤9;≤11]
VPMOVSXBW_Z (XMM, K, M64)/[3;≤11]
VPMOVSXBW_Z (YMM, K, M128)/[5;≤13]
VPMOVSXBW_Z (ZMM, K, M256)/[5;≤13]
VPMOVSXDQ (XMM, K, M64)/[1;≤8]
VPMOVSXDQ (YMM, K, M128)/[3;≤11]
VPMOVSXDQ (ZMM, K, M256)/[3;≤11]
VPMOVSXDQ (ZMM, M256)/[≤8;≤11]
VPMOVSXDQ_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXDQ_EVEX (YMM, M128)/[≤9;≤11]
VPMOVSXDQ_Z (XMM, K, M64)/[1;≤8]
VPMOVSXDQ_Z (YMM, K, M128)/[3;≤11]
VPMOVSXDQ_Z (ZMM, K, M256)/[3;≤11]
VPMOVSXWD (XMM, K, M64)/[1;≤8]
VPMOVSXWD (YMM, K, M128)/[3;≤11]
VPMOVSXWD (ZMM, K, M256)/[3;≤11]
VPMOVSXWD (ZMM, M256)/[≤8;≤11]
VPMOVSXWD_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXWD_EVEX (YMM, M128)/[≤9;≤11]
VPMOVSXWD_Z (XMM, K, M64)/[1;≤8]
VPMOVSXWD_Z (YMM, K, M128)/[3;≤11]
VPMOVSXWD_Z (ZMM, K, M256)/[3;≤11]
VPMOVSXWQ (XMM, K, M32)/[1;≤8]
VPMOVSXWQ (YMM, K, M64)/[3;≤11]
VPMOVSXWQ (ZMM, K, M128)/[3;≤11]
VPMOVSXWQ (ZMM, M128)/[≤8;≤11]
VPMOVSXWQ_EVEX (XMM, M32)/[≤5;≤8]
VPMOVSXWQ_EVEX (YMM, M64)/[≤9;≤11]
VPMOVSXWQ_Z (XMM, K, M32)/[1;≤8]
VPMOVSXWQ_Z (YMM, K, M64)/[3;≤11]
VPMOVSXWQ_Z (ZMM, K, M128)/[3;≤11]
VPMOVUSDB (M128, K, ZMM)/[≤10;≤15]
VPMOVUSDB (M128, ZMM)/[≤8;≤10]
VPMOVUSDB (M32, K, XMM)/[≤10;≤13]
VPMOVUSDB (M32, XMM)/[≤6;≤10]
VPMOVUSDB (M64, K, YMM)/[≤10;≤15]
VPMOVUSDB (M64, YMM)/[≤8;≤10]
VPMOVUSDB (XMM, K, XMM)/[3;4]
VPMOVUSDB (XMM, K, YMM)/[5;6]
VPMOVUSDB (XMM, K, ZMM)/[5;6]
VPMOVUSDB_Z (XMM, K, XMM)/[3;4]
VPMOVUSDB_Z (XMM, K, YMM)/[5;6]
VPMOVUSDB_Z (XMM, K, ZMM)/[5;6]
VPMOVUSDW (M128, K, YMM)/[≤10;≤15]
VPMOVUSDW (M128, YMM)/[≤8;≤10]
VPMOVUSDW (M256, K, ZMM)/[≤10;≤15]
VPMOVUSDW (M256, ZMM)/[≤8;≤10]
VPMOVUSDW (M64, K, XMM)/[≤10;≤13]
VPMOVUSDW (M64, XMM)/[≤6;≤10]
VPMOVUSDW (XMM, K, XMM)/[3;4]
VPMOVUSDW (XMM, K, YMM)/[5;6]
VPMOVUSDW (YMM, K, ZMM)/[5;6]
VPMOVUSDW_Z (XMM, K, XMM)/[3;4]
VPMOVUSDW_Z (XMM, K, YMM)/[5;6]
VPMOVUSDW_Z (YMM, K, ZMM)/[5;6]
VPMOVUSQB (M16, K, XMM)/[≤11;≤13]
VPMOVUSQB (M16, XMM)/[≤11;≤16]
VPMOVUSQB (M32, K, YMM)/[≤10;≤15]
VPMOVUSQB (M32, YMM)/[≤8;≤10]
VPMOVUSQB (M64, K, ZMM)/[≤10;≤15]
VPMOVUSQB (M64, ZMM)/[≤8;≤10]
VPMOVUSQB (XMM, K, XMM)/[3;4]
VPMOVUSQB (XMM, K, YMM)/[5;6]
VPMOVUSQB (XMM, K, ZMM)/[5;6]
VPMOVUSQB_Z (XMM, K, XMM)/[3;4]
VPMOVUSQB_Z (XMM, K, YMM)/[5;6]
VPMOVUSQB_Z (XMM, K, ZMM)/[5;6]
VPMOVUSQD (M128, K, YMM)/[≤10;≤15]
VPMOVUSQD (M128, YMM)/[≤8;≤10]
VPMOVUSQD (M256, K, ZMM)/[≤10;≤15]
VPMOVUSQD (M256, ZMM)/[≤8;≤10]
VPMOVUSQD (M64, K, XMM)/[≤10;≤13]
VPMOVUSQD (M64, XMM)/[≤6;≤10]
VPMOVUSQD (XMM, K, XMM)/[1;2]
VPMOVUSQD (XMM, K, YMM)/[3;4]
VPMOVUSQD (YMM, K, ZMM)/[3;4]
VPMOVUSQD_Z (XMM, K, XMM)/[1;2]
VPMOVUSQD_Z (XMM, K, YMM)/[3;4]
VPMOVUSQD_Z (YMM, K, ZMM)/[3;4]
VPMOVUSQW (M128, K, ZMM)/[≤10;≤15]
VPMOVUSQW (M128, ZMM)/[≤8;≤10]
VPMOVUSQW (M32, K, XMM)/[≤10;≤13]
VPMOVUSQW (M32, XMM)/[≤6;≤10]
VPMOVUSQW (M64, K, YMM)/[≤10;≤15]
VPMOVUSQW (M64, YMM)/[≤8;≤10]
VPMOVUSQW (XMM, K, XMM)/[3;4]
VPMOVUSQW (XMM, K, YMM)/[5;6]
VPMOVUSQW (XMM, K, ZMM)/[5;6]
VPMOVUSQW_Z (XMM, K, XMM)/[3;4]
VPMOVUSQW_Z (XMM, K, YMM)/[5;6]
VPMOVUSQW_Z (XMM, K, ZMM)/[5;6]
VPMOVUSWB (M128, K, YMM)/[≤10;≤15]
VPMOVUSWB (M128, YMM)/[≤8;≤10]
VPMOVUSWB (M256, K, ZMM)/[≤10;≤15]
VPMOVUSWB (M256, ZMM)/[≤8;≤10]
VPMOVUSWB (M64, K, XMM)/[≤10;≤13]
VPMOVUSWB (M64, XMM)/[≤6;≤10]
VPMOVUSWB (XMM, K, XMM)/[3;4]
VPMOVUSWB (XMM, K, YMM)/[5;6]
VPMOVUSWB (YMM, K, ZMM)/[5;6]
VPMOVUSWB_Z (XMM, K, XMM)/[3;4]
VPMOVUSWB_Z (XMM, K, YMM)/[5;6]
VPMOVUSWB_Z (YMM, K, ZMM)/[5;6]
VPMOVWB (M128, K, YMM)/[≤10;≤15]
VPMOVWB (M128, YMM)/[≤8;≤10]
VPMOVWB (M256, K, ZMM)/[≤10;≤15]
VPMOVWB (M256, ZMM)/[≤8;≤10]
VPMOVWB (M64, K, XMM)/[≤10;≤13]
VPMOVWB (M64, XMM)/[≤6;≤10]
VPMOVWB (XMM, K, XMM)/[3;4]
VPMOVWB (XMM, K, YMM)/[5;6]
VPMOVWB (YMM, K, ZMM)/[5;6]
VPMOVWB_Z (XMM, K, XMM)/[3;4]
VPMOVWB_Z (XMM, K, YMM)/[5;6]
VPMOVWB_Z (YMM, K, ZMM)/[5;6]
VPMOVZXBD (XMM, K, M32)/[1;≤8]
VPMOVZXBD (YMM, K, M64)/[3;≤11]
VPMOVZXBD (ZMM, K, M128)/[3;≤11]
VPMOVZXBD (ZMM, M128)/[≤8;≤11]
VPMOVZXBD_EVEX (XMM, M32)/[≤5;≤8]
VPMOVZXBD_EVEX (YMM, M64)/[≤9;≤11]
VPMOVZXBD_Z (XMM, K, M32)/[1;≤8]
VPMOVZXBD_Z (YMM, K, M64)/[3;≤11]
VPMOVZXBD_Z (ZMM, K, M128)/[3;≤11]
VPMOVZXBQ (XMM, K, M16)/[1;≤8]
VPMOVZXBQ (YMM, K, M32)/[3;≤11]
VPMOVZXBQ (ZMM, K, M64)/[3;≤11]
VPMOVZXBQ (ZMM, M64)/[≤8;≤11]
VPMOVZXBQ_EVEX (XMM, M16)/[≤5;≤8]
VPMOVZXBQ_EVEX (YMM, M32)/[≤9;≤11]
VPMOVZXBQ_Z (XMM, K, M16)/[1;≤8]
VPMOVZXBQ_Z (YMM, K, M32)/[3;≤11]
VPMOVZXBQ_Z (ZMM, K, M64)/[3;≤11]
VPMOVZXBW (XMM, K, M64)/[3;≤11]
VPMOVZXBW (YMM, K, M128)/[5;≤13]
VPMOVZXBW (ZMM, K, M256)/[5;≤13]
VPMOVZXBW (ZMM, M256)/[≤8;≤11]
VPMOVZXBW_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXBW_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXBW_Z (XMM, K, M64)/[3;≤11]
VPMOVZXBW_Z (YMM, K, M128)/[5;≤13]
VPMOVZXBW_Z (ZMM, K, M256)/[5;≤13]
VPMOVZXDQ (XMM, K, M64)/[1;≤8]
VPMOVZXDQ (YMM, K, M128)/[3;≤11]
VPMOVZXDQ (ZMM, K, M256)/[3;≤11]
VPMOVZXDQ (ZMM, M256)/[≤8;≤11]
VPMOVZXDQ_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXDQ_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXDQ_Z (XMM, K, M64)/[1;≤8]
VPMOVZXDQ_Z (YMM, K, M128)/[3;≤11]
VPMOVZXDQ_Z (ZMM, K, M256)/[3;≤11]
VPMOVZXWD (XMM, K, M64)/[1;≤8]
VPMOVZXWD (YMM, K, M128)/[3;≤11]
VPMOVZXWD (ZMM, K, M256)/[3;≤11]
VPMOVZXWD (ZMM, M256)/[≤8;≤11]
VPMOVZXWD_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXWD_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXWD_Z (XMM, K, M64)/[1;≤8]
VPMOVZXWD_Z (YMM, K, M128)/[3;≤11]
VPMOVZXWD_Z (ZMM, K, M256)/[3;≤11]
VPMOVZXWQ (XMM, K, M32)/[1;≤8]
VPMOVZXWQ (YMM, K, M64)/[3;≤11]
VPMOVZXWQ (ZMM, K, M128)/[3;≤11]
VPMOVZXWQ (ZMM, M128)/[≤8;≤11]
VPMOVZXWQ_EVEX (XMM, M32)/[≤5;≤8]
VPMOVZXWQ_EVEX (YMM, M64)/[≤9;≤11]
VPMOVZXWQ_Z (XMM, K, M32)/[1;≤8]
VPMOVZXWQ_Z (YMM, K, M64)/[3;≤11]
VPMOVZXWQ_Z (ZMM, K, M128)/[3;≤11]
VPMULDQ (XMM, K, XMM, M128)/[5;≤12]
VPMULDQ (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULDQ (YMM, K, YMM, M256)/[5;≤13]
VPMULDQ (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULDQ (ZMM, K, ZMM, M512)/[5;≤13]
VPMULDQ (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULDQ (ZMM, ZMM, M512)/[5;≤13]
VPMULDQ (ZMM, ZMM, M64_1to8)/[5;≤13]
VPMULDQ_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULDQ_EVEX (XMM, XMM, M64_1to2)/[5;≤12]
VPMULDQ_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULDQ_EVEX (YMM, YMM, M64_1to4)/[5;≤13]
VPMULDQ_Z (XMM, K, XMM, M128)/[5;≤12]
VPMULDQ_Z (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULDQ_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULDQ_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULDQ_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULDQ_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULHRSW (XMM, K, XMM, M128)/[6;≤14]
VPMULHRSW (YMM, K, YMM, M256)/[6;≤14]
VPMULHRSW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHRSW (ZMM, ZMM, M512)/[5;≤13]
VPMULHRSW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHRSW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHRSW_Z (XMM, K, XMM, M128)/[6;≤14]
VPMULHRSW_Z (YMM, K, YMM, M256)/[6;≤14]
VPMULHRSW_Z (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHUW (XMM, K, XMM, M128)/[6;≤14]
VPMULHUW (YMM, K, YMM, M256)/[6;≤14]
VPMULHUW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHUW (ZMM, ZMM, M512)/[5;≤13]
VPMULHUW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHUW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHUW_Z (XMM, K, XMM, M128)/[6;≤14]
VPMULHUW_Z (YMM, K, YMM, M256)/[6;≤14]
VPMULHUW_Z (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHW (XMM, K, XMM, M128)/[6;≤14]
VPMULHW (YMM, K, YMM, M256)/[6;≤14]
VPMULHW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHW (ZMM, ZMM, M512)/[5;≤13]
VPMULHW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHW_Z (XMM, K, XMM, M128)/[6;≤14]
VPMULHW_Z (YMM, K, YMM, M256)/[6;≤14]
VPMULHW_Z (ZMM, K, ZMM, M512)/[6;≤14]
VPMULLD (XMM, K, XMM, M128)/[5;≤17]
VPMULLD (XMM, K, XMM, M32_1to4)/[5;≤17]
VPMULLD (XMM, K, XMM, XMM)/[5;10]
VPMULLD (YMM, K, YMM, M256)/[5;≤18]
VPMULLD (YMM, K, YMM, M32_1to8)/[5;≤18]
VPMULLD (YMM, K, YMM, YMM)/[5;10]
VPMULLD (ZMM, K, ZMM, M32_1to16)/[5;≤18]
VPMULLD (ZMM, K, ZMM, M512)/[5;≤18]
VPMULLD (ZMM, K, ZMM, ZMM)/[5;10]
VPMULLD (ZMM, ZMM, M32_1to16)/[10;≤18]
VPMULLD (ZMM, ZMM, M512)/[10;≤18]
VPMULLD_EVEX (XMM, XMM, M128)/[10;≤17]
VPMULLD_EVEX (XMM, XMM, M32_1to4)/[10;≤17]
VPMULLD_EVEX (YMM, YMM, M256)/[10;≤18]
VPMULLD_EVEX (YMM, YMM, M32_1to8)/[10;≤18]
VPMULLD_Z (XMM, K, XMM, M128)/[5;≤17]
VPMULLD_Z (XMM, K, XMM, M32_1to4)/[5;≤17]
VPMULLD_Z (XMM, K, XMM, XMM)/[5;10]
VPMULLD_Z (YMM, K, YMM, M256)/[5;≤18]
VPMULLD_Z (YMM, K, YMM, M32_1to8)/[5;≤18]
VPMULLD_Z (YMM, K, YMM, YMM)/[5;10]
VPMULLD_Z (ZMM, K, ZMM, M32_1to16)/[5;≤18]
VPMULLD_Z (ZMM, K, ZMM, M512)/[5;≤18]
VPMULLD_Z (ZMM, K, ZMM, ZMM)/[5;10]
VPMULLQ (XMM, K, XMM, M128)/[15;≤22]
VPMULLQ (XMM, K, XMM, M64_1to2)/[15;≤22]
VPMULLQ (XMM, XMM, M128)/[15;≤22]
VPMULLQ (XMM, XMM, M64_1to2)/[15;≤22]
VPMULLQ (YMM, K, YMM, M256)/[15;≤23]
VPMULLQ (YMM, K, YMM, M64_1to4)/[15;≤23]
VPMULLQ (YMM, YMM, M256)/[15;≤23]
VPMULLQ (YMM, YMM, M64_1to4)/[15;≤23]
VPMULLQ (ZMM, K, ZMM, M512)/[15;≤23]
VPMULLQ (ZMM, K, ZMM, M64_1to8)/[15;≤23]
VPMULLQ (ZMM, ZMM, M512)/[15;≤23]
VPMULLQ (ZMM, ZMM, M64_1to8)/[15;≤23]
VPMULLQ_Z (XMM, K, XMM, M128)/[15;≤22]
VPMULLQ_Z (XMM, K, XMM, M64_1to2)/[15;≤22]
VPMULLQ_Z (YMM, K, YMM, M256)/[15;≤23]
VPMULLQ_Z (YMM, K, YMM, M64_1to4)/[15;≤23]
VPMULLQ_Z (ZMM, K, ZMM, M512)/[15;≤23]
VPMULLQ_Z (ZMM, K, ZMM, M64_1to8)/[15;≤23]
VPMULLW (XMM, K, XMM, M128)/[6;≤14]
VPMULLW (YMM, K, YMM, M256)/[6;≤14]
VPMULLW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULLW (ZMM, ZMM, M512)/[5;≤13]
VPMULLW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULLW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULLW_Z (XMM, K, XMM, M128)/[6;≤14]
VPMULLW_Z (YMM, K, YMM, M256)/[6;≤14]
VPMULLW_Z (ZMM, K, ZMM, M512)/[6;≤14]
VPMULTISHIFTQB (XMM, K, XMM, M128)/[5;≤13]
VPMULTISHIFTQB (XMM, K, XMM, M64_1to2)/[5;≤13]
VPMULTISHIFTQB (XMM, XMM, M128)/[3;≤10]
VPMULTISHIFTQB (XMM, XMM, M64_1to2)/[3;≤10]
VPMULTISHIFTQB (YMM, K, YMM, M256)/[5;≤13]
VPMULTISHIFTQB (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULTISHIFTQB (YMM, YMM, M256)/[3;≤11]
VPMULTISHIFTQB (YMM, YMM, M64_1to4)/[3;≤11]
VPMULTISHIFTQB (ZMM, K, ZMM, M512)/[5;≤13]
VPMULTISHIFTQB (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULTISHIFTQB (ZMM, ZMM, M512)/[3;≤11]
VPMULTISHIFTQB (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMULTISHIFTQB_Z (XMM, K, XMM, M128)/[5;≤13]
VPMULTISHIFTQB_Z (XMM, K, XMM, M64_1to2)/[5;≤13]
VPMULTISHIFTQB_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULTISHIFTQB_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULTISHIFTQB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULTISHIFTQB_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULUDQ (XMM, K, XMM, M128)/[5;≤12]
VPMULUDQ (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULUDQ (YMM, K, YMM, M256)/[5;≤13]
VPMULUDQ (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULUDQ (ZMM, K, ZMM, M512)/[5;≤13]
VPMULUDQ (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULUDQ (ZMM, ZMM, M512)/[5;≤13]
VPMULUDQ (ZMM, ZMM, M64_1to8)/[5;≤13]
VPMULUDQ_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULUDQ_EVEX (XMM, XMM, M64_1to2)/[5;≤12]
VPMULUDQ_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULUDQ_EVEX (YMM, YMM, M64_1to4)/[5;≤13]
VPMULUDQ_Z (XMM, K, XMM, M128)/[5;≤12]
VPMULUDQ_Z (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULUDQ_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULUDQ_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULUDQ_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULUDQ_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPORD (XMM, K, XMM, M128)/[1;≤8]
VPORD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPORD (XMM, XMM, M128)/[1;≤8]
VPORD (XMM, XMM, M32_1to4)/[1;≤8]
VPORD (YMM, K, YMM, M256)/[1;≤9]
VPORD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPORD (YMM, YMM, M256)/[1;≤9]
VPORD (YMM, YMM, M32_1to8)/[1;≤9]
VPORD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPORD (ZMM, K, ZMM, M512)/[1;≤9]
VPORD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPORD (ZMM, ZMM, M512)/[1;≤9]
VPORD_Z (XMM, K, XMM, M128)/[1;≤8]
VPORD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPORD_Z (YMM, K, YMM, M256)/[1;≤9]
VPORD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPORD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPORD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPORQ (XMM, K, XMM, M128)/[1;≤8]
VPORQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPORQ (XMM, XMM, M128)/[1;≤8]
VPORQ (XMM, XMM, M64_1to2)/[1;≤8]
VPORQ (YMM, K, YMM, M256)/[1;≤9]
VPORQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPORQ (YMM, YMM, M256)/[1;≤9]
VPORQ (YMM, YMM, M64_1to4)/[1;≤9]
VPORQ (ZMM, K, ZMM, M512)/[1;≤9]
VPORQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPORQ (ZMM, ZMM, M512)/[1;≤9]
VPORQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPORQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPORQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPORQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPORQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPORQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPORQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPROLD (XMM, K, M128, I8)/[1;≤8]
VPROLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPROLD (XMM, M128, I8)/[≤5;≤8]
VPROLD (XMM, M32_1to4, I8)/[≤5;≤8]
VPROLD (YMM, K, M256, I8)/[1;≤9]
VPROLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPROLD (YMM, M256, I8)/[≤6;≤9]
VPROLD (YMM, M32_1to8, I8)/[≤6;≤9]
VPROLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPROLD (ZMM, K, M512, I8)/[1;≤9]
VPROLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPROLD (ZMM, M512, I8)/[≤6;≤9]
VPROLD_Z (XMM, K, M128, I8)/[1;≤8]
VPROLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPROLD_Z (YMM, K, M256, I8)/[1;≤9]
VPROLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPROLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPROLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPROLQ (XMM, K, M128, I8)/[1;≤8]
VPROLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPROLQ (XMM, M128, I8)/[≤5;≤8]
VPROLQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPROLQ (YMM, K, M256, I8)/[1;≤9]
VPROLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPROLQ (YMM, M256, I8)/[≤6;≤9]
VPROLQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPROLQ (ZMM, K, M512, I8)/[1;≤9]
VPROLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPROLQ (ZMM, M512, I8)/[≤6;≤9]
VPROLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPROLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPROLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPROLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPROLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPROLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPROLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPROLVD (XMM, K, XMM, M128)/[1;≤8]
VPROLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPROLVD (XMM, XMM, M128)/[1;≤8]
VPROLVD (XMM, XMM, M32_1to4)/[1;≤8]
VPROLVD (YMM, K, YMM, M256)/[1;≤9]
VPROLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPROLVD (YMM, YMM, M256)/[1;≤9]
VPROLVD (YMM, YMM, M32_1to8)/[1;≤9]
VPROLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPROLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPROLVD (ZMM, ZMM, M512)/[1;≤9]
VPROLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPROLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPROLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPROLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPROLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPROLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVQ (XMM, K, XMM, M128)/[1;≤8]
VPROLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPROLVQ (XMM, XMM, M128)/[1;≤8]
VPROLVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPROLVQ (YMM, K, YMM, M256)/[1;≤9]
VPROLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPROLVQ (YMM, YMM, M256)/[1;≤9]
VPROLVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPROLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPROLVQ (ZMM, ZMM, M512)/[1;≤9]
VPROLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPROLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPROLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPROLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPROLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPROLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPRORD (XMM, K, M128, I8)/[1;≤8]
VPRORD (XMM, K, M32_1to4, I8)/[1;≤8]
VPRORD (XMM, M128, I8)/[≤5;≤8]
VPRORD (XMM, M32_1to4, I8)/[≤5;≤8]
VPRORD (YMM, K, M256, I8)/[1;≤9]
VPRORD (YMM, K, M32_1to8, I8)/[1;≤9]
VPRORD (YMM, M256, I8)/[≤6;≤9]
VPRORD (YMM, M32_1to8, I8)/[≤6;≤9]
VPRORD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPRORD (ZMM, K, M512, I8)/[1;≤9]
VPRORD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPRORD (ZMM, M512, I8)/[≤6;≤9]
VPRORD_Z (XMM, K, M128, I8)/[1;≤8]
VPRORD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPRORD_Z (YMM, K, M256, I8)/[1;≤9]
VPRORD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPRORD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPRORD_Z (ZMM, K, M512, I8)/[1;≤9]
VPRORQ (XMM, K, M128, I8)/[1;≤8]
VPRORQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPRORQ (XMM, M128, I8)/[≤5;≤8]
VPRORQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPRORQ (YMM, K, M256, I8)/[1;≤9]
VPRORQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPRORQ (YMM, M256, I8)/[≤6;≤9]
VPRORQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPRORQ (ZMM, K, M512, I8)/[1;≤9]
VPRORQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPRORQ (ZMM, M512, I8)/[≤6;≤9]
VPRORQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPRORQ_Z (XMM, K, M128, I8)/[1;≤8]
VPRORQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPRORQ_Z (YMM, K, M256, I8)/[1;≤9]
VPRORQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPRORQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPRORQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPRORVD (XMM, K, XMM, M128)/[1;≤8]
VPRORVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPRORVD (XMM, XMM, M128)/[1;≤8]
VPRORVD (XMM, XMM, M32_1to4)/[1;≤8]
VPRORVD (YMM, K, YMM, M256)/[1;≤9]
VPRORVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPRORVD (YMM, YMM, M256)/[1;≤9]
VPRORVD (YMM, YMM, M32_1to8)/[1;≤9]
VPRORVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPRORVD (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPRORVD (ZMM, ZMM, M512)/[1;≤9]
VPRORVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPRORVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPRORVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPRORVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPRORVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPRORVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVQ (XMM, K, XMM, M128)/[1;≤8]
VPRORVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPRORVQ (XMM, XMM, M128)/[1;≤8]
VPRORVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPRORVQ (YMM, K, YMM, M256)/[1;≤9]
VPRORVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPRORVQ (YMM, YMM, M256)/[1;≤9]
VPRORVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPRORVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPRORVQ (ZMM, ZMM, M512)/[1;≤9]
VPRORVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPRORVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPRORVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPRORVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPRORVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPRORVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSADBW (ZMM, ZMM, M512)/[3;≤11]
VPSADBW_EVEX (XMM, XMM, M128)/[3;≤10]
VPSADBW_EVEX (YMM, YMM, M256)/[3;≤11]
VPSCATTERDD (VSIB_XMM, K, XMM)/[1;≤12]
VPSCATTERDD (VSIB_YMM, K, YMM)/[1;≤15]
VPSCATTERDD (VSIB_ZMM, K, ZMM)/[2;≤25]
VPSCATTERDQ (VSIB_XMM, K, XMM)/[1;≤10]
VPSCATTERDQ (VSIB_XMM, K, YMM)/[1;≤12]
VPSCATTERDQ (VSIB_YMM, K, ZMM)/[2;≤15]
VPSCATTERQD (VSIB_XMM, K, XMM)/[1;≤10]
VPSCATTERQD (VSIB_YMM, K, XMM)/[1;≤12]
VPSCATTERQD (VSIB_ZMM, K, YMM)/[2;≤15]
VPSCATTERQQ (VSIB_XMM, K, XMM)/[1;≤10]
VPSCATTERQQ (VSIB_YMM, K, YMM)/[1;≤12]
VPSCATTERQQ (VSIB_ZMM, K, ZMM)/[2;≤15]
VPSHUFB (XMM, K, XMM, M128)/[3;≤11]
VPSHUFB (YMM, K, YMM, M256)/[3;≤11]
VPSHUFB (ZMM, K, ZMM, M512)/[3;≤11]
VPSHUFB (ZMM, ZMM, M512)/[1;≤9]
VPSHUFB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSHUFB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSHUFB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSHUFB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSHUFB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSHUFD (XMM, K, M128, I8)/[1;≤8]
VPSHUFD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSHUFD (YMM, K, M256, I8)/[1;≤9]
VPSHUFD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSHUFD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSHUFD (ZMM, K, M512, I8)/[1;≤9]
VPSHUFD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSHUFD (ZMM, M512, I8)/[≤6;≤9]
VPSHUFD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSHUFD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSHUFD_Z (XMM, K, M128, I8)/[1;≤8]
VPSHUFD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSHUFD_Z (YMM, K, M256, I8)/[1;≤9]
VPSHUFD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSHUFD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSHUFD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSHUFHW (XMM, K, M128, I8)/[3;≤11]
VPSHUFHW (YMM, K, M256, I8)/[3;≤11]
VPSHUFHW (ZMM, K, M512, I8)/[3;≤11]
VPSHUFHW (ZMM, M512, I8)/[≤6;≤9]
VPSHUFHW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFHW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFHW_Z (XMM, K, M128, I8)/[3;≤11]
VPSHUFHW_Z (YMM, K, M256, I8)/[3;≤11]
VPSHUFHW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSHUFLW (XMM, K, M128, I8)/[3;≤11]
VPSHUFLW (YMM, K, M256, I8)/[3;≤11]
VPSHUFLW (ZMM, K, M512, I8)/[3;≤11]
VPSHUFLW (ZMM, M512, I8)/[≤6;≤9]
VPSHUFLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSHUFLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSHUFLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSLLD (XMM, K, M128, I8)/[1;≤8]
VPSLLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSLLD (XMM, K, XMM, M128)/[1;≤8]
VPSLLD (XMM, K, XMM, XMM)/[1;2]
VPSLLD (YMM, K, M256, I8)/[1;≤9]
VPSLLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSLLD (YMM, K, YMM, M128)/[1;≤9]
VPSLLD (YMM, K, YMM, XMM)/[1;4]
VPSLLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSLLD (ZMM, K, M512, I8)/[1;≤9]
VPSLLD (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLD (ZMM, K, ZMM, XMM)/[1;4]
VPSLLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSLLD (ZMM, M512, I8)/[≤6;≤9]
VPSLLD (ZMM, ZMM, M128)/[1;≤9]
VPSLLD (ZMM, ZMM, XMM)/[3;4]
VPSLLD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSLLD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLD_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSLLD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLD_EVEX (YMM, YMM, XMM)/[3;4]
VPSLLD_Z (XMM, K, M128, I8)/[1;≤8]
VPSLLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSLLD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLD_Z (XMM, K, XMM, XMM)/[1;2]
VPSLLD_Z (YMM, K, M256, I8)/[1;≤9]
VPSLLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSLLD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSLLD_Z (YMM, K, YMM, XMM)/[1;4]
VPSLLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSLLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSLLD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSLLDQ (ZMM, M512, I8)/[≤6;≤9]
VPSLLDQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLDQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLQ (XMM, K, M128, I8)/[1;≤8]
VPSLLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSLLQ (XMM, K, XMM, M128)/[1;≤8]
VPSLLQ (XMM, K, XMM, XMM)/[1;2]
VPSLLQ (YMM, K, M256, I8)/[1;≤9]
VPSLLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSLLQ (YMM, K, YMM, M128)/[1;≤9]
VPSLLQ (YMM, K, YMM, XMM)/[1;4]
VPSLLQ (ZMM, K, M512, I8)/[1;≤9]
VPSLLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSLLQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLQ (ZMM, K, ZMM, XMM)/[1;4]
VPSLLQ (ZMM, M512, I8)/[≤6;≤9]
VPSLLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSLLQ (ZMM, ZMM, M128)/[1;≤9]
VPSLLQ (ZMM, ZMM, XMM)/[3;4]
VPSLLQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLQ_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPSLLQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLQ_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLQ_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPSLLQ_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLQ_EVEX (YMM, YMM, XMM)/[3;4]
VPSLLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSLLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSLLQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSLLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSLLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSLLQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSLLQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSLLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSLLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSLLQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSLLVD (XMM, K, XMM, M128)/[1;≤8]
VPSLLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSLLVD (YMM, K, YMM, M256)/[1;≤9]
VPSLLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSLLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSLLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSLLVD (ZMM, ZMM, M512)/[1;≤9]
VPSLLVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSLLVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSLLVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSLLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSLLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSLLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSLLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSLLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVQ (XMM, K, XMM, M128)/[1;≤8]
VPSLLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSLLVQ (YMM, K, YMM, M256)/[1;≤9]
VPSLLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSLLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSLLVQ (ZMM, ZMM, M512)/[1;≤9]
VPSLLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSLLVQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLVQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSLLVQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSLLVQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSLLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSLLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSLLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSLLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSLLVW (XMM, K, XMM, M128)/[3;≤11]
VPSLLVW (XMM, XMM, M128)/[1;≤8]
VPSLLVW (YMM, K, YMM, M256)/[3;≤11]
VPSLLVW (YMM, YMM, M256)/[1;≤9]
VPSLLVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSLLVW (ZMM, ZMM, M512)/[1;≤9]
VPSLLVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSLLVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSLLVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSLLW (XMM, K, M128, I8)/[3;≤11]
VPSLLW (XMM, K, XMM, M128)/[3;≤11]
VPSLLW (XMM, K, XMM, XMM)/[3;4]
VPSLLW (YMM, K, M256, I8)/[3;≤11]
VPSLLW (YMM, K, YMM, M128)/[3;≤11]
VPSLLW (YMM, K, YMM, XMM)/[3;6]
VPSLLW (ZMM, K, M512, I8)/[3;≤11]
VPSLLW (ZMM, K, ZMM, M128)/[3;≤11]
VPSLLW (ZMM, K, ZMM, XMM)/[3;6]
VPSLLW (ZMM, M512, I8)/[≤6;≤9]
VPSLLW (ZMM, ZMM, M128)/[1;≤9]
VPSLLW (ZMM, ZMM, XMM)/[3;4]
VPSLLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLW_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLW_EVEX (YMM, YMM, XMM)/[3;4]
VPSLLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSLLW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSLLW_Z (XMM, K, XMM, XMM)/[3;4]
VPSLLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSLLW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSLLW_Z (YMM, K, YMM, XMM)/[3;6]
VPSLLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSLLW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSLLW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSRAD (XMM, K, M128, I8)/[1;≤8]
VPSRAD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRAD (XMM, K, XMM, M128)/[1;≤8]
VPSRAD (XMM, K, XMM, XMM)/[1;2]
VPSRAD (YMM, K, M256, I8)/[1;≤9]
VPSRAD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRAD (YMM, K, YMM, M128)/[1;≤9]
VPSRAD (YMM, K, YMM, XMM)/[1;4]
VPSRAD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRAD (ZMM, K, M512, I8)/[1;≤9]
VPSRAD (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAD (ZMM, K, ZMM, XMM)/[1;4]
VPSRAD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSRAD (ZMM, M512, I8)/[≤6;≤9]
VPSRAD (ZMM, ZMM, M128)/[1;≤9]
VPSRAD (ZMM, ZMM, XMM)/[3;4]
VPSRAD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRAD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSRAD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAD_EVEX (XMM, XMM, XMM)/[1;2]
VPSRAD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRAD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSRAD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRAD_EVEX (YMM, YMM, XMM)/[3;4]
VPSRAD_Z (XMM, K, M128, I8)/[1;≤8]
VPSRAD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRAD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAD_Z (XMM, K, XMM, XMM)/[1;2]
VPSRAD_Z (YMM, K, M256, I8)/[1;≤9]
VPSRAD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRAD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRAD_Z (YMM, K, YMM, XMM)/[1;4]
VPSRAD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRAD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRAD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRAQ (XMM, K, M128, I8)/[1;≤8]
VPSRAQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRAQ (XMM, K, XMM, M128)/[1;≤8]
VPSRAQ (XMM, K, XMM, XMM)/[1;2]
VPSRAQ (XMM, M128, I8)/[≤5;≤8]
VPSRAQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPSRAQ (XMM, XMM, M128)/[1;≤8]
VPSRAQ (XMM, XMM, XMM)/[1;2]
VPSRAQ (YMM, K, M256, I8)/[1;≤9]
VPSRAQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRAQ (YMM, K, YMM, M128)/[1;≤9]
VPSRAQ (YMM, K, YMM, XMM)/[1;4]
VPSRAQ (YMM, M256, I8)/[≤6;≤9]
VPSRAQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPSRAQ (YMM, YMM, M128)/[1;≤9]
VPSRAQ (YMM, YMM, XMM)/[3;4]
VPSRAQ (ZMM, K, M512, I8)/[1;≤9]
VPSRAQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRAQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAQ (ZMM, K, ZMM, XMM)/[1;4]
VPSRAQ (ZMM, M512, I8)/[≤6;≤9]
VPSRAQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSRAQ (ZMM, ZMM, M128)/[1;≤9]
VPSRAQ (ZMM, ZMM, XMM)/[3;4]
VPSRAQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSRAQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRAQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSRAQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSRAQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRAQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRAQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSRAQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRAQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRAQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRAVD (XMM, K, XMM, M128)/[1;≤8]
VPSRAVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRAVD (YMM, K, YMM, M256)/[1;≤9]
VPSRAVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRAVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRAVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSRAVD (ZMM, ZMM, M512)/[1;≤9]
VPSRAVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSRAVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRAVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSRAVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRAVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRAVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRAVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRAVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVQ (XMM, K, XMM, M128)/[1;≤8]
VPSRAVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRAVQ (XMM, XMM, M128)/[1;≤8]
VPSRAVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPSRAVQ (YMM, K, YMM, M256)/[1;≤9]
VPSRAVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRAVQ (YMM, YMM, M256)/[1;≤9]
VPSRAVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPSRAVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRAVQ (ZMM, ZMM, M512)/[1;≤9]
VPSRAVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSRAVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRAVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRAVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRAVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRAVW (XMM, K, XMM, M128)/[3;≤11]
VPSRAVW (XMM, XMM, M128)/[1;≤8]
VPSRAVW (YMM, K, YMM, M256)/[3;≤11]
VPSRAVW (YMM, YMM, M256)/[1;≤9]
VPSRAVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSRAVW (ZMM, ZMM, M512)/[1;≤9]
VPSRAVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRAVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSRAVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSRAW (XMM, K, M128, I8)/[3;≤11]
VPSRAW (XMM, K, XMM, M128)/[3;≤11]
VPSRAW (XMM, K, XMM, XMM)/[3;4]
VPSRAW (YMM, K, M256, I8)/[3;≤11]
VPSRAW (YMM, K, YMM, M128)/[3;≤11]
VPSRAW (YMM, K, YMM, XMM)/[3;6]
VPSRAW (ZMM, K, M512, I8)/[3;≤11]
VPSRAW (ZMM, K, ZMM, M128)/[3;≤11]
VPSRAW (ZMM, K, ZMM, XMM)/[3;6]
VPSRAW (ZMM, M512, I8)/[≤6;≤9]
VPSRAW (ZMM, ZMM, M128)/[1;≤9]
VPSRAW (ZMM, ZMM, XMM)/[3;4]
VPSRAW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRAW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAW_EVEX (XMM, XMM, XMM)/[1;2]
VPSRAW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRAW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRAW_EVEX (YMM, YMM, XMM)/[3;4]
VPSRAW_Z (XMM, K, M128, I8)/[3;≤11]
VPSRAW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRAW_Z (XMM, K, XMM, XMM)/[3;4]
VPSRAW_Z (YMM, K, M256, I8)/[3;≤11]
VPSRAW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSRAW_Z (YMM, K, YMM, XMM)/[3;6]
VPSRAW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSRAW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSRAW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSRLD (XMM, K, M128, I8)/[1;≤8]
VPSRLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRLD (XMM, K, XMM, M128)/[1;≤8]
VPSRLD (XMM, K, XMM, XMM)/[1;2]
VPSRLD (YMM, K, M256, I8)/[1;≤9]
VPSRLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRLD (YMM, K, YMM, M128)/[1;≤9]
VPSRLD (YMM, K, YMM, XMM)/[1;4]
VPSRLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRLD (ZMM, K, M512, I8)/[1;≤9]
VPSRLD (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLD (ZMM, K, ZMM, XMM)/[1;4]
VPSRLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSRLD (ZMM, M512, I8)/[≤6;≤9]
VPSRLD (ZMM, ZMM, M128)/[1;≤9]
VPSRLD (ZMM, ZMM, XMM)/[3;4]
VPSRLD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSRLD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLD_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSRLD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLD_EVEX (YMM, YMM, XMM)/[3;4]
VPSRLD_Z (XMM, K, M128, I8)/[1;≤8]
VPSRLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRLD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLD_Z (XMM, K, XMM, XMM)/[1;2]
VPSRLD_Z (YMM, K, M256, I8)/[1;≤9]
VPSRLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRLD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRLD_Z (YMM, K, YMM, XMM)/[1;4]
VPSRLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRLD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRLDQ (ZMM, M512, I8)/[≤6;≤9]
VPSRLDQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLDQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLQ (XMM, K, M128, I8)/[1;≤8]
VPSRLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRLQ (XMM, K, XMM, M128)/[1;≤8]
VPSRLQ (XMM, K, XMM, XMM)/[1;2]
VPSRLQ (YMM, K, M256, I8)/[1;≤9]
VPSRLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRLQ (YMM, K, YMM, M128)/[1;≤9]
VPSRLQ (YMM, K, YMM, XMM)/[1;4]
VPSRLQ (ZMM, K, M512, I8)/[1;≤9]
VPSRLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRLQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLQ (ZMM, K, ZMM, XMM)/[1;4]
VPSRLQ (ZMM, M512, I8)/[≤6;≤9]
VPSRLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSRLQ (ZMM, ZMM, M128)/[1;≤9]
VPSRLQ (ZMM, ZMM, XMM)/[3;4]
VPSRLQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLQ_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPSRLQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLQ_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLQ_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPSRLQ_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLQ_EVEX (YMM, YMM, XMM)/[3;4]
VPSRLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSRLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRLQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSRLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSRLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRLQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRLQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSRLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRLQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRLVD (XMM, K, XMM, M128)/[1;≤8]
VPSRLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRLVD (YMM, K, YMM, M256)/[1;≤9]
VPSRLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSRLVD (ZMM, ZMM, M512)/[1;≤9]
VPSRLVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSRLVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRLVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSRLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVQ (XMM, K, XMM, M128)/[1;≤8]
VPSRLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRLVQ (YMM, K, YMM, M256)/[1;≤9]
VPSRLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRLVQ (ZMM, ZMM, M512)/[1;≤9]
VPSRLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSRLVQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLVQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSRLVQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRLVQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSRLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRLVW (XMM, K, XMM, M128)/[3;≤11]
VPSRLVW (XMM, XMM, M128)/[1;≤8]
VPSRLVW (YMM, K, YMM, M256)/[3;≤11]
VPSRLVW (YMM, YMM, M256)/[1;≤9]
VPSRLVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSRLVW (ZMM, ZMM, M512)/[1;≤9]
VPSRLVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRLVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSRLVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSRLW (XMM, K, M128, I8)/[3;≤11]
VPSRLW (XMM, K, XMM, M128)/[3;≤11]
VPSRLW (XMM, K, XMM, XMM)/[3;4]
VPSRLW (YMM, K, M256, I8)/[3;≤11]
VPSRLW (YMM, K, YMM, M128)/[3;≤11]
VPSRLW (YMM, K, YMM, XMM)/[3;6]
VPSRLW (ZMM, K, M512, I8)/[3;≤11]
VPSRLW (ZMM, K, ZMM, M128)/[3;≤11]
VPSRLW (ZMM, K, ZMM, XMM)/[3;6]
VPSRLW (ZMM, M512, I8)/[≤6;≤9]
VPSRLW (ZMM, ZMM, M128)/[1;≤9]
VPSRLW (ZMM, ZMM, XMM)/[3;4]
VPSRLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLW_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLW_EVEX (YMM, YMM, XMM)/[3;4]
VPSRLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSRLW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRLW_Z (XMM, K, XMM, XMM)/[3;4]
VPSRLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSRLW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSRLW_Z (YMM, K, YMM, XMM)/[3;6]
VPSRLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSRLW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSRLW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSUBB (XMM, K, XMM, M128)/[3;≤11]
VPSUBB (YMM, K, YMM, M256)/[3;≤11]
VPSUBB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBB (ZMM, ZMM, M512)/[1;≤9]
VPSUBB (ZMM, ZMM, ZMM)/[0;1]
VPSUBB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBD (XMM, K, XMM, M128)/[1;≤8]
VPSUBD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSUBD (YMM, K, YMM, M256)/[1;≤9]
VPSUBD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSUBD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSUBD (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSUBD (ZMM, ZMM, M512)/[1;≤9]
VPSUBD (ZMM, ZMM, ZMM)/[0;1]
VPSUBD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSUBD_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSUBD_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSUBD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSUBD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSUBD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSUBD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSUBD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBQ (XMM, K, XMM, M128)/[1;≤8]
VPSUBQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSUBQ (YMM, K, YMM, M256)/[1;≤9]
VPSUBQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSUBQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSUBQ (ZMM, ZMM, M512)/[1;≤9]
VPSUBQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSUBQ (ZMM, ZMM, ZMM)/[0;1]
VPSUBQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSUBQ_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSUBQ_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSUBQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSUBQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSUBQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSUBQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSUBSB (XMM, K, XMM, M128)/[3;≤11]
VPSUBSB (YMM, K, YMM, M256)/[3;≤11]
VPSUBSB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSB (ZMM, ZMM, M512)/[1;≤9]
VPSUBSB (ZMM, ZMM, ZMM)/[0;1]
VPSUBSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBSB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBSB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSW (XMM, K, XMM, M128)/[3;≤11]
VPSUBSW (YMM, K, YMM, M256)/[3;≤11]
VPSUBSW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSW (ZMM, ZMM, M512)/[1;≤9]
VPSUBSW (ZMM, ZMM, ZMM)/[0;1]
VPSUBSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBSW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBSW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSB (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSB (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSB (ZMM, ZMM, M512)/[1;≤9]
VPSUBUSB (ZMM, ZMM, ZMM)/[0;1]
VPSUBUSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBUSB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBUSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBUSB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBUSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSW (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSW (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSW (ZMM, ZMM, M512)/[1;≤9]
VPSUBUSW (ZMM, ZMM, ZMM)/[0;1]
VPSUBUSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBUSW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBUSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBUSW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBUSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBW (XMM, K, XMM, M128)/[3;≤11]
VPSUBW (YMM, K, YMM, M256)/[3;≤11]
VPSUBW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBW (ZMM, ZMM, M512)/[1;≤9]
VPSUBW (ZMM, ZMM, ZMM)/[0;1]
VPSUBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPTERNLOGD (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGD (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD (XMM, XMM, M128, I8)/[1;≤8]
VPTERNLOGD (XMM, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGD (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD (YMM, YMM, M256, I8)/[1;≤9]
VPTERNLOGD (YMM, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGD (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD (ZMM, ZMM, M512, I8)/[1;≤9]
VPTERNLOGD_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGD_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGD_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ (XMM, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ (YMM, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ (YMM, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VPTERNLOGQ (ZMM, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VPTERNLOGQ_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VPUNPCKHBW (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHBW (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHBW (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHBW (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHDQ (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHDQ (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHDQ (ZMM, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHDQ_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHDQ_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHDQ_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHDQ_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHQDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHQDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHQDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHQDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHQDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHQDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHQDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHQDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHWD (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHWD (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHWD (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHWD (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHWD_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHWD_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHWD_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHWD_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHWD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLBW (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLBW (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLBW (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLBW (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLDQ (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLDQ (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLDQ (ZMM, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLDQ_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLDQ_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLDQ_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLDQ_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLQDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLQDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLQDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLQDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLQDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLQDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLQDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLQDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLWD (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLWD (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLWD (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLWD (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLWD_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLWD_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLWD_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLWD_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLWD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPXORD (XMM, K, XMM, M128)/[1;≤8]
VPXORD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPXORD (XMM, XMM, M128)/[1;≤8]
VPXORD (XMM, XMM, M32_1to4)/[1;≤8]
VPXORD (XMM, XMM, XMM)/[0;1]
VPXORD (YMM, K, YMM, M256)/[1;≤9]
VPXORD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPXORD (YMM, YMM, M256)/[1;≤9]
VPXORD (YMM, YMM, M32_1to8)/[1;≤9]
VPXORD (YMM, YMM, YMM)/[0;1]
VPXORD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPXORD (ZMM, K, ZMM, M512)/[1;≤9]
VPXORD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPXORD (ZMM, ZMM, M512)/[1;≤9]
VPXORD (ZMM, ZMM, ZMM)/[0;1]
VPXORD_Z (XMM, K, XMM, M128)/[1;≤8]
VPXORD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPXORD_Z (YMM, K, YMM, M256)/[1;≤9]
VPXORD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPXORD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPXORD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPXORQ (XMM, K, XMM, M128)/[1;≤8]
VPXORQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPXORQ (XMM, XMM, M128)/[1;≤8]
VPXORQ (XMM, XMM, M64_1to2)/[1;≤8]
VPXORQ (XMM, XMM, XMM)/[0;1]
VPXORQ (YMM, K, YMM, M256)/[1;≤9]
VPXORQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPXORQ (YMM, YMM, M256)/[1;≤9]
VPXORQ (YMM, YMM, M64_1to4)/[1;≤9]
VPXORQ (YMM, YMM, YMM)/[0;1]
VPXORQ (ZMM, K, ZMM, M512)/[1;≤9]
VPXORQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPXORQ (ZMM, ZMM, M512)/[1;≤9]
VPXORQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPXORQ (ZMM, ZMM, ZMM)/[0;1]
VPXORQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPXORQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPXORQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPXORQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPXORQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPXORQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VRANGEPD (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPD (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD (XMM, XMM, M128, I8)/[4;≤11]
VRANGEPD (XMM, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPD (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD (YMM, YMM, M256, I8)/[4;≤12]
VRANGEPD (YMM, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPD (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPD (ZMM, ZMM, M512, I8)/[4;≤12]
VRANGEPD (ZMM, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPD_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPD_Z (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPD_Z (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPS (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPS (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS (XMM, XMM, M128, I8)/[4;≤11]
VRANGEPS (XMM, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPS (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS (YMM, YMM, M256, I8)/[4;≤12]
VRANGEPS (YMM, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPS (ZMM, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS (ZMM, ZMM, M512, I8)/[4;≤12]
VRANGEPS_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPS_Z (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPS_Z (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGESD (XMM, K, XMM, M64, I8)/[4;≤11]
VRANGESD (XMM, XMM, M64, I8)/[4;≤11]
VRANGESD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VRANGESS (XMM, K, XMM, M32, I8)/[4;≤11]
VRANGESS (XMM, XMM, M32, I8)/[4;≤11]
VRANGESS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VRCP14PD (XMM, K, M128)/[4;≤11]
VRCP14PD (XMM, K, M64_1to2)/[4;≤11]
VRCP14PD (XMM, M128)/[≤8;≤11]
VRCP14PD (XMM, M64_1to2)/[≤8;≤11]
VRCP14PD (YMM, K, M256)/[4;≤12]
VRCP14PD (YMM, K, M64_1to4)/[4;≤12]
VRCP14PD (YMM, M256)/[≤9;≤12]
VRCP14PD (YMM, M64_1to4)/[≤9;≤12]
VRCP14PD (ZMM, K, M512)/[2;≤14]
VRCP14PD (ZMM, K, M64_1to8)/[2;≤14]
VRCP14PD (ZMM, K, ZMM)/[2;7]
VRCP14PD (ZMM, M512)/[≤12;≤14]
VRCP14PD (ZMM, M64_1to8)/[≤12;≤14]
VRCP14PD_Z (XMM, K, M128)/[4;≤11]
VRCP14PD_Z (XMM, K, M64_1to2)/[4;≤11]
VRCP14PD_Z (YMM, K, M256)/[4;≤12]
VRCP14PD_Z (YMM, K, M64_1to4)/[4;≤12]
VRCP14PD_Z (ZMM, K, M512)/[6;≤14]
VRCP14PD_Z (ZMM, K, M64_1to8)/[6;≤14]
VRCP14PD_Z (ZMM, K, ZMM)/[6;7]
VRCP14PS (XMM, K, M128)/[4;≤11]
VRCP14PS (XMM, K, M32_1to4)/[4;≤11]
VRCP14PS (XMM, M128)/[≤8;≤11]
VRCP14PS (XMM, M32_1to4)/[≤8;≤11]
VRCP14PS (YMM, K, M256)/[4;≤12]
VRCP14PS (YMM, K, M32_1to8)/[4;≤12]
VRCP14PS (YMM, M256)/[≤9;≤12]
VRCP14PS (YMM, M32_1to8)/[≤9;≤12]
VRCP14PS (ZMM, K, M32_1to16)/[2;≤14]
VRCP14PS (ZMM, K, M512)/[2;≤14]
VRCP14PS (ZMM, K, ZMM)/[2;7]
VRCP14PS (ZMM, M32_1to16)/[≤12;≤14]
VRCP14PS (ZMM, M512)/[≤12;≤14]
VRCP14PS_Z (XMM, K, M128)/[4;≤11]
VRCP14PS_Z (XMM, K, M32_1to4)/[4;≤11]
VRCP14PS_Z (YMM, K, M256)/[4;≤12]
VRCP14PS_Z (YMM, K, M32_1to8)/[4;≤12]
VRCP14PS_Z (ZMM, K, M32_1to16)/[6;≤14]
VRCP14PS_Z (ZMM, K, M512)/[6;≤14]
VRCP14PS_Z (ZMM, K, ZMM)/[6;7]
VRCP14SD (XMM, K, XMM, M64)/[4;≤11]
VRCP14SD (XMM, XMM, M64)/[4;≤11]
VRCP14SD_Z (XMM, K, XMM, M64)/[4;≤11]
VRCP14SS (XMM, K, XMM, M32)/[4;≤11]
VRCP14SS (XMM, XMM, M32)/[4;≤11]
VRCP14SS_Z (XMM, K, XMM, M32)/[4;≤11]
VREDUCEPD (XMM, K, M128, I8)/[4;≤11]
VREDUCEPD (XMM, K, M64_1to2, I8)/[4;≤11]
VREDUCEPD (XMM, M128, I8)/[≤8;≤11]
VREDUCEPD (XMM, M64_1to2, I8)/[≤8;≤11]
VREDUCEPD (YMM, K, M256, I8)/[4;≤12]
VREDUCEPD (YMM, K, M64_1to4, I8)/[4;≤12]
VREDUCEPD (YMM, M256, I8)/[≤9;≤12]
VREDUCEPD (YMM, M64_1to4, I8)/[≤9;≤12]
VREDUCEPD (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPD (ZMM, K, M64_1to8, I8)/[4;≤12]
VREDUCEPD (ZMM, M512, I8)/[≤9;≤12]
VREDUCEPD (ZMM, M64_1to8, I8)/[≤9;≤12]
VREDUCEPD_Z (XMM, K, M128, I8)/[4;≤11]
VREDUCEPD_Z (XMM, K, M64_1to2, I8)/[4;≤11]
VREDUCEPD_Z (YMM, K, M256, I8)/[4;≤12]
VREDUCEPD_Z (YMM, K, M64_1to4, I8)/[4;≤12]
VREDUCEPD_Z (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPD_Z (ZMM, K, M64_1to8, I8)/[4;≤12]
VREDUCEPS (XMM, K, M128, I8)/[4;≤11]
VREDUCEPS (XMM, K, M32_1to4, I8)/[4;≤11]
VREDUCEPS (XMM, M128, I8)/[≤8;≤11]
VREDUCEPS (XMM, M32_1to4, I8)/[≤8;≤11]
VREDUCEPS (YMM, K, M256, I8)/[4;≤12]
VREDUCEPS (YMM, K, M32_1to8, I8)/[4;≤12]
VREDUCEPS (YMM, M256, I8)/[≤9;≤12]
VREDUCEPS (YMM, M32_1to8, I8)/[≤9;≤12]
VREDUCEPS (ZMM, K, M32_1to16, I8)/[4;≤12]
VREDUCEPS (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPS (ZMM, M32_1to16, I8)/[≤9;≤12]
VREDUCEPS (ZMM, M512, I8)/[≤9;≤12]
VREDUCEPS_Z (XMM, K, M128, I8)/[4;≤11]
VREDUCEPS_Z (XMM, K, M32_1to4, I8)/[4;≤11]
VREDUCEPS_Z (YMM, K, M256, I8)/[4;≤12]
VREDUCEPS_Z (YMM, K, M32_1to8, I8)/[4;≤12]
VREDUCEPS_Z (ZMM, K, M32_1to16, I8)/[4;≤12]
VREDUCEPS_Z (ZMM, K, M512, I8)/[4;≤12]
VREDUCESD (XMM, K, XMM, M64, I8)/[4;≤11]
VREDUCESD (XMM, XMM, M64, I8)/[4;≤11]
VREDUCESD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VREDUCESS (XMM, K, XMM, M32, I8)/[4;≤11]
VREDUCESS (XMM, XMM, M32, I8)/[4;≤11]
VREDUCESS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VRNDSCALEPD (XMM, K, M128, I8)/[4;≤15]
VRNDSCALEPD (XMM, K, M64_1to2, I8)/[4;≤15]
VRNDSCALEPD (XMM, K, XMM, I8)/[4;8]
VRNDSCALEPD (XMM, M128, I8)/[≤12;≤15]
VRNDSCALEPD (XMM, M64_1to2, I8)/[≤12;≤15]
VRNDSCALEPD (YMM, K, M256, I8)/[4;≤16]
VRNDSCALEPD (YMM, K, M64_1to4, I8)/[4;≤16]
VRNDSCALEPD (YMM, K, YMM, I8)/[4;8]
VRNDSCALEPD (YMM, M256, I8)/[≤13;≤16]
VRNDSCALEPD (YMM, M64_1to4, I8)/[≤13;≤16]
VRNDSCALEPD (ZMM, K, M512, I8)/[4;≤16]
VRNDSCALEPD (ZMM, K, M64_1to8, I8)/[4;≤16]
VRNDSCALEPD (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPD (ZMM, M512, I8)/[≤13;≤16]
VRNDSCALEPD (ZMM, M64_1to8, I8)/[≤13;≤16]
VRNDSCALEPD_SAE (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPD_Z (XMM, K, M128, I8)/[8;≤15]
VRNDSCALEPD_Z (XMM, K, M64_1to2, I8)/[8;≤15]
VRNDSCALEPD_Z (YMM, K, M256, I8)/[8;≤16]
VRNDSCALEPD_Z (YMM, K, M64_1to4, I8)/[8;≤16]
VRNDSCALEPD_Z (ZMM, K, M512, I8)/[8;≤16]
VRNDSCALEPD_Z (ZMM, K, M64_1to8, I8)/[8;≤16]
VRNDSCALEPS (XMM, K, M128, I8)/[4;≤15]
VRNDSCALEPS (XMM, K, M32_1to4, I8)/[4;≤15]
VRNDSCALEPS (XMM, K, XMM, I8)/[4;8]
VRNDSCALEPS (XMM, M128, I8)/[≤12;≤15]
VRNDSCALEPS (XMM, M32_1to4, I8)/[≤12;≤15]
VRNDSCALEPS (YMM, K, M256, I8)/[4;≤16]
VRNDSCALEPS (YMM, K, M32_1to8, I8)/[4;≤16]
VRNDSCALEPS (YMM, K, YMM, I8)/[4;8]
VRNDSCALEPS (YMM, M256, I8)/[≤13;≤16]
VRNDSCALEPS (YMM, M32_1to8, I8)/[≤13;≤16]
VRNDSCALEPS (ZMM, K, M32_1to16, I8)/[4;≤16]
VRNDSCALEPS (ZMM, K, M512, I8)/[4;≤16]
VRNDSCALEPS (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPS (ZMM, M32_1to16, I8)/[≤13;≤16]
VRNDSCALEPS (ZMM, M512, I8)/[≤13;≤16]
VRNDSCALEPS_SAE (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPS_Z (XMM, K, M128, I8)/[8;≤15]
VRNDSCALEPS_Z (XMM, K, M32_1to4, I8)/[8;≤15]
VRNDSCALEPS_Z (YMM, K, M256, I8)/[8;≤16]
VRNDSCALEPS_Z (YMM, K, M32_1to8, I8)/[8;≤16]
VRNDSCALEPS_Z (ZMM, K, M32_1to16, I8)/[8;≤16]
VRNDSCALEPS_Z (ZMM, K, M512, I8)/[8;≤16]
VRNDSCALESD (XMM, K, XMM, M64, I8)/[4;≤15]
VRNDSCALESD (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESD (XMM, XMM, M64, I8)/[8;≤15]
VRNDSCALESD_SAE (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESD_Z (XMM, K, XMM, M64, I8)/[8;≤15]
VRNDSCALESS (XMM, K, XMM, M32, I8)/[4;≤15]
VRNDSCALESS (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESS (XMM, XMM, M32, I8)/[8;≤15]
VRNDSCALESS_SAE (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESS_Z (XMM, K, XMM, M32, I8)/[8;≤15]
VRSQRT14PD (XMM, K, M128)/≤11
VRSQRT14PD (XMM, K, M64_1to2)/≤11
VRSQRT14PD (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PD (XMM, M128)/≤11
VRSQRT14PD (XMM, M64_1to2)/≤11
VRSQRT14PD (XMM, XMM)/[≤4.0;≤5]
VRSQRT14PD (YMM, K, M256)/≤12
VRSQRT14PD (YMM, K, M64_1to4)/≤12
VRSQRT14PD (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PD (YMM, M256)/≤12
VRSQRT14PD (YMM, M64_1to4)/≤12
VRSQRT14PD (YMM, YMM)/[≤4.0;≤5]
VRSQRT14PD (ZMM, K, M512)/≤14
VRSQRT14PD (ZMM, K, M64_1to8)/≤14
VRSQRT14PD (ZMM, K, ZMM)/[≤6.0;≤7]
VRSQRT14PD (ZMM, M512)/≤14
VRSQRT14PD (ZMM, M64_1to8)/≤14
VRSQRT14PD (ZMM, ZMM)/[≤6.0;≤7]
VRSQRT14PD_Z (XMM, K, M128)/≤11
VRSQRT14PD_Z (XMM, K, M64_1to2)/≤11
VRSQRT14PD_Z (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PD_Z (YMM, K, M256)/≤12
VRSQRT14PD_Z (YMM, K, M64_1to4)/≤12
VRSQRT14PD_Z (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PD_Z (ZMM, K, M512)/≤14
VRSQRT14PD_Z (ZMM, K, M64_1to8)/≤14
VRSQRT14PD_Z (ZMM, K, ZMM)/[≤6.0;≤7]
VRSQRT14PS (XMM, K, M128)/≤11
VRSQRT14PS (XMM, K, M32_1to4)/≤11
VRSQRT14PS (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PS (XMM, M128)/≤11
VRSQRT14PS (XMM, M32_1to4)/≤11
VRSQRT14PS (XMM, XMM)/[≤4.0;≤5]
VRSQRT14PS (YMM, K, M256)/≤12
VRSQRT14PS (YMM, K, M32_1to8)/≤12
VRSQRT14PS (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PS (YMM, M256)/≤12
VRSQRT14PS (YMM, M32_1to8)/≤12
VRSQRT14PS (YMM, YMM)/[≤4.0;≤5]
VRSQRT14PS (ZMM, K, M32_1to16)/≤14
VRSQRT14PS (ZMM, K, M512)/≤14
VRSQRT14PS (ZMM, K, ZMM)/[≤6.0;≤7]
VRSQRT14PS (ZMM, M32_1to16)/≤14
VRSQRT14PS (ZMM, M512)/≤14
VRSQRT14PS (ZMM, ZMM)/[≤6.0;≤7]
VRSQRT14PS_Z (XMM, K, M128)/≤11
VRSQRT14PS_Z (XMM, K, M32_1to4)/≤11
VRSQRT14PS_Z (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PS_Z (YMM, K, M256)/≤12
VRSQRT14PS_Z (YMM, K, M32_1to8)/≤12
VRSQRT14PS_Z (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PS_Z (ZMM, K, M32_1to16)/≤14
VRSQRT14PS_Z (ZMM, K, M512)/≤14
VRSQRT14PS_Z (ZMM, K, ZMM)/[≤6.0;≤7]
VRSQRT14SD (XMM, K, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SD (XMM, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD (XMM, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SD_Z (XMM, K, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD_Z (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS (XMM, K, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS (XMM, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS (XMM, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS_Z (XMM, K, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS_Z (XMM, K, XMM, XMM)/[≤4.0;≤5]
VSCALEFPD (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VSCALEFPD (XMM, XMM, M128)/[4;≤11]
VSCALEFPD (XMM, XMM, M64_1to2)/[4;≤11]
VSCALEFPD (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VSCALEFPD (YMM, YMM, M256)/[4;≤12]
VSCALEFPD (YMM, YMM, M64_1to4)/[4;≤12]
VSCALEFPD (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSCALEFPD (ZMM, ZMM, M512)/[4;≤12]
VSCALEFPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VSCALEFPD_Z (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VSCALEFPD_Z (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VSCALEFPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSCALEFPS (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VSCALEFPS (XMM, XMM, M128)/[4;≤11]
VSCALEFPS (XMM, XMM, M32_1to4)/[4;≤11]
VSCALEFPS (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VSCALEFPS (YMM, YMM, M256)/[4;≤12]
VSCALEFPS (YMM, YMM, M32_1to8)/[4;≤12]
VSCALEFPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS (ZMM, ZMM, M512)/[4;≤12]
VSCALEFPS_Z (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VSCALEFPS_Z (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VSCALEFPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFSD (XMM, K, XMM, M64)/[4;≤11]
VSCALEFSD (XMM, XMM, M64)/[4;≤11]
VSCALEFSD_Z (XMM, K, XMM, M64)/[4;≤11]
VSCALEFSS (XMM, K, XMM, M32)/[4;≤11]
VSCALEFSS (XMM, XMM, M32)/[4;≤11]
VSCALEFSS_Z (XMM, K, XMM, M32)/[4;≤11]
VSCATTERDPD (VSIB_XMM, K, XMM)/[1;≤10]
VSCATTERDPD (VSIB_XMM, K, YMM)/[1;≤12]
VSCATTERDPD (VSIB_YMM, K, ZMM)/[2;≤15]
VSCATTERDPS (VSIB_XMM, K, XMM)/[1;≤12]
VSCATTERDPS (VSIB_YMM, K, YMM)/[1;≤15]
VSCATTERDPS (VSIB_ZMM, K, ZMM)/[2;≤25]
VSCATTERQPD (VSIB_XMM, K, XMM)/[1;≤10]
VSCATTERQPD (VSIB_YMM, K, YMM)/[1;≤12]
VSCATTERQPD (VSIB_ZMM, K, ZMM)/[2;≤15]
VSCATTERQPS (VSIB_XMM, K, XMM)/[1;≤10]
VSCATTERQPS (VSIB_YMM, K, XMM)/[1;≤12]
VSCATTERQPS (VSIB_ZMM, K, YMM)/[2;≤15]
VSHUFF32X4 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF32X4 (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFF32X4 (YMM, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4 (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF32X4 (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFF32X4_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF32X4_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF64X2 (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFF64X2 (YMM, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2 (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFF64X2 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2 (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFF64X2_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF64X2_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI32X4 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI32X4 (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFI32X4 (YMM, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4 (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI32X4 (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFI32X4_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI32X4_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI64X2 (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFI64X2 (YMM, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2 (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI64X2 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2 (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI64X2_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI64X2_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFPD (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPD (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPD (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPD (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPD (ZMM, ZMM, M512, I8)/[1;≤9]
VSHUFPD (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPD_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPD_EVEX (XMM, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPD_EVEX (YMM, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPD_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPD_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPS (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPS (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPS (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPS (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS (ZMM, ZMM, M512, I8)/[1;≤9]
VSHUFPS_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPS_EVEX (XMM, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPS_EVEX (YMM, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPS_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPS_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSQRTPD (XMM, K, M128)/≤20
VSQRTPD (XMM, K, M64_1to2)/≤20
VSQRTPD (XMM, K, XMM)/[≤13.0;≤14]
VSQRTPD (YMM, K, M256)/≤21
VSQRTPD (YMM, K, M64_1to4)/≤21
VSQRTPD (YMM, K, YMM)/[≤13.0;≤14]
VSQRTPD (ZMM, K, M512)/≤31
VSQRTPD (ZMM, K, M64_1to8)/≤31
VSQRTPD (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD (ZMM, M512)/[≤31.0;≤39]
VSQRTPD (ZMM, M64_1to8)/[≤31.0;≤39]
VSQRTPD (ZMM, ZMM)/[≤23.0;≤32]
VSQRTPD_ER (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD_ER (ZMM, ZMM)/[≤23.0;≤32]
VSQRTPD_ER_Z (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD_EVEX (XMM, M128)/[≤20.0;≤25]
VSQRTPD_EVEX (XMM, M64_1to2)/[≤20.0;≤25]
VSQRTPD_EVEX (XMM, XMM)/[≤13.0;≤19]
VSQRTPD_EVEX (YMM, M256)/[≤21.0;≤26]
VSQRTPD_EVEX (YMM, M64_1to4)/[≤21.0;≤26]
VSQRTPD_EVEX (YMM, YMM)/[≤13.0;≤19]
VSQRTPD_Z (XMM, K, M128)/≤20
VSQRTPD_Z (XMM, K, M64_1to2)/≤20
VSQRTPD_Z (XMM, K, XMM)/[≤13.0;≤14]
VSQRTPD_Z (YMM, K, M256)/≤21
VSQRTPD_Z (YMM, K, M64_1to4)/≤21
VSQRTPD_Z (YMM, K, YMM)/[≤13.0;≤14]
VSQRTPD_Z (ZMM, K, M512)/≤31
VSQRTPD_Z (ZMM, K, M64_1to8)/≤31
VSQRTPD_Z (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPS (XMM, K, M128)/≤19
VSQRTPS (XMM, K, M32_1to4)/≤19
VSQRTPS (XMM, K, XMM)/[≤12.0;≤13]
VSQRTPS (YMM, K, M256)/≤20
VSQRTPS (YMM, K, M32_1to8)/≤20
VSQRTPS (YMM, K, YMM)/[≤12.0;≤13]
VSQRTPS (ZMM, K, M32_1to16)/≤27
VSQRTPS (ZMM, K, M512)/≤27
VSQRTPS (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS (ZMM, M32_1to16)/≤27
VSQRTPS (ZMM, M512)/≤27
VSQRTPS (ZMM, ZMM)/[≤19.0;≤20]
VSQRTPS_ER (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS_ER (ZMM, ZMM)/[≤19.0;≤20]
VSQRTPS_ER_Z (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS_EVEX (XMM, M128)/≤19
VSQRTPS_EVEX (XMM, M32_1to4)/≤19
VSQRTPS_EVEX (XMM, XMM)/[≤12.0;≤13]
VSQRTPS_EVEX (YMM, M256)/≤20
VSQRTPS_EVEX (YMM, M32_1to8)/≤20
VSQRTPS_EVEX (YMM, YMM)/[≤12.0;≤13]
VSQRTPS_Z (XMM, K, M128)/≤19
VSQRTPS_Z (XMM, K, M32_1to4)/≤19
VSQRTPS_Z (XMM, K, XMM)/[≤12.0;≤13]
VSQRTPS_Z (YMM, K, M256)/≤20
VSQRTPS_Z (YMM, K, M32_1to8)/≤20
VSQRTPS_Z (YMM, K, YMM)/[≤12.0;≤13]
VSQRTPS_Z (ZMM, K, M32_1to16)/≤27
VSQRTPS_Z (ZMM, K, M512)/≤27
VSQRTPS_Z (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTSD (XMM, K, XMM, M64)/[≤13.0;≤20]
VSQRTSD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_ER (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_ER_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_EVEX (XMM, XMM, M64)/[≤13.0;≤25]
VSQRTSD_EVEX (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSD_EVEX_ER (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSD_Z (XMM, K, XMM, M64)/[≤13.0;≤20]
VSQRTSD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSS (XMM, K, XMM, M32)/[≤12.0;≤19]
VSQRTSS (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_ER (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_ER_Z (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_EVEX (XMM, XMM, M32)/[≤12.0;≤19]
VSQRTSS_EVEX (XMM, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_EVEX_ER (XMM, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_Z (XMM, K, XMM, M32)/[≤12.0;≤19]
VSQRTSS_Z (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSUBPD (XMM, K, XMM, M128)/[4;≤11]
VSUBPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VSUBPD (YMM, K, YMM, M256)/[4;≤12]
VSUBPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VSUBPD (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSUBPD (ZMM, ZMM, M512)/[4;≤12]
VSUBPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VSUBPD_EVEX (XMM, XMM, M128)/[4;≤11]
VSUBPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VSUBPD_EVEX (YMM, YMM, M256)/[4;≤12]
VSUBPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VSUBPD_Z (XMM, K, XMM, M128)/[4;≤11]
VSUBPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VSUBPD_Z (YMM, K, YMM, M256)/[4;≤12]
VSUBPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VSUBPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSUBPS (XMM, K, XMM, M128)/[4;≤11]
VSUBPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VSUBPS (YMM, K, YMM, M256)/[4;≤12]
VSUBPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VSUBPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSUBPS (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VSUBPS (ZMM, ZMM, M512)/[4;≤12]
VSUBPS_EVEX (XMM, XMM, M128)/[4;≤11]
VSUBPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VSUBPS_EVEX (YMM, YMM, M256)/[4;≤12]
VSUBPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VSUBPS_Z (XMM, K, XMM, M128)/[4;≤11]
VSUBPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VSUBPS_Z (YMM, K, YMM, M256)/[4;≤12]
VSUBPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VSUBPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSUBPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSUBSD (XMM, K, XMM, M64)/[4;≤11]
VSUBSD_EVEX (XMM, XMM, M64)/[4;≤11]
VSUBSD_Z (XMM, K, XMM, M64)/[4;≤11]
VSUBSS (XMM, K, XMM, M32)/[4;≤11]
VSUBSS_EVEX (XMM, XMM, M32)/[4;≤11]
VSUBSS_Z (XMM, K, XMM, M32)/[4;≤11]
VUCOMISD_EVEX (XMM, M64)/[≤3;8]
VUCOMISD_EVEX (XMM, XMM)/≤3
VUCOMISD_EVEX_SAE (XMM, XMM)/≤3
VUCOMISS_EVEX (XMM, M32)/[≤3;8]
VUCOMISS_EVEX (XMM, XMM)/≤3
VUCOMISS_EVEX_SAE (XMM, XMM)/≤3
VUNPCKHPD (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPD (ZMM, ZMM, M512)/[1;≤9]
VUNPCKHPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPD_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKHPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKHPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPS (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS (ZMM, ZMM, M512)/[1;≤9]
VUNPCKHPS_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKHPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKHPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPD (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPD (ZMM, ZMM, M512)/[1;≤9]
VUNPCKLPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPD_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKLPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKLPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPS (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS (ZMM, ZMM, M512)/[1;≤9]
VUNPCKLPS_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKLPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKLPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VXORPD (XMM, K, XMM, M128)/[1;≤8]
VXORPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VXORPD (YMM, K, YMM, M256)/[1;≤9]
VXORPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VXORPD (ZMM, K, ZMM, M512)/[1;≤9]
VXORPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VXORPD (ZMM, ZMM, M512)/[1;≤9]
VXORPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VXORPD (ZMM, ZMM, ZMM)/[0;1]
VXORPD_EVEX (XMM, XMM, M128)/[1;≤8]
VXORPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VXORPD_EVEX (XMM, XMM, XMM)/[0;1]
VXORPD_EVEX (YMM, YMM, M256)/[1;≤9]
VXORPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VXORPD_EVEX (YMM, YMM, YMM)/[0;1]
VXORPD_Z (XMM, K, XMM, M128)/[1;≤8]
VXORPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VXORPD_Z (YMM, K, YMM, M256)/[1;≤9]
VXORPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VXORPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VXORPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VXORPS (XMM, K, XMM, M128)/[1;≤8]
VXORPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VXORPS (YMM, K, YMM, M256)/[1;≤9]
VXORPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VXORPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VXORPS (ZMM, K, ZMM, M512)/[1;≤9]
VXORPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VXORPS (ZMM, ZMM, M512)/[1;≤9]
VXORPS (ZMM, ZMM, ZMM)/[0;1]
VXORPS_EVEX (XMM, XMM, M128)/[1;≤8]
VXORPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VXORPS_EVEX (XMM, XMM, XMM)/[0;1]
VXORPS_EVEX (YMM, YMM, M256)/[1;≤9]
VXORPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VXORPS_EVEX (YMM, YMM, YMM)/[0;1]
VXORPS_Z (XMM, K, XMM, M128)/[1;≤8]
VXORPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VXORPS_Z (YMM, K, YMM, M256)/[1;≤9]
VXORPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VXORPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VXORPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
KMOVB (K, R32)/≤3
KMOVB (M8, K)/≤11
KMOVB (R32, K)/≤3
KMOVD (K, R32)/≤3
KMOVD (M32, K)/≤10
KMOVD (R32, K)/≤3
KMOVQ (M64, K)/≤10
KMOVW (K, R32)/≤3
KMOVW (M16, K)/≤11
KMOVW (R32, K)/≤3
VAESDEC (XMM, XMM, M128)/[4;≤11]
VAESDECLAST (XMM, XMM, M128)/[4;≤11]
VAESENC (XMM, XMM, M128)/[4;≤11]
VAESENCLAST (XMM, XMM, M128)/[4;≤11]
VAESIMC (XMM, M128)/[≤13;≤16]
VAESKEYGENASSIST (XMM, M128, I8)/[≤9;≤13]
ADC (AL, 0)/[1;2]
ADC (AL, I8)/[1;2]
ADC (AX, I16)/[1;2]
ADC (EAX, I32)/[1;2]
ADC (M16, 0)/[2;≤12]
ADC (M16, I16)/[2;≤12]
ADC (M16, I8)/[2;≤12]
ADC (M16, R16)/[1;≤12]
ADC (M32, 0)/[2;≤11]
ADC (M32, I32)/[2;≤11]
ADC (M32, I8)/[2;≤11]
ADC (M32, R32)/[1;≤11]
ADC (M64, 0)/[2;≤11]
ADC (M64, I32)/[2;≤11]
ADC (M64, I8)/[2;≤11]
ADC (M64, R64)/[1;≤11]
ADC (M8, 0)/[2;≤12]
ADC (M8, I8)/[2;≤12]
ADC (M8, R8h)/[1;≤12]
ADC (M8, R8l)/[1;≤12]
ADC (R16, M16)/[1;6]
ADC (R32, M32)/[1;6]
ADC (R64, M64)/[1;6]
ADC (R8h, M8)/[1;6]
ADC (R8l, M8)/[1;6]
ADC (RAX, I32)/[1;2]
ADC_LOCK (M16, 0)/[13;≤30]
ADC_LOCK (M16, I16)/[13;≤30]
ADC_LOCK (M16, I8)/[13;≤30]
ADC_LOCK (M16, R16)/[13;≤30]
ADC_LOCK (M32, 0)/[13;≤29]
ADC_LOCK (M32, I32)/[13;≤29]
ADC_LOCK (M32, I8)/[13;≤29]
ADC_LOCK (M32, R32)/[13;≤29]
ADC_LOCK (M64, 0)/[13;≤29]
ADC_LOCK (M64, I32)/[13;≤29]
ADC_LOCK (M64, I8)/[13;≤29]
ADC_LOCK (M64, R64)/[13;≤29]
ADC_LOCK (M8, 0)/[13;≤30]
ADC_LOCK (M8, I8)/[13;≤30]
ADC_LOCK (M8, R8h)/[13;≤30]
ADC_LOCK (M8, R8l)/[13;≤30]
ADD (M16, 0)/[≤3;≤11]
ADD (M16, I16)/[≤3;≤11]
ADD (M16, I8)/[≤3;≤11]
ADD (M16, R16)/[1;≤11]
ADD (M32, 0)/[≤3;≤10]
ADD (M32, I32)/[≤3;≤10]
ADD (M32, I8)/[≤3;≤10]
ADD (M32, R32)/[1;≤10]
ADD (M64, 0)/[≤3;≤10]
ADD (M64, I32)/[≤3;≤10]
ADD (M64, I8)/[≤3;≤10]
ADD (M64, R64)/[1;≤10]
ADD (M8, 0)/[≤3;≤11]
ADD (M8, I8)/[≤3;≤11]
ADD (M8, R8h)/[1;≤11]
ADD (M8, R8l)/[1;≤11]
ADD (R16, M16)/[1;6]
ADD (R32, M32)/[1;6]
ADD (R64, M64)/[1;6]
ADD (R8h, M8)/[1;6]
ADD (R8l, M8)/[1;6]
ADD_LOCK (M16, 0)/[≤15;≤30]
ADD_LOCK (M16, I16)/[≤15;≤30]
ADD_LOCK (M16, I8)/[≤15;≤30]
ADD_LOCK (M16, R16)/[12;≤30]
ADD_LOCK (M32, 0)/[≤15;≤29]
ADD_LOCK (M32, I32)/[≤15;≤29]
ADD_LOCK (M32, I8)/[≤15;≤29]
ADD_LOCK (M32, R32)/[12;≤29]
ADD_LOCK (M64, 0)/[≤15;≤29]
ADD_LOCK (M64, I32)/[≤15;≤29]
ADD_LOCK (M64, I8)/[≤15;≤29]
ADD_LOCK (M64, R64)/[12;≤29]
ADD_LOCK (M8, 0)/[≤13;≤30]
ADD_LOCK (M8, I8)/[≤15;≤30]
ADD_LOCK (M8, R8h)/[12;≤30]
ADD_LOCK (M8, R8l)/[12;≤30]
AND (M16, 0)/[≤3;≤11]
AND (M16, I16)/[≤3;≤11]
AND (M16, I8)/[≤3;≤11]
AND (M16, R16)/[1;≤11]
AND (M32, 0)/[≤3;≤10]
AND (M32, I32)/[≤3;≤10]
AND (M32, I8)/[≤3;≤10]
AND (M32, R32)/[1;≤10]
AND (M64, 0)/[≤3;≤10]
AND (M64, I32)/[≤3;≤10]
AND (M64, I8)/[≤3;≤10]
AND (M64, R64)/[1;≤10]
AND (M8, 0)/[≤3;≤11]
AND (M8, I8)/[≤3;≤11]
AND (M8, R8h)/[1;≤11]
AND (M8, R8l)/[1;≤11]
AND (R16, M16)/[1;6]
AND (R32, M32)/[1;6]
AND (R64, M64)/[1;6]
AND (R8h, M8)/[1;6]
AND (R8l, M8)/[1;6]
AND_LOCK (M16, 0)/[≤15;≤30]
AND_LOCK (M16, I16)/[≤15;≤30]
AND_LOCK (M16, I8)/[≤15;≤30]
AND_LOCK (M16, R16)/[12;≤30]
AND_LOCK (M32, 0)/[≤15;≤29]
AND_LOCK (M32, I32)/[≤15;≤29]
AND_LOCK (M32, I8)/[≤15;≤29]
AND_LOCK (M32, R32)/[12;≤29]
AND_LOCK (M64, 0)/[≤15;≤29]
AND_LOCK (M64, I32)/[≤15;≤29]
AND_LOCK (M64, I8)/[≤15;≤29]
AND_LOCK (M64, R64)/[12;≤29]
AND_LOCK (M8, 0)/[≤15;≤30]
AND_LOCK (M8, I8)/[≤15;≤30]
AND_LOCK (M8, R8h)/[12;≤30]
AND_LOCK (M8, R8l)/[12;≤30]
BSF (R16, M16)/[3;8]
BSF (R32, M32)/[3;8]
BSF (R64, M64)/[3;8]
BSR (R16, M16)/[3;8]
BSR (R32, M32)/[3;8]
BSR (R64, M64)/[3;8]
BT (M16, 0)/[≤3;6]
BT (M16, I8)/[≤3;6]
BT (M16, R16)/[≤3;11]
BT (M32, 0)/[≤3;6]
BT (M32, I8)/[≤3;6]
BT (M32, R32)/[≤3;11]
BT (M64, 0)/[≤3;6]
BT (M64, I8)/[≤3;6]
BT (M64, R64)/[≤3;10]
BTC (M16, 0)/[≤3;≤11]
BTC (M16, I8)/[≤3;≤11]
BTC (M16, R16)/[≤3;≤18]
BTC (M32, 0)/[≤3;≤10]
BTC (M32, I8)/[≤3;≤10]
BTC (M32, R32)/[≤3;≤17]
BTC (M64, 0)/[≤3;≤10]
BTC (M64, I8)/[≤3;≤10]
BTC (M64, R64)/[≤3;≤16]
BTC_LOCK (M16, 0)/[17;≤30]
BTC_LOCK (M16, I8)/[≤15;≤30]
BTC_LOCK (M16, R16)/[≤15;≤34]
BTC_LOCK (M32, 0)/[≤15;≤29]
BTC_LOCK (M32, I8)/[≤15;≤29]
BTC_LOCK (M32, R32)/[≤15;≤33]
BTC_LOCK (M64, 0)/[≤15;≤29]
BTC_LOCK (M64, I8)/[≤15;≤29]
BTC_LOCK (M64, R64)/[≤15;≤32]
BTR (M16, 0)/[≤3;≤11]
BTR (M16, I8)/[≤3;≤11]
BTR (M16, R16)/[≤3;≤18]
BTR (M32, 0)/[≤3;≤10]
BTR (M32, I8)/[≤3;≤10]
BTR (M32, R32)/[≤3;≤17]
BTR (M64, 0)/[≤3;≤10]
BTR (M64, I8)/[≤3;≤10]
BTR (M64, R64)/[≤3;≤16]
BTR_LOCK (M16, 0)/[≤15;≤30]
BTR_LOCK (M16, I8)/[≤15;≤30]
BTR_LOCK (M16, R16)/[≤15;≤34]
BTR_LOCK (M32, 0)/[≤15;≤29]
BTR_LOCK (M32, I8)/[≤15;≤29]
BTR_LOCK (M32, R32)/[≤15;≤33]
BTR_LOCK (M64, 0)/[≤15;≤29]
BTR_LOCK (M64, I8)/[≤15;≤29]
BTR_LOCK (M64, R64)/[≤15;≤32]
BTS (M16, 0)/[≤3;≤11]
BTS (M16, I8)/[≤3;≤11]
BTS (M16, R16)/[≤3;≤18]
BTS (M32, 0)/[≤3;≤10]
BTS (M32, I8)/[≤3;≤10]
BTS (M32, R32)/[≤3;≤17]
BTS (M64, 0)/[≤3;≤10]
BTS (M64, I8)/[≤3;≤10]
BTS (M64, R64)/[≤3;≤16]
BTS_LOCK (M16, 0)/[≤15;≤30]
BTS_LOCK (M16, I8)/[≤15;≤30]
BTS_LOCK (M16, R16)/[≤15;≤34]
BTS_LOCK (M32, 0)/[≤15;≤29]
BTS_LOCK (M32, I8)/[≤15;≤29]
BTS_LOCK (M32, R32)/[≤15;≤33]
BTS_LOCK (M64, 0)/[≤15;≤29]
BTS_LOCK (M64, I8)/[≤15;≤29]
BTS_LOCK (M64, R64)/[≤15;≤32]
CMOVB (R16, M16)/[1;6]
CMOVB (R32, M32)/[1;6]
CMOVB (R64, M64)/[1;6]
CMOVBE (R16, M16)/[1;6]
CMOVBE (R16, R16)/[1;2]
CMOVBE (R32, M32)/[1;6]
CMOVBE (R32, R32)/[1;2]
CMOVBE (R64, M64)/[1;6]
CMOVBE (R64, R64)/[1;2]
CMOVL (R16, M16)/[1;6]
CMOVL (R32, M32)/[1;6]
CMOVL (R64, M64)/[1;6]
CMOVLE (R16, M16)/[1;6]
CMOVLE (R32, M32)/[1;6]
CMOVLE (R64, M64)/[1;6]
CMOVNB (R16, M16)/[1;6]
CMOVNB (R32, M32)/[1;6]
CMOVNB (R64, M64)/[1;6]
CMOVNBE (R16, M16)/[1;6]
CMOVNBE (R16, R16)/[1;2]
CMOVNBE (R32, M32)/[1;6]
CMOVNBE (R32, R32)/[1;2]
CMOVNBE (R64, M64)/[1;6]
CMOVNBE (R64, R64)/[1;2]
CMOVNL (R16, M16)/[1;6]
CMOVNL (R32, M32)/[1;6]
CMOVNL (R64, M64)/[1;6]
CMOVNLE (R16, M16)/[1;6]
CMOVNLE (R32, M32)/[1;6]
CMOVNLE (R64, M64)/[1;6]
CMOVNO (R16, M16)/[1;6]
CMOVNO (R32, M32)/[1;6]
CMOVNO (R64, M64)/[1;6]
CMOVNP (R16, M16)/[1;6]
CMOVNP (R32, M32)/[1;6]
CMOVNP (R64, M64)/[1;6]
CMOVNS (R16, M16)/[1;6]
CMOVNS (R32, M32)/[1;6]
CMOVNS (R64, M64)/[1;6]
CMOVNZ (R16, M16)/[1;6]
CMOVNZ (R32, M32)/[1;6]
CMOVNZ (R64, M64)/[1;6]
CMOVO (R16, M16)/[1;6]
CMOVO (R32, M32)/[1;6]
CMOVO (R64, M64)/[1;6]
CMOVP (R16, M16)/[1;6]
CMOVP (R32, M32)/[1;6]
CMOVP (R64, M64)/[1;6]
CMOVS (R16, M16)/[1;6]
CMOVS (R32, M32)/[1;6]
CMOVS (R64, M64)/[1;6]
CMOVZ (R16, M16)/[1;6]
CMOVZ (R32, M32)/[1;6]
CMOVZ (R64, M64)/[1;6]
CMP (M16, 0)/[≤3;6]
CMP (M16, I16)/[≤3;6]
CMP (M16, I8)/[≤3;6]
CMP (M16, R16)/[1;6]
CMP (M32, 0)/[≤3;6]
CMP (M32, I32)/[≤3;6]
CMP (M32, I8)/[≤3;6]
CMP (M32, R32)/[1;6]
CMP (M64, 0)/[≤3;6]
CMP (M64, I32)/[≤3;6]
CMP (M64, I8)/[≤3;6]
CMP (M64, R64)/[1;6]
CMP (M8, 0)/[≤3;6]
CMP (M8, I8)/[≤3;6]
CMP (M8, R8h)/[1;6]
CMP (M8, R8l)/[1;6]
CMP (R16, M16)/[1;6]
CMP (R32, M32)/[1;6]
CMP (R64, M64)/[1;6]
CMP (R8h, M8)/[1;6]
CMP (R8l, M8)/[1;6]
CMPSB/[5;≤15]
CMPSD/[5;≤15]
CMPSW/[5;≤15]
CMPXCHG (M16, R16)/[0;≤12]
CMPXCHG (M32, R32)/[0;≤11]
CMPXCHG (M64, R64)/[0;≤11]
CMPXCHG (M8, R8h)/[0;≤11]
CMPXCHG (M8, R8l)/[0;≤12]
CMPXCHG (R16, R16)/[0;3]
CMPXCHG (R32, R32)/[0;3]
CMPXCHG (R64, R64)/[0;3]
CMPXCHG (R8h, R8h)/[0;3]
CMPXCHG (R8h, R8l)/[0;3]
CMPXCHG (R8l, R8h)/[0;3]
CMPXCHG (R8l, R8l)/[0;3]
CMPXCHG8B (M64)/[0;≤19]
CMPXCHG8B_LOCK (M64)/[14;≤31]
CMPXCHG_LOCK (M16, R16)/[12;≤30]
CMPXCHG_LOCK (M32, R32)/[12;≤29]
CMPXCHG_LOCK (M64, R64)/[12;≤32]
CMPXCHG_LOCK (M8, R8h)/[12;≤30]
CMPXCHG_LOCK (M8, R8l)/[12;≤30]
DEC (M16)/[≤3;≤11]
DEC (M32)/[≤3;≤10]
DEC (M64)/[≤3;≤10]
DEC (M8)/[≤3;≤11]
DEC_LOCK (M16)/[≤15;≤30]
DEC_LOCK (M32)/[≤15;≤29]
DEC_LOCK (M64)/[≤15;≤29]
DEC_LOCK (M8)/[≤13;≤30]
DIV (M16)/[12;20]
DIV (M32)/[11;19]
DIV (M64)/[14;23]
DIV (M8)/[15;20]
DIV (R16)/[11;16]
DIV (R32)/[10;15]
DIV (R64)/[14;18]
DIV (R8h)/[10;15]
DIV (R8l)/[10;15]
ENTER (I16, I8)/≤105
ENTER_W (I16, I8)/≤93
IDIV (M16)/[12;20]
IDIV (M32)/[11;19]
IDIV (M64)/[14;23]
IDIV (M8)/[15;20]
IDIV (R16)/[11;16]
IDIV (R32)/[10;15]
IDIV (R64)/[14;18]
IDIV (R8h)/[10;15]
IDIV (R8l)/[10;15]
IMUL (M16)/[0;10]
IMUL (M32)/[3;9]
IMUL (M64)/[3;9]
IMUL (M8)/[3;8]
IMUL (R16)/[0;5]
IMUL (R16, M16)/[3;8]
IMUL (R16, M16, 0)/[0;9]
IMUL (R16, M16, I16)/[0;9]
IMUL (R16, M16, I8)/[0;9]
IMUL (R32)/[3;4]
IMUL (R32, M32)/[3;8]
IMUL (R32, M32, 0)/[≤5;8]
IMUL (R32, M32, I32)/[≤5;8]
IMUL (R32, M32, I8)/[≤5;8]
IMUL (R64)/[3;4]
IMUL (R64, M64)/[3;8]
IMUL (R64, M64, 0)/[≤5;8]
IMUL (R64, M64, I32)/[≤5;8]
IMUL (R64, M64, I8)/[≤5;8]
IMUL_IMMB (R16, R16, 0)/[0;4]
IMUL_IMMB (R16, R16, I8)/[0;4]
IMUL_IMMZ (R16, R16, I16)/[0;4]
INC (M16)/[≤3;≤11]
INC (M32)/[≤3;≤10]
INC (M64)/[≤3;≤10]
INC (M8)/[≤3;≤11]
INC_LOCK (M16)/[≤15;≤30]
INC_LOCK (M32)/[≤15;≤29]
INC_LOCK (M64)/[≤15;≤29]
INC_LOCK (M8)/[≤15;≤30]
LAR (R16, M16)/[38;64]
LAR (R16, R16)/[37;57]
LAR (R32, M16)/[38;64]
LAR (R32, R32)/[37;57]
LAR (R64, M16)/[38;64]
LAR (R64, R64)/[37;57]
LEA_B (R16)/[1;2]
LEA_B_D32 (R16)/[1;2]
LEA_B_D8 (R16)/[1;2]
LEA_B_I (R16)/[1;2]
LEA_B_I_D32 (R16)/[1;4]
LEA_B_I_D8 (R16)/[1;4]
LEA_B_IS (R16)/[1;2]
LEA_B_IS_D32 (R16)/[1;4]
LEA_B_IS_D8 (R16)/[1;4]
LEA_D32 (R16)/[≤0;1]
LEA_D32 (R32)/≤0
LEA_D32 (R64)/≤0
LEA_D8 (R16)/[≤0;1]
LEA_D8 (R32)/≤0
LEA_D8 (R64)/≤0
LEA_I (R16)/[1;2]
LEA_I_D32 (R16)/[1;2]
LEA_I_D8 (R16)/[1;2]
LEA_IS (R16)/[1;2]
LEA_IS_D32 (R16)/[1;2]
LEA_IS_D8 (R16)/[1;2]
LEAVE/[2;6]
LEAVE_W/[2;6]
LODSB/[≤3;6]
LODSD/[≤2;5]
LODSW/[≤3;6]
LOOPNE (Rel8)/[2;3]
LSL (R16, M16)/[13;61]
LSL (R16, R16)/[37;55]
LSL (R32, M16)/[38;61]
LSL (R32, R32)/[37;54]
LSL (R64, M16)/[38;61]
LSL (R64, R32)/[37;54]
MOV (AL, M8)/[≤3;6]
MOV (AX, M16)/[1;6]
MOV (EAX, M32)/[≤2;5]
MOV (M16, AX)/[≤3;≤11]
MOV (M16, I16)/≤11
MOV (M16, R16)/[≤3;≤11]
MOV (M16, SEG)/≤11
MOV (M32, EAX)/[≤2;≤10]
MOV (M32, I32)/≤10
MOV (M32, R32)/[≤2;≤10]
MOV (M64, I32)/≤10
MOV (M64, R64)/[≤2;≤10]
MOV (M64, RAX)/[≤2;≤10]
MOV (M8, 0)/≤11
MOV (M8, AL)/[≤3;≤11]
MOV (M8, I8)/≤11
MOV (M8, R8h)/[≤2;≤11]
MOV (M8, R8l)/[≤3;≤11]
MOV (R16, M16)/[1;6]
MOV (R32, M32)/[≤2;5]
MOV (R64, M64)/[≤2;5]
MOV (R8h, M8)/[0;5]
MOV (R8l, M8)/[1;6]
MOV (RAX, M64)/[≤2;5]
MOV_88 (R8h, R8h)/[0;1]
MOV_88 (R8h, R8l)/[0;1]
MOV_89 (R32, R32)/[0;1]
MOV_89 (R64, R64)/[0;1]
MOV_8A (R8h, R8h)/[0;1]
MOV_8A (R8h, R8l)/[0;1]
MOV_8B (R32, R32)/[0;1]
MOV_8B (R64, R64)/[0;1]
MOV_DR (DR, R64)/≤209
MOV_DR (R64, DR)/≤174
MOVSB/≤6
MOVSD/≤5
MOVSW/≤6
MOVSX (R16, M8)/[1;6]
MOVSX (R32, M16)/[≤4;5]
MOVSX (R32, M8)/[≤4;5]
MOVSX (R64, M16)/[≤4;5]
MOVSX (R64, M8)/[≤4;5]
MOVZX (R16, M8)/[1;6]
MOVZX (R32, M16)/[≤2;5]
MOVZX (R32, M8)/[≤2;5]
MOVZX (R32, R8l)/[0;1]
MOVZX (R64, M16)/[≤2;5]
MOVZX (R64, M8)/[≤2;5]
MOVZX (R64, R8l)/[0;1]
MUL (M16)/[0;10]
MUL (M32)/[3;9]
MUL (M64)/[3;9]
MUL (M8)/[3;8]
MUL (R16)/[0;5]
MUL (R32)/[3;4]
MUL (R64)/[3;4]
NEG (M16)/[≤3;≤11]
NEG (M32)/[≤3;≤10]
NEG (M64)/[≤3;≤10]
NEG (M8)/[≤3;≤11]
NEG_LOCK (M16)/[≤15;≤30]
NEG_LOCK (M32)/[≤15;≤29]
NEG_LOCK (M64)/[≤15;≤29]
NEG_LOCK (M8)/[≤15;≤30]
NOT (M16)/[4;≤11]
NOT (M32)/[4;≤10]
NOT (M64)/[4;≤10]
NOT (M8)/[4;≤11]
NOT_LOCK (M16)/[18;≤30]
NOT_LOCK (M32)/[18;≤29]
NOT_LOCK (M64)/[18;≤29]
NOT_LOCK (M8)/[18;≤30]
OR (M16, 0)/[≤3;≤11]
OR (M16, I16)/[≤3;≤11]
OR (M16, I8)/[≤3;≤11]
OR (M16, R16)/[1;≤11]
OR (M32, 0)/[≤3;≤10]
OR (M32, I32)/[≤3;≤10]
OR (M32, I8)/[≤3;≤10]
OR (M32, R32)/[1;≤10]
OR (M64, 0)/[≤3;≤10]
OR (M64, I32)/[≤3;≤10]
OR (M64, I8)/[≤3;≤10]
OR (M64, R64)/[1;≤10]
OR (M8, 0)/[≤3;≤11]
OR (M8, I8)/[≤3;≤11]
OR (M8, R8h)/[1;≤11]
OR (M8, R8l)/[1;≤11]
OR (R16, M16)/[1;6]
OR (R32, M32)/[1;6]
OR (R64, M64)/[1;6]
OR (R8h, M8)/[1;6]
OR (R8l, M8)/[1;6]
OR_LOCK (M16, 0)/[≤15;≤30]
OR_LOCK (M16, I16)/[≤15;≤30]
OR_LOCK (M16, I8)/[≤15;≤30]
OR_LOCK (M16, R16)/[12;≤30]
OR_LOCK (M32, 0)/[≤15;≤29]
OR_LOCK (M32, I32)/[≤15;≤29]
OR_LOCK (M32, I8)/[≤15;≤29]
OR_LOCK (M32, R32)/[12;≤29]
OR_LOCK (M64, 0)/[≤15;≤29]
OR_LOCK (M64, I32)/[≤15;≤29]
OR_LOCK (M64, I8)/[≤15;≤29]
OR_LOCK (M64, R64)/[12;≤29]
OR_LOCK (M8, 0)/[≤15;≤30]
OR_LOCK (M8, I8)/[≤15;≤30]
OR_LOCK (M8, R8h)/[12;≤30]
OR_LOCK (M8, R8l)/[12;≤30]
POP (M16)/≤11
POP (M64)/≤10
POP (R16)/[1;6]
POP (R64)/[≤2;5]
PUSH (0)/≤11
PUSH (FS)/≤11
PUSH (GS)/≤11
PUSH (I32)/≤11
PUSH (I8)/≤11
PUSH (M16)/≤12
PUSH (M64)/≤11
PUSH (R16)/[≤3;≤12]
PUSH (R64)/[≤2;≤11]
PUSH_W (0)/≤12
PUSH_W (FS)/≤12
PUSH_W (GS)/≤12
PUSH_W (I16)/≤12
PUSH_W (I8)/≤12
PUSHF/[≤7;≤12]
RCL (M16, 0)/[9;≤17]
RCL (M16, 1)/[3;≤12]
RCL (M16, CL)/[7;≤17]
RCL (M16, I8)/[7;≤17]
RCL (M32, 0)/[9;≤16]
RCL (M32, 1)/[3;≤10]
RCL (M32, CL)/[7;≤16]
RCL (M32, I8)/[7;≤16]
RCL (M64, 0)/[9;≤16]
RCL (M64, 1)/[3;≤10]
RCL (M64, CL)/[7;≤16]
RCL (M64, I8)/[7;≤16]
RCL (M8, 0)/[8;≤17]
RCL (M8, 1)/[3;≤12]
RCL (M8, CL)/[5;≤17]
RCL (M8, I8)/[6;≤17]
RCL (R16, CL)/[6;8]
RCL (R16, I8)/[6;7]
RCL (R32, CL)/[6;8]
RCL (R32, I8)/[6;7]
RCL (R64, CL)/[6;8]
RCL (R64, I8)/[6;7]
RCL (R8h, CL)/[5;6]
RCL (R8h, I8)/[5;6]
RCL (R8l, CL)/[5;6]
RCL (R8l, I8)/[5;6]
RCR (M16, 0)/[8;≤17]
RCR (M16, 1)/[3;≤12]
RCR (M16, CL)/[6;≤17]
RCR (M16, I8)/[6;≤17]
RCR (M32, 0)/[8;≤16]
RCR (M32, 1)/[3;≤10]
RCR (M32, CL)/[6;≤16]
RCR (M32, I8)/[6;≤16]
RCR (M64, 0)/[8;≤16]
RCR (M64, 1)/[3;≤10]
RCR (M64, CL)/[6;≤16]
RCR (M64, I8)/[6;≤16]
RCR (M8, 0)/[9;≤17]
RCR (M8, 1)/[3;≤12]
RCR (M8, CL)/[6;≤17]
RCR (M8, I8)/[6;≤17]
RCR (R16, CL)/[5;8]
RCR (R16, I8)/[5;6]
RCR (R32, CL)/[5;8]
RCR (R32, I8)/[5;6]
RCR (R64, CL)/[5;8]
RCR (R64, I8)/[5;6]
RCR (R8h, CL)/[6;9]
RCR (R8h, I8)/[6;8]
RCR (R8l, CL)/[6;9]
RCR (R8l, I8)/[6;8]
ROL (M16, 0)/[4;≤11]
ROL (M16, 1)/[≤3;≤11]
ROL (M16, CL)/[2;≤11]
ROL (M16, I8)/[≤3;≤11]
ROL (M32, 0)/[4;≤10]
ROL (M32, 1)/[≤3;≤10]
ROL (M32, CL)/[2;≤10]
ROL (M32, I8)/[≤3;≤10]
ROL (M64, 0)/[4;≤10]
ROL (M64, 1)/[≤3;≤10]
ROL (M64, CL)/[2;≤10]
ROL (M64, I8)/[≤3;≤10]
ROL (M8, 0)/[4;≤11]
ROL (M8, 1)/[≤3;≤11]
ROL (M8, CL)/[2;≤11]
ROL (M8, I8)/[≤3;≤11]
ROL (R16, CL)/[0;2]
ROL (R32, CL)/[0;2]
ROL (R64, CL)/[0;2]
ROL (R8h, CL)/[0;2]
ROL (R8l, CL)/[0;2]
ROR (M16, 0)/[4;≤11]
ROR (M16, 1)/[≤3;≤11]
ROR (M16, CL)/[2;≤11]
ROR (M16, I8)/[≤3;≤11]
ROR (M32, 0)/[4;≤10]
ROR (M32, 1)/[≤3;≤10]
ROR (M32, CL)/[2;≤10]
ROR (M32, I8)/[≤3;≤10]
ROR (M64, 0)/[4;≤10]
ROR (M64, 1)/[≤3;≤10]
ROR (M64, CL)/[2;≤10]
ROR (M64, I8)/[≤3;≤10]
ROR (M8, 0)/[4;≤11]
ROR (M8, 1)/[≤3;≤11]
ROR (M8, CL)/[2;≤11]
ROR (M8, I8)/[≤3;≤11]
ROR (R16, CL)/[0;2]
ROR (R32, CL)/[0;2]
ROR (R64, CL)/[0;2]
ROR (R8h, CL)/[0;2]
ROR (R8l, CL)/[0;2]
SAR (M16, 0)/[4;≤11]
SAR (M16, 1)/[≤3;≤11]
SAR (M16, CL)/[2;≤11]
SAR (M16, I8)/[≤3;≤11]
SAR (M32, 0)/[4;≤10]
SAR (M32, 1)/[≤3;≤10]
SAR (M32, CL)/[2;≤10]
SAR (M32, I8)/[≤3;≤10]
SAR (M64, 0)/[4;≤10]
SAR (M64, 1)/[≤3;≤10]
SAR (M64, CL)/[2;≤10]
SAR (M64, I8)/[≤3;≤10]
SAR (M8, 0)/[4;≤11]
SAR (M8, 1)/[≤3;≤11]
SAR (M8, CL)/[2;≤11]
SAR (M8, I8)/[≤3;≤11]
SAR (R16, CL)/[0;2]
SAR (R32, CL)/[0;2]
SAR (R64, CL)/[0;2]
SAR (R8h, CL)/[0;2]
SAR (R8l, CL)/[0;2]
SBB (AL, 0)/[1;2]
SBB (AL, I8)/[1;2]
SBB (AX, I16)/[1;2]
SBB (EAX, I32)/[1;2]
SBB (M16, 0)/[2;≤12]
SBB (M16, I16)/[2;≤12]
SBB (M16, I8)/[2;≤12]
SBB (M16, R16)/[1;≤12]
SBB (M32, 0)/[2;≤11]
SBB (M32, I32)/[2;≤11]
SBB (M32, I8)/[2;≤11]
SBB (M32, R32)/[1;≤11]
SBB (M64, 0)/[2;≤11]
SBB (M64, I32)/[2;≤11]
SBB (M64, I8)/[2;≤11]
SBB (M64, R64)/[1;≤11]
SBB (M8, 0)/[2;≤12]
SBB (M8, I8)/[2;≤12]
SBB (M8, R8h)/[1;≤12]
SBB (M8, R8l)/[1;≤12]
SBB (R16, M16)/[1;6]
SBB (R32, M32)/[1;6]
SBB (R64, M64)/[1;6]
SBB (R8h, M8)/[1;6]
SBB (R8l, M8)/[1;6]
SBB (RAX, I32)/[1;2]
SBB_LOCK (M16, 0)/[13;≤30]
SBB_LOCK (M16, I16)/[13;≤30]
SBB_LOCK (M16, I8)/[13;≤30]
SBB_LOCK (M16, R16)/[13;≤30]
SBB_LOCK (M32, 0)/[13;≤29]
SBB_LOCK (M32, I32)/[13;≤29]
SBB_LOCK (M32, I8)/[13;≤29]
SBB_LOCK (M32, R32)/[13;≤29]
SBB_LOCK (M64, 0)/[13;≤29]
SBB_LOCK (M64, I32)/[13;≤29]
SBB_LOCK (M64, I8)/[13;≤29]
SBB_LOCK (M64, R64)/[13;≤29]
SBB_LOCK (M8, 0)/[13;≤30]
SBB_LOCK (M8, I8)/[13;≤30]
SBB_LOCK (M8, R8h)/[13;≤30]
SBB_LOCK (M8, R8l)/[13;≤30]
SCASB/[1;6]
SCASD/[1;6]
SCASW/[1;6]
SETB (M8)/[≤5;≤11]
SETBE (M8)/[≤4;≤11]
SETBE (R8h)/[1;2]
SETBE (R8l)/[1;2]
SETL (M8)/[≤5;≤11]
SETLE (M8)/[≤5;≤11]
SETNB (M8)/[≤5;≤11]
SETNBE (M8)/[≤5;≤11]
SETNBE (R8h)/[1;2]
SETNBE (R8l)/[1;2]
SETNL (M8)/[≤5;≤11]
SETNLE (M8)/[≤5;≤11]
SETNO (M8)/[≤5;≤11]
SETNP (M8)/[≤5;≤11]
SETNS (M8)/[≤5;≤11]
SETNZ (M8)/[≤5;≤11]
SETO (M8)/[≤5;≤11]
SETP (M8)/[≤5;≤11]
SETS (M8)/[≤5;≤11]
SETZ (M8)/[≤5;≤11]
SGDT (M80)/≤21
SHL (M16, 0)/[4;≤11]
SHL (M16, 1)/[≤3;≤11]
SHL (M16, CL)/[2;≤11]
SHL (M16, I8)/[≤3;≤11]
SHL (M32, 0)/[4;≤10]
SHL (M32, 1)/[≤3;≤10]
SHL (M32, CL)/[2;≤10]
SHL (M32, I8)/[≤3;≤10]
SHL (M64, 0)/[4;≤10]
SHL (M64, 1)/[≤3;≤10]
SHL (M64, CL)/[2;≤10]
SHL (M64, I8)/[≤3;≤10]
SHL (M8, 0)/[4;≤11]
SHL (M8, 1)/[≤3;≤11]
SHL (M8, CL)/[2;≤11]
SHL (M8, I8)/[≤3;≤11]
SHL (R16, CL)/[0;2]
SHL (R32, CL)/[0;2]
SHL (R64, CL)/[0;2]
SHL (R8h, CL)/[0;2]
SHL (R8l, CL)/[0;2]
SHLD (M16, R16, 0)/[6;≤16]
SHLD (M16, R16, CL)/[2;≤15]
SHLD (M16, R16, I8)/[4;≤16]
SHLD (M32, R32, 0)/[≤6;≤15]
SHLD (M32, R32, CL)/[2;≤15]
SHLD (M32, R32, I8)/[4;≤15]
SHLD (M64, R64, 0)/[≤6;≤15]
SHLD (M64, R64, CL)/[2;≤15]
SHLD (M64, R64, I8)/[4;≤15]
SHLD_CL (R16, R16, CL)/[2;5]
SHLD_CL (R32, R32, CL)/[1;5]
SHLD_CL (R64, R64, CL)/[1;5]
SHLD_IMMB (R16, R16, 0)/[1;3]
SHLD_IMMB (R16, R16, I8)/[1;3]
SHLD_IMMB (R32, R32, 0)/[1;3]
SHLD_IMMB (R32, R32, I8)/[1;3]
SHLD_IMMB (R64, R64, 0)/[1;3]
SHLD_IMMB (R64, R64, I8)/[1;3]
SHR (M16, 0)/[4;≤11]
SHR (M16, 1)/[≤3;≤11]
SHR (M16, CL)/[2;≤11]
SHR (M16, I8)/[≤3;≤11]
SHR (M32, 0)/[4;≤10]
SHR (M32, 1)/[≤3;≤10]
SHR (M32, CL)/[2;≤10]
SHR (M32, I8)/[≤3;≤10]
SHR (M64, 0)/[4;≤10]
SHR (M64, 1)/[≤3;≤10]
SHR (M64, CL)/[2;≤10]
SHR (M64, I8)/[≤3;≤10]
SHR (M8, 0)/[4;≤11]
SHR (M8, 1)/[≤3;≤11]
SHR (M8, CL)/[2;≤11]
SHR (M8, I8)/[≤3;≤11]
SHR (R16, CL)/[0;2]
SHR (R32, CL)/[0;2]
SHR (R64, CL)/[0;2]
SHR (R8h, CL)/[0;2]
SHR (R8l, CL)/[0;2]
SHRD (M16, R16, 0)/[≤6;≤17]
SHRD (M16, R16, CL)/[2;≤17]
SHRD (M16, R16, I8)/[3;≤17]
SHRD (M32, R32, 0)/[≤5;≤16]
SHRD (M32, R32, CL)/[2;≤16]
SHRD (M32, R32, I8)/[3;≤16]
SHRD (M64, R64, 0)/[≤5;≤16]
SHRD (M64, R64, CL)/[2;≤16]
SHRD (M64, R64, I8)/[3;≤16]
SHRD_CL (R16, R16, CL)/[2;5]
SHRD_CL (R32, R32, CL)/[1;5]
SHRD_CL (R64, R64, CL)/[1;5]
SHRD_IMMB (R16, R16, 0)/[1;3]
SHRD_IMMB (R16, R16, I8)/[1;3]
SHRD_IMMB (R32, R32, 0)/[1;3]
SHRD_IMMB (R32, R32, I8)/[1;3]
SHRD_IMMB (R64, R64, 0)/[1;3]
SHRD_IMMB (R64, R64, I8)/[1;3]
SIDT (M80)/≤21
SLDT (M16)/[≤11;≤12]
SMSW (M16)/≤12
STOSB/[≤0;≤6]
STOSD/[≤0;≤5]
STOSW/[≤0;≤6]
STR (M16)/≤11
SUB (M16, 0)/[≤3;≤11]
SUB (M16, I16)/[≤3;≤11]
SUB (M16, I8)/[≤3;≤11]
SUB (M16, R16)/[1;≤11]
SUB (M32, 0)/[≤3;≤10]
SUB (M32, I32)/[≤3;≤10]
SUB (M32, I8)/[≤3;≤10]
SUB (M32, R32)/[1;≤10]
SUB (M64, 0)/[≤3;≤10]
SUB (M64, I32)/[≤3;≤10]
SUB (M64, I8)/[≤3;≤10]
SUB (M64, R64)/[1;≤10]
SUB (M8, 0)/[≤3;≤11]
SUB (M8, I8)/[≤3;≤11]
SUB (M8, R8h)/[1;≤11]
SUB (M8, R8l)/[1;≤11]
SUB (R16, M16)/[1;6]
SUB (R32, M32)/[1;6]
SUB (R64, M64)/[1;6]
SUB (R8h, M8)/[1;6]
SUB (R8l, M8)/[1;6]
SUB_29 (R32, R32)/[0;1]
SUB_29 (R64, R64)/[0;1]
SUB_2B (R32, R32)/[0;1]
SUB_2B (R64, R64)/[0;1]
SUB_LOCK (M16, 0)/[≤15;≤30]
SUB_LOCK (M16, I16)/[≤13;≤30]
SUB_LOCK (M16, I8)/[≤15;≤30]
SUB_LOCK (M16, R16)/[12;≤30]
SUB_LOCK (M32, 0)/[≤15;≤29]
SUB_LOCK (M32, I32)/[≤15;≤29]
SUB_LOCK (M32, I8)/[≤15;≤29]
SUB_LOCK (M32, R32)/[12;≤29]
SUB_LOCK (M64, 0)/[≤15;≤29]
SUB_LOCK (M64, I32)/[≤15;≤29]
SUB_LOCK (M64, I8)/[≤15;≤29]
SUB_LOCK (M64, R64)/[12;≤29]
SUB_LOCK (M8, 0)/[≤15;≤30]
SUB_LOCK (M8, I8)/[≤15;≤30]
SUB_LOCK (M8, R8h)/[12;≤30]
SUB_LOCK (M8, R8l)/[12;≤33]
TEST (M16, I16)/[≤3;6]
TEST (M16, R16)/[1;6]
TEST (M32, I32)/[≤3;6]
TEST (M32, R32)/[1;6]
TEST (M64, I32)/[≤3;6]
TEST (M64, R64)/[1;6]
TEST (M8, 0)/[≤3;6]
TEST (M8, I8)/[≤3;6]
TEST (M8, R8h)/[1;6]
TEST (M8, R8l)/[1;6]
VERR (M16)/[≤64;70]
VERW (M16)/[≤64;70]
XADD (M16, R16)/[1;≤11]
XADD (M32, R32)/[1;≤10]
XADD (M64, R64)/[1;≤10]
XADD (M8, R8h)/[1;≤11]
XADD (M8, R8l)/[1;≤11]
XADD (R16, R16)/[1;2]
XADD (R32, R32)/[1;2]
XADD (R64, R64)/[1;2]
XADD (R8h, R8h)/[1;2]
XADD (R8h, R8l)/[1;2]
XADD (R8l, R8h)/[1;2]
XADD (R8l, R8l)/[1;2]
XADD_LOCK (M16, R16)/[12;≤30]
XADD_LOCK (M32, R32)/[12;≤29]
XADD_LOCK (M64, R64)/[12;≤29]
XADD_LOCK (M8, R8h)/[12;≤30]
XADD_LOCK (M8, R8l)/[12;≤30]
XCHG (M16, R16)/[12;≤30]
XCHG (M32, R32)/[12;≤29]
XCHG (M64, R64)/[12;≤29]
XCHG (M8, R8h)/[12;≤30]
XCHG (M8, R8l)/[12;≤30]
XCHG (R16, AX)/[1;2]
XCHG (R16, R16)/[1;2]
XCHG (R32, EAX)/[1;2]
XCHG (R32, R32)/[1;2]
XCHG (R64, R64)/[1;2]
XCHG (R64, RAX)/[1;2]
XCHG (R8h, R8h)/[1;2]
XCHG (R8h, R8l)/[1;2]
XCHG (R8l, R8h)/[1;2]
XCHG (R8l, R8l)/[1;2]
XLAT/[≤3;6]
XOR (M16, 0)/[≤3;≤11]
XOR (M16, I16)/[≤3;≤11]
XOR (M16, I8)/[≤3;≤11]
XOR (M16, R16)/[1;≤11]
XOR (M32, 0)/[≤3;≤10]
XOR (M32, I32)/[≤3;≤10]
XOR (M32, I8)/[≤3;≤10]
XOR (M32, R32)/[1;≤10]
XOR (M64, 0)/[≤3;≤10]
XOR (M64, I32)/[≤3;≤10]
XOR (M64, I8)/[≤3;≤10]
XOR (M64, R64)/[1;≤10]
XOR (M8, 0)/[≤3;≤11]
XOR (M8, I8)/[≤3;≤11]
XOR (M8, R8h)/[1;≤11]
XOR (M8, R8l)/[1;≤11]
XOR (R16, M16)/[1;6]
XOR (R32, M32)/[1;6]
XOR (R64, M64)/[1;6]
XOR (R8h, M8)/[1;6]
XOR (R8l, M8)/[1;6]
XOR_31 (R32, R32)/[0;1]
XOR_31 (R64, R64)/[0;1]
XOR_33 (R32, R32)/[0;1]
XOR_33 (R64, R64)/[0;1]
XOR_LOCK (M16, 0)/[≤15;≤30]
XOR_LOCK (M16, I16)/[≤15;≤30]
XOR_LOCK (M16, I8)/[≤15;≤30]
XOR_LOCK (M16, R16)/[12;≤30]
XOR_LOCK (M32, 0)/[≤15;≤29]
XOR_LOCK (M32, I32)/[≤15;≤29]
XOR_LOCK (M32, I8)/[≤15;≤29]
XOR_LOCK (M32, R32)/[12;≤29]
XOR_LOCK (M64, 0)/[≤15;≤29]
XOR_LOCK (M64, I32)/[≤15;≤29]
XOR_LOCK (M64, I8)/[≤15;≤29]
XOR_LOCK (M64, R64)/[12;≤29]
XOR_LOCK (M8, 0)/[≤15;≤30]
XOR_LOCK (M8, I8)/[≤15;≤30]
XOR_LOCK (M8, R8h)/[12;≤30]
XOR_LOCK (M8, R8l)/[12;≤30]
ANDN (R32, R32, M32)/[1;6]
ANDN (R64, R64, M64)/[1;6]
BEXTR (R32, M32, R32)/[2;7]
BEXTR (R64, M64, R64)/[2;7]
BLSI (R32, M32)/[≤3;6]
BLSI (R64, M64)/[≤3;6]
BLSMSK (R32, M32)/[≤3;6]
BLSMSK (R64, M64)/[≤3;6]
BLSR (R32, M32)/[≤3;6]
BLSR (R64, M64)/[≤3;6]
TZCNT (R16, M16)/[3;8]
TZCNT (R32, M32)/[0;8]
TZCNT (R32, R32)/[0;3]
TZCNT (R64, M64)/[0;8]
TZCNT (R64, R64)/[0;3]
BZHI (R32, M32, R32)/[1;6]
BZHI (R64, M64, R64)/[1;6]
MULX (R32, R32, M32)/[4;9]
MULX (R64, R64, M64)/[3;9]
MULX (R64, R64, R64)/[3;4]
PDEP (R32, R32, M32)/[3;8]
PDEP (R64, R64, M64)/[3;8]
PEXT (R32, R32, M32)/[3;8]
PEXT (R64, R64, M64)/[3;8]
RORX (R32, M32, I8)/[≤3;6]
RORX (R64, M64, I8)/[≤3;6]
SARX (R32, M32, R32)/[1;6]
SARX (R64, M64, R64)/[1;6]
SHLX (R32, M32, R32)/[1;6]
SHLX (R64, M64, R64)/[1;6]
SHRX (R32, M32, R32)/[1;6]
SHRX (R64, M64, R64)/[1;6]
VCVTPH2PS (XMM, M64)/[≤8;≤11]
VCVTPH2PS (YMM, M128)/[≤9;≤12]
VCVTPS2PH (M128, YMM, I8)/[≤8;≤10]
VCVTPS2PH (M64, XMM, I8)/[≤8;≤10]
VFMADD132PD (XMM, XMM, M128)/[4;≤11]
VFMADD132PD (YMM, YMM, M256)/[4;≤12]
VFMADD132PS (XMM, XMM, M128)/[4;≤11]
VFMADD132PS (YMM, YMM, M256)/[4;≤12]
VFMADD132SD (XMM, XMM, M64)/[4;≤11]
VFMADD132SS (XMM, XMM, M32)/[4;≤11]
VFMADD213PD (XMM, XMM, M128)/[4;≤11]
VFMADD213PD (YMM, YMM, M256)/[4;≤12]
VFMADD213PS (XMM, XMM, M128)/[4;≤11]
VFMADD213PS (YMM, YMM, M256)/[4;≤12]
VFMADD213SD (XMM, XMM, M64)/[4;≤11]
VFMADD213SS (XMM, XMM, M32)/[4;≤11]
VFMADD231PD (XMM, XMM, M128)/[4;≤11]
VFMADD231PD (YMM, YMM, M256)/[4;≤12]
VFMADD231PS (XMM, XMM, M128)/[4;≤11]
VFMADD231PS (YMM, YMM, M256)/[4;≤12]
VFMADD231SD (XMM, XMM, M64)/[4;≤11]
VFMADD231SS (XMM, XMM, M32)/[4;≤11]
VFMADDSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFMSUB231SS (XMM, XMM, M32)/[4;≤11]
VFMSUBADD132PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PS (YMM, YMM, M256)/[4;≤12]
VFNMADD132PD (XMM, XMM, M128)/[4;≤11]
VFNMADD132PD (YMM, YMM, M256)/[4;≤12]
VFNMADD132PS (XMM, XMM, M128)/[4;≤11]
VFNMADD132PS (YMM, YMM, M256)/[4;≤12]
VFNMADD132SD (XMM, XMM, M64)/[4;≤11]
VFNMADD132SS (XMM, XMM, M32)/[4;≤11]
VFNMADD213PD (XMM, XMM, M128)/[4;≤11]
VFNMADD213PD (YMM, YMM, M256)/[4;≤12]
VFNMADD213PS (XMM, XMM, M128)/[4;≤11]
VFNMADD213PS (YMM, YMM, M256)/[4;≤12]
VFNMADD213SD (XMM, XMM, M64)/[4;≤11]
VFNMADD213SS (XMM, XMM, M32)/[4;≤11]
VFNMADD231PD (XMM, XMM, M128)/[4;≤11]
VFNMADD231PD (YMM, YMM, M256)/[4;≤12]
VFNMADD231PS (XMM, XMM, M128)/[4;≤11]
VFNMADD231PS (YMM, YMM, M256)/[4;≤12]
VFNMADD231SD (XMM, XMM, M64)/[4;≤11]
VFNMADD231SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB231SS (XMM, XMM, M32)/[4;≤11]
CMPSQ/[5;≤15]
CMPXCHG16B (M128)/[0;≤25]
CMPXCHG16B_LOCK (M128)/[20;≤37]
LODSQ/[≤2;5]
MOVSQ/≤5
MOVSXD (R64, M32)/[≤4;5]
PUSHFQ/[≤7;≤11]
SCASQ/[1;6]
STOSQ/[≤0;≤5]
LZCNT (R16, M16)/[3;8]
LZCNT (R32, M32)/[0;8]
LZCNT (R32, R32)/[0;3]
LZCNT (R64, M64)/[0;8]
LZCNT (R64, R64)/[0;3]
MASKMOVQ (MM, MM)/≤10
MOVD (M32, MM)/[≤10;≤15]
MOVD (MM, M32)/[≤5;≤8]
MOVD (MM, R32)/≤3
MOVD (R32, MM)/≤3
MOVNTQ (M64, MM)/[≤366;≤377]
MOVQ (M64, MM)/[≤5;≤10]
MOVQ (MM, M64)/[≤5;≤8]
MOVQ (MM, R64)/≤3
MOVQ (R64, MM)/≤3
PACKSSDW (MM, M64)/[2;≤10]
PACKSSWB (MM, M64)/[2;≤10]
PACKUSWB (MM, M64)/[2;≤10]
PADDB (MM, M64)/[1;≤9]
PADDD (MM, M64)/[1;≤9]
PADDSB (MM, M64)/[1;≤9]
PADDSW (MM, M64)/[1;≤9]
PADDUSB (MM, M64)/[1;≤9]
PADDUSW (MM, M64)/[1;≤9]
PADDW (MM, M64)/[1;≤9]
PAND (MM, M64)/[1;≤9]
PANDN (MM, M64)/[1;≤9]
PAVGB (MM, M64)/[1;≤9]
PAVGW (MM, M64)/[1;≤9]
PCMPEQB (MM, M64)/[1;≤9]
PCMPEQD (MM, M64)/[1;≤9]
PCMPEQW (MM, M64)/[1;≤9]
PCMPGTB (MM, M64)/[1;≤9]
PCMPGTD (MM, M64)/[1;≤9]
PCMPGTW (MM, M64)/[1;≤9]
PEXTRW (R32, MM, I8)/≤4
PINSRW (MM, M16, I8)/[1;≤9]
PINSRW (MM, R32, I8)/[1;≤4]
PMADDWD (MM, M64)/[5;≤13]
PMAXSW (MM, M64)/[1;≤9]
PMAXUB (MM, M64)/[1;≤9]
PMINSW (MM, M64)/[1;≤9]
PMINUB (MM, M64)/[1;≤9]
PMOVMSKB (R32, MM)/≤3
PMULHUW (MM, M64)/[5;≤13]
PMULHW (MM, M64)/[5;≤13]
PMULLW (MM, M64)/[5;≤13]
POR (MM, M64)/[1;≤9]
PSADBW (MM, M64)/[3;≤11]
PSHUFW (MM, M64, I8)/[≤6;≤9]
PSLLD (MM, M64)/[1;≤9]
PSLLQ (MM, M64)/[1;≤9]
PSLLW (MM, M64)/[1;≤9]
PSRAD (MM, M64)/[1;≤9]
PSRAW (MM, M64)/[1;≤9]
PSRLD (MM, M64)/[1;≤9]
PSRLQ (MM, M64)/[1;≤9]
PSRLW (MM, M64)/[1;≤9]
PSUBB (MM, M64)/[1;≤9]
PSUBB (MM, MM)/[0;1]
PSUBD (MM, M64)/[1;≤9]
PSUBD (MM, MM)/[0;1]
PSUBSB (MM, M64)/[1;≤9]
PSUBSW (MM, M64)/[1;≤9]
PSUBUSB (MM, M64)/[1;≤9]
PSUBUSW (MM, M64)/[1;≤9]
PSUBW (MM, M64)/[1;≤9]
PSUBW (MM, MM)/[0;1]
PUNPCKHBW (MM, M64)/[1;≤9]
PUNPCKHDQ (MM, M64)/[1;≤9]
PUNPCKHWD (MM, M64)/[1;≤9]
PUNPCKLBW (MM, M32)/[1;≤9]
PUNPCKLDQ (MM, M32)/[1;≤9]
PUNPCKLWD (MM, M32)/[1;≤9]
PXOR (MM, M64)/[1;≤9]
PXOR (MM, MM)/[0;1]
MOVBE (M16, R16)/[≤4;≤11]
MOVBE (M32, R32)/[≤3;≤10]
MOVBE (M64, R64)/[≤4;≤10]
MOVBE (R16, M16)/[1;7]
MOVBE (R32, M32)/[≤3;6]
MOVBE (R64, M64)/[≤4;7]
BNDMOV (M128, BND)/≤4
BNDSTX (M192, BND)/≤4
PCLMULQDQ (XMM, M128, I8)/[7;≤14]
RDRAND (R16)/[788;817]
RDSEED (R16)/[806;817]
SHA1MSG1 (XMM, M128)/[2;≤9]
SHA1MSG2 (XMM, M128)/[5;≤13]
SHA1MSG2 (XMM, XMM)/[5;6]
SHA1NEXTE (XMM, M128)/[3;≤8]
SHA1NEXTE (XMM, XMM)/[2;3]
SHA1RNDS4 (XMM, M128, I8)/[7;≤14]
SHA256MSG1 (XMM, M128)/[5;≤12]
SHA256MSG2 (XMM, M128)/[6;≤17]
SHA256MSG2 (XMM, XMM)/[6;10]
SHA256RNDS2 (XMM, M128)/[8;≤14]
ADDPS (XMM, M128)/[4;≤11]
ADDSS (XMM, M32)/[4;≤11]
ANDNPS (XMM, M128)/[1;≤8]
ANDPS (XMM, M128)/[1;≤8]
CMPPS (XMM, M128, I8)/[4;≤11]
CMPSS (XMM, M32, I8)/[4;≤11]
COMISS (XMM, M32)/[≤3;8]
COMISS (XMM, XMM)/≤3
CVTPI2PS (XMM, M64)/[4;≤11]
CVTPI2PS (XMM, MM)/[5;≤7]
CVTPS2PI (MM, M64)/[≤10;≤13]
CVTPS2PI (MM, XMM)/≤9
CVTSI2SS (XMM, M32)/[4;≤11]
CVTSI2SS (XMM, M64)/[1;≤12]
CVTSI2SS (XMM, R32)/[4;≤7]
CVTSI2SS (XMM, R64)/[2;≤8]
CVTSS2SI (R32, M32)/[≤11;12]
CVTSS2SI (R32, XMM)/≤7
CVTSS2SI (R64, M32)/[≤11;12]
CVTSS2SI (R64, XMM)/≤8
CVTTPS2PI (MM, M64)/[≤10;≤13]
CVTTPS2PI (MM, XMM)/≤9
CVTTSS2SI (R32, M32)/[≤11;12]
CVTTSS2SI (R32, XMM)/≤7
CVTTSS2SI (R64, M32)/[≤11;12]
CVTTSS2SI (R64, XMM)/≤8
DIVPS (XMM, M128)/[≤11.0;≤18]
DIVPS (XMM, XMM)/[≤11.0;≤12]
DIVSS (XMM, M32)/[≤11.0;≤18]
DIVSS (XMM, XMM)/[≤11.0;≤12]
MAXPS (XMM, M128)/[4;≤11]
MAXSS (XMM, M32)/[4;≤11]
MINPS (XMM, M128)/[4;≤11]
MINSS (XMM, M32)/[4;≤11]
MOVAPS (M128, XMM)/[≤4;≤10]
MOVAPS (XMM, M128)/[≤4;≤7]
MOVAPS_0F28 (XMM, XMM)/[0;1]
MOVAPS_0F29 (XMM, XMM)/[0;1]
MOVHPS (M64, XMM)/[≤4;≤10]
MOVHPS (XMM, M64)/[≤5;≤8]
MOVLPS (M64, XMM)/[≤4;≤10]
MOVLPS (XMM, M64)/[≤5;≤8]
MOVMSKPS (R32, XMM)/≤3
MOVNTPS (M128, XMM)/[≤368;≤376]
MOVSS (M32, XMM)/[≤4;≤10]
MOVSS (XMM, M32)/[≤4;≤7]
MOVUPS (M128, XMM)/[≤4;≤10]
MOVUPS (XMM, M128)/[≤4;≤7]
MOVUPS_0F10 (XMM, XMM)/[0;1]
MOVUPS_0F11 (XMM, XMM)/[0;1]
MULPS (XMM, M128)/[4;≤11]
MULSS (XMM, M32)/[4;≤11]
ORPS (XMM, M128)/[1;≤8]
RCPPS (XMM, M128)/[≤8;≤11]
RCPSS (XMM, M32)/[≤8;≤11]
RSQRTPS (XMM, M128)/≤11
RSQRTPS (XMM, XMM)/[≤4.0;≤5]
RSQRTSS (XMM, M32)/≤11
RSQRTSS (XMM, XMM)/[≤4.0;≤5]
SHUFPS (XMM, M128, I8)/[1;≤8]
SQRTPS (XMM, M128)/≤19
SQRTPS (XMM, XMM)/[≤12.0;≤13]
SQRTSS (XMM, M32)/≤19
SQRTSS (XMM, XMM)/[≤12.0;≤13]
STMXCSR (M32)/≤10
SUBPS (XMM, M128)/[4;≤11]
SUBSS (XMM, M32)/[4;≤11]
UCOMISS (XMM, M32)/[≤3;8]
UCOMISS (XMM, XMM)/≤3
UNPCKHPS (XMM, M128)/[1;≤8]
UNPCKLPS (XMM, M128)/[1;≤8]
XORPS (XMM, M128)/[1;≤8]
XORPS (XMM, XMM)/[0;1]
ADDPD (XMM, M128)/[4;≤11]
ADDSD (XMM, M64)/[4;≤11]
ANDNPD (XMM, M128)/[1;≤8]
ANDPD (XMM, M128)/[1;≤8]
CMPPD (XMM, M128, I8)/[4;≤11]
CMPSD_XMM (XMM, M64, I8)/[4;≤11]
COMISD (XMM, M64)/[≤3;8]
COMISD (XMM, XMM)/≤3
CVTDQ2PD (XMM, M64)/[≤8;≤11]
CVTDQ2PS (XMM, M128)/[≤8;≤11]
CVTPD2DQ (XMM, M128)/[≤9;≤12]
CVTPD2PI (MM, M128)/[≤12;≤19]
CVTPD2PI (MM, XMM)/≤8
CVTPD2PS (XMM, M128)/[≤9;≤12]
CVTPI2PD (XMM, M64)/[≤8;≤11]
CVTPI2PD (XMM, MM)/≤6
CVTPS2DQ (XMM, M128)/[≤8;≤11]
CVTPS2PD (XMM, M64)/[≤8;≤11]
CVTSD2SI (R32, M64)/[12;≤21]
CVTSD2SI (R32, XMM)/≤7
CVTSD2SI (R64, M64)/[≤11;12]
CVTSD2SI (R64, XMM)/≤7
CVTSD2SS (XMM, M64)/[1;≤12]
CVTSD2SS (XMM, XMM)/[1;5]
CVTSI2SD (XMM, M32)/[4;≤11]
CVTSI2SD (XMM, M64)/[4;≤11]
CVTSI2SD (XMM, R32)/[4;≤7]
CVTSI2SD (XMM, R64)/[4;≤7]
CVTSS2SD (XMM, M32)/[4;≤11]
CVTSS2SD (XMM, XMM)/[4;5]
CVTTPD2DQ (XMM, M128)/[≤9;≤12]
CVTTPD2PI (MM, M128)/[≤12;≤19]
CVTTPD2PI (MM, XMM)/≤8
CVTTPS2DQ (XMM, M128)/[≤8;≤11]
CVTTSD2SI (R32, M64)/[12;≤21]
CVTTSD2SI (R32, XMM)/≤7
CVTTSD2SI (R64, M64)/[≤11;12]
CVTTSD2SI (R64, XMM)/≤7
DIVPD (XMM, M128)/[≤13.0;≤21]
DIVPD (XMM, XMM)/[≤13.0;≤15]
DIVSD (XMM, M64)/[≤13.0;≤21]
DIVSD (XMM, XMM)/[≤13.0;≤15]
MASKMOVDQU (XMM, XMM)/≤9
MAXPD (XMM, M128)/[4;≤11]
MAXSD (XMM, M64)/[4;≤11]
MINPD (XMM, M128)/[4;≤11]
MINSD (XMM, M64)/[4;≤11]
MOVAPD (M128, XMM)/[≤4;≤10]
MOVAPD (XMM, M128)/[≤4;≤7]
MOVAPD_0F28 (XMM, XMM)/[0;1]
MOVAPD_0F29 (XMM, XMM)/[0;1]
MOVD (M32, XMM)/[≤4;≤10]
MOVD (R32, XMM)/≤3
MOVD (XMM, M32)/[≤4;≤7]
MOVD (XMM, R32)/≤3
MOVDQ2Q (MM, XMM)/≤3
MOVDQA (M128, XMM)/[≤4;≤10]
MOVDQA (XMM, M128)/[≤4;≤7]
MOVDQA_0F6F (XMM, XMM)/[0;1]
MOVDQA_0F7F (XMM, XMM)/[0;1]
MOVDQU (M128, XMM)/[≤4;≤10]
MOVDQU (XMM, M128)/[≤4;≤7]
MOVDQU_0F6F (XMM, XMM)/[0;1]
MOVDQU_0F7F (XMM, XMM)/[0;1]
MOVHPD (M64, XMM)/[≤4;≤10]
MOVHPD (XMM, M64)/[≤5;≤8]
MOVLPD (M64, XMM)/[≤4;≤10]
MOVLPD (XMM, M64)/[≤5;≤8]
MOVMSKPD (R32, XMM)/≤3
MOVNTDQ (M128, XMM)/[≤368;≤378]
MOVNTI (M32, R32)/[≤354;≤377]
MOVNTI (M64, R64)/[≤348;≤377]
MOVNTPD (M128, XMM)/[≤366;≤380]
MOVQ (M64, XMM)/[≤4;≤10]
MOVQ (R64, XMM)/≤3
MOVQ (XMM, M64)/[≤4;≤7]
MOVQ (XMM, R64)/≤3
MOVQ2DQ (XMM, MM)/≤3
MOVSD_XMM (M64, XMM)/[≤4;≤10]
MOVSD_XMM (XMM, M64)/[≤4;≤7]
MOVUPD (M128, XMM)/[≤4;≤10]
MOVUPD (XMM, M128)/[≤4;≤7]
MOVUPD_0F10 (XMM, XMM)/[0;1]
MOVUPD_0F11 (XMM, XMM)/[0;1]
MULPD (XMM, M128)/[4;≤11]
MULSD (XMM, M64)/[4;≤11]
ORPD (XMM, M128)/[1;≤8]
PACKSSDW (XMM, M128)/[1;≤8]
PACKSSWB (XMM, M128)/[1;≤8]
PACKUSWB (XMM, M128)/[1;≤8]
PADDB (XMM, M128)/[1;≤8]
PADDD (XMM, M128)/[1;≤8]
PADDQ (MM, M64)/[1;≤9]
PADDQ (XMM, M128)/[1;≤8]
PADDSB (XMM, M128)/[1;≤8]
PADDSW (XMM, M128)/[1;≤8]
PADDUSB (XMM, M128)/[1;≤8]
PADDUSW (XMM, M128)/[1;≤8]
PADDW (XMM, M128)/[1;≤8]
PAND (XMM, M128)/[1;≤8]
PANDN (XMM, M128)/[1;≤8]
PAVGB (XMM, M128)/[1;≤8]
PAVGW (XMM, M128)/[1;≤8]
PCMPEQB (XMM, M128)/[1;≤8]
PCMPEQB (XMM, XMM)/[0;1]
PCMPEQD (XMM, M128)/[1;≤8]
PCMPEQD (XMM, XMM)/[0;1]
PCMPEQW (XMM, M128)/[1;≤8]
PCMPEQW (XMM, XMM)/[0;1]
PCMPGTB (XMM, M128)/[1;≤8]
PCMPGTB (XMM, XMM)/[0;1]
PCMPGTD (XMM, M128)/[1;≤8]
PCMPGTD (XMM, XMM)/[0;1]
PCMPGTW (XMM, M128)/[1;≤8]
PCMPGTW (XMM, XMM)/[0;1]
PEXTRW (R32, XMM, I8)/≤4
PINSRW (XMM, M16, I8)/[1;≤8]
PINSRW (XMM, R32, I8)/[2;≤4]
PMADDWD (XMM, M128)/[5;≤12]
PMAXSW (XMM, M128)/[1;≤8]
PMAXUB (XMM, M128)/[1;≤8]
PMINSW (XMM, M128)/[1;≤8]
PMINUB (XMM, M128)/[1;≤8]
PMOVMSKB (R32, XMM)/≤3
PMULHUW (XMM, M128)/[5;≤12]
PMULHW (XMM, M128)/[5;≤12]
PMULLW (XMM, M128)/[5;≤12]
PMULUDQ (MM, M64)/[5;≤13]
PMULUDQ (XMM, M128)/[5;≤12]
POR (XMM, M128)/[1;≤8]
PSADBW (XMM, M128)/[3;≤10]
PSHUFD (XMM, M128, I8)/[≤5;≤8]
PSHUFHW (XMM, M128, I8)/[≤5;≤8]
PSHUFLW (XMM, M128, I8)/[≤5;≤8]
PSLLD (XMM, M128)/[1;≤8]
PSLLD (XMM, XMM)/[1;2]
PSLLQ (XMM, M128)/[1;≤8]
PSLLQ (XMM, XMM)/[1;2]
PSLLW (XMM, M128)/[1;≤8]
PSLLW (XMM, XMM)/[1;2]
PSRAD (XMM, M128)/[1;≤8]
PSRAD (XMM, XMM)/[1;2]
PSRAW (XMM, M128)/[1;≤8]
PSRAW (XMM, XMM)/[1;2]
PSRLD (XMM, M128)/[1;≤8]
PSRLD (XMM, XMM)/[1;2]
PSRLQ (XMM, M128)/[1;≤8]
PSRLQ (XMM, XMM)/[1;2]
PSRLW (XMM, M128)/[1;≤8]
PSRLW (XMM, XMM)/[1;2]
PSUBB (XMM, M128)/[1;≤8]
PSUBB (XMM, XMM)/[0;1]
PSUBD (XMM, M128)/[1;≤8]
PSUBD (XMM, XMM)/[0;1]
PSUBQ (MM, M64)/[1;≤9]
PSUBQ (MM, MM)/[0;1]
PSUBQ (XMM, M128)/[1;≤8]
PSUBQ (XMM, XMM)/[0;1]
PSUBSB (XMM, M128)/[1;≤8]
PSUBSB (XMM, XMM)/[0;1]
PSUBSW (XMM, M128)/[1;≤8]
PSUBSW (XMM, XMM)/[0;1]
PSUBUSB (XMM, M128)/[1;≤8]
PSUBUSB (XMM, XMM)/[0;1]
PSUBUSW (XMM, M128)/[1;≤8]
PSUBUSW (XMM, XMM)/[0;1]
PSUBW (XMM, M128)/[1;≤8]
PSUBW (XMM, XMM)/[0;1]
PUNPCKHBW (XMM, M128)/[1;≤8]
PUNPCKHDQ (XMM, M128)/[1;≤8]
PUNPCKHQDQ (XMM, M128)/[1;≤8]
PUNPCKHWD (XMM, M128)/[1;≤8]
PUNPCKLBW (XMM, M128)/[1;≤8]
PUNPCKLDQ (XMM, M128)/[1;≤8]
PUNPCKLQDQ (XMM, M128)/[1;≤8]
PUNPCKLWD (XMM, M128)/[1;≤8]
PXOR (XMM, M128)/[1;≤8]
PXOR (XMM, XMM)/[0;1]
SHUFPD (XMM, M128, I8)/[1;≤8]
SQRTPD (XMM, M128)/[≤20.0;≤25]
SQRTPD (XMM, XMM)/[≤13.0;≤19]
SQRTSD (XMM, M64)/[≤20.0;≤25]
SQRTSD (XMM, XMM)/[≤13.0;≤19]
SUBPD (XMM, M128)/[4;≤11]
SUBSD (XMM, M64)/[4;≤11]
UCOMISD (XMM, M64)/[≤3;8]
UCOMISD (XMM, XMM)/≤3
UNPCKHPD (XMM, M128)/[1;≤8]
UNPCKLPD (XMM, M128)/[1;≤8]
XORPD (XMM, M128)/[1;≤8]
XORPD (XMM, XMM)/[0;1]
ADDSUBPD (XMM, M128)/[4;≤11]
ADDSUBPS (XMM, M128)/[4;≤11]
HADDPD (XMM, M128)/[6;≤13]
HADDPS (XMM, M128)/[6;≤13]
HSUBPD (XMM, M128)/[6;≤13]
HSUBPS (XMM, M128)/[6;≤13]
LDDQU (XMM, M128)/[≤4;≤7]
MOVDDUP (XMM, M64)/[≤4;≤7]
MOVSHDUP (XMM, M128)/[≤4;≤7]
MOVSLDUP (XMM, M128)/[≤4;≤7]
BLENDPD (XMM, M128, I8)/[1;≤8]
BLENDPS (XMM, M128, I8)/[1;≤8]
BLENDVPD (XMM, M128)/[1;≤8]
BLENDVPS (XMM, M128)/[1;≤8]
CRC32 (R32, M16)/[3;8]
CRC32 (R32, M32)/[3;8]
CRC32 (R32, M8)/[3;8]
CRC32 (R64, M64)/[3;8]
CRC32 (R64, M8)/[3;8]
DPPD (XMM, M128, I8)/[9;≤16]
DPPS (XMM, M128, I8)/[13;≤20]
EXTRACTPS (M32, XMM, I8)/[≤5;≤10]
EXTRACTPS (R32, XMM, I8)/≤4
INSERTPS (XMM, M32, I8)/[1;≤8]
MOVNTDQA (XMM, M128)/[≤4;≤7]
MPSADBW (XMM, M128, I8)/[3;≤11]
MPSADBW (XMM, XMM, I8)/[3;4]
PACKUSDW (XMM, M128)/[1;≤8]
PBLENDVB (XMM, M128)/[1;≤8]
PBLENDW (XMM, M128, I8)/[1;≤8]
PCMPEQQ (XMM, M128)/[1;≤8]
PCMPEQQ (XMM, XMM)/[0;1]
PCMPESTRI (XMM, M128, I8)/[≤12;≤25]
PCMPESTRI (XMM, XMM, I8)/[≤12;16]
PCMPESTRI64 (XMM, M128, I8)/[≤12;≤25]
PCMPESTRI64 (XMM, XMM, I8)/[≤12;16]
PCMPESTRM (XMM, M128, I8)/[11;≤17]
PCMPESTRM (XMM, XMM, I8)/[11;16]
PCMPESTRM64 (XMM, M128, I8)/[11;≤17]
PCMPESTRM64 (XMM, XMM, I8)/[11;16]
PCMPGTQ (XMM, M128)/[3;≤10]
PCMPGTQ (XMM, XMM)/[0;3]
PCMPISTRI (XMM, M128, I8)/[≤11;≤25]
PCMPISTRI (XMM, XMM, I8)/≤11
PCMPISTRM (XMM, M128, I8)/[8;16]
PCMPISTRM (XMM, XMM, I8)/[8;≤11]
PEXTRB (M8, XMM, I8)/[≤11;≤15]
PEXTRB (R32, XMM, I8)/≤4
PEXTRD (M32, XMM, I8)/[≤5;≤10]
PEXTRD (R32, XMM, I8)/≤4
PEXTRQ (M64, XMM, I8)/[≤5;≤10]
PEXTRQ (R64, XMM, I8)/≤4
PEXTRW_SSE4 (M16, XMM, I8)/[≤11;≤15]
PHMINPOSUW (XMM, M128)/[≤8;≤11]
PINSRB (XMM, M8, I8)/[1;≤8]
PINSRB (XMM, R32, I8)/[2;≤4]
PINSRD (XMM, M32, I8)/[1;≤8]
PINSRD (XMM, R32, I8)/[2;≤4]
PINSRQ (XMM, M64, I8)/[1;≤8]
PINSRQ (XMM, R64, I8)/[2;≤4]
PMAXSB (XMM, M128)/[1;≤8]
PMAXSD (XMM, M128)/[1;≤8]
PMAXUD (XMM, M128)/[1;≤8]
PMAXUW (XMM, M128)/[1;≤8]
PMINSB (XMM, M128)/[1;≤8]
PMINSD (XMM, M128)/[1;≤8]
PMINUD (XMM, M128)/[1;≤8]
PMINUW (XMM, M128)/[1;≤8]
PMOVSXBD (XMM, M32)/[≤5;≤8]
PMOVSXBQ (XMM, M16)/[≤5;≤8]
PMOVSXBW (XMM, M64)/[≤5;≤8]
PMOVSXDQ (XMM, M64)/[≤5;≤8]
PMOVSXWD (XMM, M64)/[≤5;≤8]
PMOVSXWQ (XMM, M32)/[≤5;≤8]
PMOVZXBD (XMM, M32)/[≤5;≤8]
PMOVZXBQ (XMM, M16)/[≤5;≤8]
PMOVZXBW (XMM, M64)/[≤5;≤8]
PMOVZXDQ (XMM, M64)/[≤5;≤8]
PMOVZXWD (XMM, M64)/[≤5;≤8]
PMOVZXWQ (XMM, M32)/[≤5;≤8]
PMULDQ (XMM, M128)/[5;≤12]
PMULLD (XMM, M128)/[10;≤17]
POPCNT (R16, M16)/[3;8]
POPCNT (R32, M32)/[0;8]
POPCNT (R32, R32)/[0;3]
POPCNT (R64, M64)/[0;8]
POPCNT (R64, R64)/[0;3]
PTEST (XMM, M128)/[≤4;9]
PTEST (XMM, XMM)/≤4
ROUNDPD (XMM, M128, I8)/[≤12;≤15]
ROUNDPS (XMM, M128, I8)/[≤12;≤15]
ROUNDSD (XMM, M64, I8)/[≤12;≤15]
ROUNDSS (XMM, M32, I8)/[≤12;≤15]
PABSB (MM, M64)/[≤7;≤9]
PABSB (XMM, M128)/[≤5;≤8]
PABSD (MM, M64)/[≤6;≤9]
PABSD (XMM, M128)/[≤5;≤8]
PABSW (MM, M64)/[≤7;≤9]
PABSW (XMM, M128)/[≤5;≤8]
PALIGNR (MM, M64, I8)/[1;≤9]
PALIGNR (XMM, M128, I8)/[1;≤8]
PHADDD (MM, M64)/[3;≤11]
PHADDD (XMM, M128)/[3;≤10]
PHADDSW (MM, M64)/[3;≤11]
PHADDSW (XMM, M128)/[3;≤10]
PHADDW (MM, M64)/[3;≤11]
PHADDW (XMM, M128)/[3;≤10]
PHSUBD (MM, M64)/[3;≤11]
PHSUBD (XMM, M128)/[3;≤10]
PHSUBSW (MM, M64)/[3;≤11]
PHSUBSW (XMM, M128)/[3;≤10]
PHSUBW (MM, M64)/[3;≤11]
PHSUBW (XMM, M128)/[3;≤10]
PMADDUBSW (MM, M64)/[5;≤13]
PMADDUBSW (XMM, M128)/[5;≤12]
PMULHRSW (MM, M64)/[5;≤13]
PMULHRSW (XMM, M128)/[5;≤12]
PSHUFB (MM, M64)/[1;≤11]
PSHUFB (MM, MM)/[1;3]
PSHUFB (XMM, M128)/[1;≤8]
PSIGNB (MM, M64)/[1;≤9]
PSIGNB (XMM, M128)/[1;≤8]
PSIGND (MM, M64)/[1;≤9]
PSIGND (XMM, M128)/[1;≤8]
PSIGNW (MM, M64)/[1;≤9]
PSIGNW (XMM, M128)/[1;≤8]
XGETBV/[0;4]
