#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jun  3 17:55:19 2024
# Process ID: 2693086
# Current directory: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1
# Command line: vivado -log vitis_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vitis_design_wrapper.tcl -notrace
# Log file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1/vitis_design_wrapper.vdi
# Journal file: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1/vivado.jou
# Running On: ubuntu-MS-7D30, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 16, Host memory: 134841 MB
#-----------------------------------------------------------
source vitis_design_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46641
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/xo/ip_repo/xilinx_com_hls_mac_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top vitis_design_wrapper -part xcvc1902-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.dcp' for cell 'vitis_design_i/axi_intc_cascaded_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.dcp' for cell 'vitis_design_i/axi_intc_parent'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.dcp' for cell 'vitis_design_i/cips_noc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.dcp' for cell 'vitis_design_i/clk_wizard_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/vitis_design_dummy_slave_0_0.dcp' for cell 'vitis_design_i/dummy_slave_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_1_0/vitis_design_dummy_slave_1_0.dcp' for cell 'vitis_design_i/dummy_slave_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_2_0/vitis_design_dummy_slave_2_0.dcp' for cell 'vitis_design_i/dummy_slave_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_dummy_slave_3_0/vitis_design_dummy_slave_3_0.dcp' for cell 'vitis_design_i/dummy_slave_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/vitis_design_icn_ctrl_1_0.dcp' for cell 'vitis_design_i/icn_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/vitis_design_icn_ctrl_2_0.dcp' for cell 'vitis_design_i/icn_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/vitis_design_icn_ctrl_3_0.dcp' for cell 'vitis_design_i/icn_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/vitis_design_icn_ctrl_4_0.dcp' for cell 'vitis_design_i/icn_ctrl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/vitis_design_icn_ctrl_5_0.dcp' for cell 'vitis_design_i/icn_ctrl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_mac_1_0/vitis_design_mac_1_0.dcp' for cell 'vitis_design_i/mac_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.dcp' for cell 'vitis_design_i/noc_ddr4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.dcp' for cell 'vitis_design_i/noc_lpddr4'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.dcp' for cell 'vitis_design_i/psr_104mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.dcp' for cell 'vitis_design_i/psr_156mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.dcp' for cell 'vitis_design_i/psr_208mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.dcp' for cell 'vitis_design_i/psr_312mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.dcp' for cell 'vitis_design_i/psr_416mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.dcp' for cell 'vitis_design_i/psr_625mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.dcp' for cell 'vitis_design_i/psr_78mhz'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3194.812 ; gain = 4.000 ; free physical = 38988 ; free virtual = 125058
INFO: [Netlist 29-17] Analyzing 722 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/synth_1/vitis_design_wrapper/vitis_design_wrapper.ncr'
Reading AI Engine Project File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design.aieprj' for cell 'vitis_design_i'
Reading Logical Architecture File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/logical_arch_aie.larch' for cell 'vitis_design_i/ai_engine_0'
Reading Traffic File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/nsln/vitis_design.nts' for cell 'vitis_design_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 13 insts (0 INI), 24 paths (0 INI). After Merge: 13 insts (0 INI), 24 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading NOC Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/nsln/vitis_design.ncr' for cell 'vitis_design_i'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/ip_0/bd_90d1_MC0_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/ip_0/bd_28ba_MC1_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5243] Reading ELF File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/ip_0/bd_28ba_MC0_ddrc_0_phy_ddrmc.elf' for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_board.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0_board.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_156mhz_0/vitis_design_psr_156mhz_0.xdc] for cell 'vitis_design_i/psr_156mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_board.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0_board.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_312mhz_0/vitis_design_psr_312mhz_0.xdc] for cell 'vitis_design_i/psr_312mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0_board.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_78mhz_0/vitis_design_psr_78mhz_0.xdc] for cell 'vitis_design_i/psr_78mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_board.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0_board.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_208mhz_0/vitis_design_psr_208mhz_0.xdc] for cell 'vitis_design_i/psr_208mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_board.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0_board.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_416mhz_0/vitis_design_psr_416mhz_0.xdc] for cell 'vitis_design_i/psr_416mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_board.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0_board.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_625mhz_0/vitis_design_psr_625mhz_0.xdc] for cell 'vitis_design_i/psr_625mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_1/bd_931e_psr0_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_2/bd_931e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/ip/ip_3/bd_931e_psr_aclk2_0.xdc] for cell 'vitis_design_i/icn_ctrl_1/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/ip/ip_1/bd_93ee_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_3_0/bd_0/ip/ip_1/bd_53bf_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_4_0/bd_0/ip/ip_1/bd_920e_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0_board.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_icn_ctrl_5_0/bd_0/ip/ip_1/bd_525f_psr_aclk_0.xdc] for cell 'vitis_design_i/icn_ctrl_5/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_90d1_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_0/xdc/bd_90d1_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/xdc/bd_27ec_S07_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S07_AXI_nmu/bd_27ec_S07_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/xdc/bd_27ec_S07_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S07_AXI_nmu/bd_27ec_S07_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/xdc/bd_27ec_S04_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S04_AXI_nmu/bd_27ec_S04_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/xdc/bd_27ec_S04_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S04_AXI_nmu/bd_27ec_S04_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/xdc/bd_27ec_S03_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S03_AXI_nmu/bd_27ec_S03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/xdc/bd_27ec_S03_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S03_AXI_nmu/bd_27ec_S03_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/xdc/bd_27ec_S06_AXI_rpu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S06_AXI_rpu/bd_27ec_S06_AXI_rpu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/xdc/bd_27ec_S06_AXI_rpu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S06_AXI_rpu/bd_27ec_S06_AXI_rpu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/xdc/bd_27ec_S02_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S02_AXI_nmu/bd_27ec_S02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/xdc/bd_27ec_S02_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S02_AXI_nmu/bd_27ec_S02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/xdc/bd_27ec_S05_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S05_AXI_nmu/bd_27ec_S05_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/xdc/bd_27ec_S05_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S05_AXI_nmu/bd_27ec_S05_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/xdc/bd_27ec_S01_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S01_AXI_nmu/bd_27ec_S01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/xdc/bd_27ec_S01_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S01_AXI_nmu/bd_27ec_S01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/xdc/bd_27ec_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S00_AXI_nmu/bd_27ec_S00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/xdc/bd_27ec_S00_AXI_nmu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/S00_AXI_nmu/bd_27ec_S00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/xdc/bd_27ec_M00_AXI_nsu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/M00_AXI_nsu/bd_27ec_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_9/xdc/bd_27ec_M00_AXI_nsu_0.xdc] for cell 'vitis_design_i/cips_noc/inst/M00_AXI_nsu/bd_27ec_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0_board.xdc] for cell 'vitis_design_i/cips_noc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0_board.xdc] for cell 'vitis_design_i/cips_noc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.xdc] for cell 'vitis_design_i/cips_noc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_cips_noc_0/vitis_design_cips_noc_0.xdc] for cell 'vitis_design_i/cips_noc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/ip/ip_0/bd_57a1_pspmc_0_0.xdc] for cell 'vitis_design_i/CIPS_0/inst/pspmc_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/hdl/par/bd_90d1_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/bd_0/ip/ip_2/hdl/par/bd_90d1_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_board.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0_board.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_ddr4_0/vitis_design_noc_ddr4_0.xdc] for cell 'vitis_design_i/noc_ddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_28ba_MC1_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_0/hdl/par/bd_28ba_MC1_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_28ba_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/bd_0/ip/ip_1/hdl/par/bd_28ba_MC0_ddrc_0_ip.xdc] for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_board.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0_board.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_noc_lpddr4_0/vitis_design_noc_lpddr4_0.xdc] for cell 'vitis_design_i/noc_lpddr4/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_board.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0.xdc] for cell 'vitis_design_i/clk_wizard_0/inst'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_board.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_psr_104mhz_0/vitis_design_psr_104mhz_0_board.xdc] for cell 'vitis_design_i/psr_104mhz/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_cascaded_1_0/vitis_design_axi_intc_cascaded_1_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_cascaded_1/U0'
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/ip/vitis_design_axi_intc_parent_0/vitis_design_axi_intc_parent_0_clocks.xdc] for cell 'vitis_design_i/axi_intc_parent/U0'
INFO: [Project 1-1714] 177 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4934.656 ; gain = 0.000 ; free physical = 37356 ; free virtual = 123505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 701 instances were transformed.
  DSPFP32 => DSPFP32 (DSP_FPA_CREG, DSP_FPA_OPM_REG, DSP_FPM_PIPEREG, DSP_FPM_STAGE0, DSP_FPM_STAGE1, DSP_FP_ADDER, DSP_FP_INMUX, DSP_FP_INREG, DSP_FP_OUTPUT, DSP_FP_SRCMX_OPTINV): 1 instance 
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 696 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 4 instances

43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 4934.656 ; gain = 2716.070 ; free physical = 37356 ; free virtual = 123505
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_init_post.tcl
Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : -1
   registers : -1
   brams     : -1
   dsps      : -1
required resources:
   luts      : 2337
   registers : 2666
   brams     : 1
   dsps      : 0
WARNING: There is no resource utilization data in hardware platform, utilization DRC is skipped
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4998.688 ; gain = 64.031 ; free physical = 37445 ; free virtual = 123607

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 149b84167

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4998.688 ; gain = 0.000 ; free physical = 37437 ; free virtual = 123598

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_28ba_MC1_ddrc_0_phy, cache-ID = 0b8f745160c5b9ee
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_28ba_MC0_ddrc_0_phy, cache-ID = 5443bcf95972565e
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP bd_90d1_MC0_ddrc_0_phy, cache-ID = 82a63e2eb6071b4d
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5070.422 ; gain = 0.000 ; free physical = 37190 ; free virtual = 123363
Phase 1 Generate And Synthesize MIG/Advanced IO Wizard Cores | Checksum: 137b6c3fc

Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 5070.422 ; gain = 71.734 ; free physical = 37190 ; free virtual = 123363
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 99 pins
INFO: [Opt 31-138] Pushed 223 inverter(s) to 807 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1bac817b1

Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37167 ; free virtual = 123340
INFO: [Opt 31-389] Phase Retarget created 92 cells and removed 331 cells
INFO: [Opt 31-1021] In phase Retarget, 255 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 128 load pin(s).
Phase 3 Constant propagation | Checksum: 227ce5ddb

Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37166 ; free virtual = 123339
INFO: [Opt 31-389] Phase Constant propagation created 239 cells and removed 811 cells
INFO: [Opt 31-1021] In phase Constant propagation, 574 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_5/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_5_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_4_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_3_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance vitis_design_i/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler (vitis_design_icn_ctrl_2_0_sc_node_v1_0_14_mi_handler) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 1a5325b98

Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37160 ; free virtual = 123333
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3169 cells
INFO: [Opt 31-1021] In phase Sweep, 1067 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 22140c34b

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37159 ; free virtual = 123331
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1de1aae3c

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37159 ; free virtual = 123331
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2516fc065

Time (s): cpu = 00:01:46 ; elapsed = 00:01:47 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37157 ; free virtual = 123330
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 343 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              92  |             331  |                                            255  |
|  Constant propagation         |             239  |             811  |                                            574  |
|  Sweep                        |               0  |            3169  |                                           1067  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            343  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
Ending Logic Optimization Task | Checksum: 21f661830

Time (s): cpu = 00:01:48 ; elapsed = 00:01:49 . Memory (MB): peak = 5127.422 ; gain = 128.734 ; free physical = 37157 ; free virtual = 123329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21f661830

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
Ending Netlist Obfuscation Task | Checksum: 21f661830

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5127.422 ; gain = 0.000 ; free physical = 37157 ; free virtual = 123329
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 5127.422 ; gain = 192.766 ; free physical = 37157 ; free virtual = 123329
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_opt_post.tcl
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15afc7efa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5181.250 ; gain = 0.000 ; free physical = 37145 ; free virtual = 123319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: abe6475f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 5784.188 ; gain = 602.938 ; free physical = 36474 ; free virtual = 122684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36295 ; free virtual = 122507

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36295 ; free virtual = 122507
Phase 1 Placer Initialization | Checksum: df3eec7b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 6005.379 ; gain = 824.129 ; free physical = 36292 ; free virtual = 122505

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: ff988d8d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 6021.387 ; gain = 840.137 ; free physical = 36259 ; free virtual = 122473

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6021.387 ; gain = 0.000 ; free physical = 36257 ; free virtual = 122471
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1996296b7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 6021.387 ; gain = 840.137 ; free physical = 36263 ; free virtual = 122477

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1996296b7

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6550.363 ; gain = 1369.113 ; free physical = 35243 ; free virtual = 121878

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878
Phase 2.1.1 Partition Driven Placement | Checksum: 110ceb488

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35242 ; free virtual = 121878
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 7a7fdf55
NoC Constraints | Checksum: b463ebc2
NoC Incremental Solution | Checksum: b0c9e48f
INFO: [Ipconfig 75-92] Running NOC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NOC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 3a5196fa
Phase 2.1 Floorplanning | Checksum: 17cd79f47

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a9845781

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a9845781

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 6582.379 ; gain = 1401.129 ; free physical = 35245 ; free virtual = 121880

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b53bc5fd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35123 ; free virtual = 121759

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 265 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 122 nets or LUTs. Breaked 0 LUT, combined 122 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35121 ; free virtual = 121758
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net vitis_design_i/mac_1/inst/ap_rst_n_inv. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6750.391 ; gain = 0.000 ; free physical = 35120 ; free virtual = 121758

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            122  |                   122  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           10  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |            122  |                   129  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1803b2d7f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35119 ; free virtual = 121757
Phase 2.4 Global Placement Core | Checksum: f0ed26e2

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35116 ; free virtual = 121754
Phase 2 Global Placement | Checksum: 16e7fdd78

Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35116 ; free virtual = 121754

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10bafcd74

Time (s): cpu = 00:01:33 ; elapsed = 00:00:40 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35120 ; free virtual = 121758

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102c66317

Time (s): cpu = 00:01:34 ; elapsed = 00:00:40 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35119 ; free virtual = 121757

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 149a3ad33

Time (s): cpu = 00:01:45 ; elapsed = 00:00:43 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35104 ; free virtual = 121743

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1612c86df

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35104 ; free virtual = 121742

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 12420e338

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742
Phase 3.3.3 Slice Area Swap | Checksum: 12420e338

Time (s): cpu = 00:01:45 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742
Phase 3.3 Small Shape DP | Checksum: 1c5445c5f

Time (s): cpu = 00:01:47 ; elapsed = 00:00:44 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35103 ; free virtual = 121742

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 1a6bc9d28

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35105 ; free virtual = 121744

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 176199a7a

Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35105 ; free virtual = 121744

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11b0495f6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35099 ; free virtual = 121738
Phase 3 Detail Placement | Checksum: 11b0495f6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:47 . Memory (MB): peak = 6750.391 ; gain = 1569.141 ; free physical = 35098 ; free virtual = 121737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35064 ; free virtual = 121703

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a9a3700f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.501 | TNS=-13.846 |
Phase 1 Physical Synthesis Initialization | Checksum: 2cfb4991a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35053 ; free virtual = 121692
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 32f72a833

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6754.363 ; gain = 0.000 ; free physical = 35053 ; free virtual = 121692
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a9a3700f

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35053 ; free virtual = 121692

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 2a9a3700f

Time (s): cpu = 00:02:10 ; elapsed = 00:00:54 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35053 ; free virtual = 121692

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.328. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 11f5410b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697
Phase 4.1 Post Commit Optimization | Checksum: 11f5410b3

Time (s): cpu = 00:02:21 ; elapsed = 00:01:04 . Memory (MB): peak = 6754.363 ; gain = 1573.113 ; free physical = 35058 ; free virtual = 121697
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 34977 ; free virtual = 121616

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Phase 4.3 Placer Reporting | Checksum: 1a2f184b1

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 34977 ; free virtual = 121616

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17b13f14b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
Ending Placer Task | Checksum: 16b042848

Time (s): cpu = 00:02:31 ; elapsed = 00:01:08 . Memory (MB): peak = 6852.363 ; gain = 1671.113 ; free physical = 34977 ; free virtual = 121616
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:39 ; elapsed = 00:01:14 . Memory (MB): peak = 6852.363 ; gain = 1724.941 ; free physical = 34977 ; free virtual = 121616
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_place_post.tcl
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35086 ; free virtual = 121726
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.57s |  WALL: 0.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35086 ; free virtual = 121726

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f900d764

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35093 ; free virtual = 121733
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |

Phase 2 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.328 | TNS=-8.750 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.327 | TNS=-8.681 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-8.601 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-8.571 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.306 | TNS=-8.571 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.301 | TNS=-8.533 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.298 | TNS=-8.474 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.296 | TNS=-8.458 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.291 | TNS=-8.323 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-8.282 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.287 | TNS=-8.276 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<27>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.284 | TNS=-8.190 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-8.112 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.281 | TNS=-8.080 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-7.954 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-7.874 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.273 | TNS=-7.849 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-7.755 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.672 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.579 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-7.525 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.261 | TNS=-7.440 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-7.369 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-7.353 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-7.309 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-7.229 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.258 | TNS=-7.207 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-7.165 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-7.148 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.253 | TNS=-6.932 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.252 | TNS=-6.854 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.251 | TNS=-6.780 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.251 | TNS=-6.719 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.249 | TNS=-6.332 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
Phase 2 Critical Path Optimization | Checksum: 206e1d68a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35093 ; free virtual = 121733

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.245 | TNS=-6.161 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.244 | TNS=-6.159 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.243 | TNS=-6.116 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.241 | TNS=-6.074 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<10>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-5.974 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.239 | TNS=-5.632 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.236 | TNS=-5.461 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.234 | TNS=-5.357 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.216 | TNS=-5.267 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.213 | TNS=-5.240 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-5.183 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-5.054 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.206 | TNS=-4.427 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.201 | TNS=-4.343 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<1>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-4.286 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-4.229 |
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-4.220 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<40>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<40>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-4.220 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<28>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-4.202 |
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/add_reg_385[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/gmem_addr_1_read_reg_375[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/FPA_OUT[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER.FPA_INT<28>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT.FPM_DATA<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1.FPM_INT<31>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG.U_DATA<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0.U<41>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX.B_MAN_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vitis_design_i/mac_1/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG.B_DATA<9>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.186 | TNS=-4.202 |
Phase 3 Critical Path Optimization | Checksum: 206e1d68a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6852.363 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.186 | TNS=-4.202 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.142  |          4.548  |            0  |              0  |                    52  |           0  |           2  |  00:00:02  |
|  Total          |          0.142  |          4.548  |            0  |              0  |                    52  |           0  |           2  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6876.375 ; gain = 0.000 ; free physical = 35090 ; free virtual = 121730
Ending Physical Synthesis Task | Checksum: 2a2c05afe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6876.375 ; gain = 24.012 ; free physical = 35090 ; free virtual = 121730
INFO: [Common 17-83] Releasing license: Implementation
288 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6876.375 ; gain = 24.012 ; free physical = 35090 ; free virtual = 121730
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ef61050 ConstDB: 0 ShapeSum: 66432d46 RouteDB: c951cec7
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121722
Post Restoration Checksum: NetGraph: f34f1dd7 | NumContArr: 61bbfd96 | Constraints: 7e4068ef | Timing: 0
Phase 1 Build RT Design | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121723

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121724

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d34b845c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6884.379 ; gain = 0.000 ; free physical = 35067 ; free virtual = 121724

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1af314369

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34954 ; free virtual = 121611

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2008b15c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34946 ; free virtual = 121603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-4.367 | WHS=0.036  | THS=0.000  |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1692e1119

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34946 ; free virtual = 121603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.189 | TNS=-4.367 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1f8f170fa

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 6992.402 ; gain = 108.023 ; free physical = 34952 ; free virtual = 121609

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18039
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13446
  Number of Partially Routed Nets     = 4593
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575
Phase 3.1 Global Routing | Checksum: 1cb2b0455

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34918 ; free virtual = 121575
Phase 3 Initial Routing | Checksum: 13ef83b96

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34917 ; free virtual = 121574

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 789
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.559 | WHS=0.036  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1abe374c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b149fda4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
Phase 4 Rip-up And Reroute | Checksum: 1b149fda4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12d290764

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1731a282b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571
Phase 5 Delay and Skew Optimization | Checksum: 1eac27e9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34914 ; free virtual = 121571

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eac27e9e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c8cf45fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
Phase 6 Post Hold Fix | Checksum: 1c8cf45fe

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.116946 %
  Global Horizontal Routing Utilization  = 0.11417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.2857%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.5%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.6562%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.4375%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: efffb93b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: efffb93b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ea61a185

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ea61a185

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34913 ; free virtual = 121570
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: ea61a185

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34907 ; free virtual = 121565

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.321 | TNS=-7.510 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.314. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.294. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.292. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.285. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.273. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.265. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.260. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.245. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.244. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.241. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.239. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.225. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.224. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.212. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.207. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.204. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.201. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.195. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.188. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.183. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.182. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.180. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.176. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.171. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.155. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.153. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.152. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.149. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.147. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.143. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.134. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.128. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.122. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.122. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.110. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.103. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.101. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.098. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.089. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.086. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.085. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.078. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.074. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.072. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.070. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.069. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.066. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.052. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.051. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.050. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.049. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.045. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.044. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-952] Improved path group WNS = -0.032. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.030. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.024. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.023. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[25].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[12].
INFO: [Physopt 32-952] Improved path group WNS = -0.018. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[2].
INFO: [Physopt 32-952] Improved path group WNS = -0.016. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[28].
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.011. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.002. Path group: clkout3_primitive. Processed net: vitis_design_i/mac_1/inst/add_reg_385[8].
INFO: [Physopt 32-735] Processed net vitis_design_i/mac_1/inst/add_reg_385[24]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: ea61a185

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34912 ; free virtual = 121570
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7032.402 ; gain = 0.000 ; free physical = 34912 ; free virtual = 121570
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.036 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: ea61a185

Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 7032.402 ; gain = 148.023 ; free physical = 34912 ; free virtual = 121570
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 9ef7d95b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 7064.418 ; gain = 180.039 ; free physical = 34912 ; free virtual = 121570

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 7064.418 ; gain = 180.039 ; free physical = 34912 ; free virtual = 121570
INFO: [Common 17-83] Releasing license: Implementation
383 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 7064.418 ; gain = 188.043 ; free physical = 34912 ; free virtual = 121570
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vitis_design_wrapper_timing_summary_routed.rpt -pb vitis_design_wrapper_timing_summary_routed.pb -rpx vitis_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_route_post.tcl
INFO: System Diagram: Run step: routed

Writing Interface Constraints File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfsol' for cell 'vitis_design_i/ai_engine_0'
Writing Metadata file '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 7080.426 ; gain = 16.008 ; free physical = 34860 ; free virtual = 121570
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.runs/impl_1/vitis_design_wrapper_routed.dcp' has been generated.
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_write_device_image_pre.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Command: write_device_image -force vitis_design_wrapper.pdi
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command write_device_image
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 53 net(s) have no routable loads. The problem bus(es) and/or net(s) are vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_r_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m05_nodes/m05_b_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, vitis_design_i/icn_ctrl_1/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 53 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
INFO: [Constraints 18-5160] Reading Static MEM File '_mem_tmp.mem' for cell 'vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main'
Generating PS PMC files.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
INFO: [Bitstream 40-812] Reading NPI Startup sequence definitions
INFO: [Bitstream 40-811] Reading NPI Shutdown sequence definitions
INFO: [Bitstream 40-810] Reading NPI Preconfig sequence definitions
Creating bitstream...
INFO: [Bitstream 40-283] Bitstream size = 7804032 bits
Writing CDO partition ./vitis_design_wrapper.rcdo...
Writing NPI partition ./vitis_design_wrapper.rnpi...
Generating bif file vitis_design_wrapper.bif for base design.
Generating Hard Block Files
INFO: [Hsi 55-2053] elapsed time for repository (/tools/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Compiling XilSecure Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Compiling XilCert Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Compiling Xilpdi Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Compiling XilLoader Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Compiling XilOcp Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Compiling XilPuf Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Compiling XilPM Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Compiling XilNvm Library
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Compiling XilPLMI Library
Finished building libraries sequentially.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilocp_v1_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Include files for this library have already been copied.
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilcert_v1_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_7/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
Include files for this library have already been copied.
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_17/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_1/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_16/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ddrpsv_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_3/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v5_0/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_13/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_18/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v4_0/src
Compiling xsysmonpsv
microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'
   81 | #pragma message ("For the sleep routines, assembly instructions are used")
      |         ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_1/src
xcoresightpsdcc.c:39:2: warning: #warning "The driver is supported only for ARM architecture" [-Wcpp]
   39 | #warning "The driver is supported only for ARM architecture"
      |  ^~~~~~~
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src
Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src
In file included from xiomodule_g.c:16:
../../../include/xparameters.h:1325:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]
 1325 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU
      |                                                            ^~~~~~~~~~~~~~~~~~~
xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'
   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,
      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o
Finished building libraries parallelly.
/tools/Xilinx/Vivado/2023.1/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a
Finished building libraries
lto-wrapper.real: warning: using serial compilation of 5 LTRANS jobs
lto-wrapper.real: note: see the '-flto' option documentation for more information
INFO: [Project 1-1179] Generating vitis_design_wrapper.bif file ...
Running bootgen.
Found bootgen at /tools/Xilinx/Vivado/2023.1/bin/bootgen
Running '/tools/Xilinx/Vivado/2023.1/bin/bootgen -arch versal -image vitis_design_wrapper.bif -w -o ./vitis_design_wrapper.pdi'


****** Bootgen v2023.1
  **** Build date : Apr 18 2023-23:27:00
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully

Bootgen Completed Successfully.
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
404 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_device_image completed successfully
write_device_image: Time (s): cpu = 00:02:06 ; elapsed = 00:01:52 . Memory (MB): peak = 9349.531 ; gain = 2004.977 ; free physical = 32837 ; free virtual = 119554
source /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/scripts/impl_1/_full_write_device_image_post.tcl
hw_export: set_property platform.full_pdi_file ./vitis_design_wrapper.pdi [current_project]
hw_export: output_xsa is /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
hw_export: set design_intent and uses_pr properties
hw_export: tool_flow = SDx
INFO: [OCL_UTIL] internal step: write_hw_platform -fixed    /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
hw_export: write_hw_platform -fixed   /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa ...
Writing Interface Constraints File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfcst'
Writing Interface Solution File '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aie_interface.aieintfsol' for cell 'vitis_design_i/ai_engine_0'
Writing Metadata file '/home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.gen/sources_1/bd/vitis_design/vitis_design/aiearchive/vivado/aieprj_meta_data.json'
INFO: [Project 1-1931] Found the BD which contains AIE archive - /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/vivado/vpl/prj/prj.srcs/sources_1/bd/vitis_design/vitis_design.bd
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/ubuntu/Desktop/dsp_recon/system_project/mac/mac/int/vpl_gen_fixed.xsa
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 18:01:54 2024...
