

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Tue Sep  5 22:45:42 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 3.547 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10380419|  10380419| 36.819 ms | 36.819 ms |  10380419|  10380419|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- l_S_buf0_buf0_l_0_l_buf0_l_1              |     9217|     9217|         3|          1|          1|     9216|    yes   |
        |- l_S_buf1_buf1_l_0_l_buf1_l_1              |   589836|   589836|        14|          1|          1|   589824|    yes   |
        |- l_S_buf2_buf2_l_0                         |      769|      769|         3|          1|          1|      768|    yes   |
        |- l_S_buf3_buf3_l_0_l_buf3_l_1              |   589836|   589836|        14|          1|          1|   589824|    yes   |
        |- l_S_buf4_buf4_l_0                         |      769|      769|         3|          1|          1|      768|    yes   |
        |- l_S_buf5_buf5_l_0_l_buf5_l_1              |   589836|   589836|        14|          1|          1|   589824|    yes   |
        |- l_S_buf6_buf6_l_0                         |      769|      769|         3|          1|          1|      768|    yes   |
        |- l_S_buf7_buf7_l_0_l_buf7_l_1              |   589836|   589836|        14|          1|          1|   589824|    yes   |
        |- l_S_buf8_buf8_l_0                         |      769|      769|         3|          1|          1|      768|    yes   |
        |- l_S_buf9_buf9_l_0_l_buf9_l_1              |  2359310|  2359310|        16|          1|          1|  2359296|    yes   |
        |- l_S_buf10_buf10_l_0                       |     3073|     3073|         3|          1|          1|     3072|    yes   |
        |- l_S_buf11_buf11_l_0_l_buf11_l_1           |  2359308|  2359308|        14|          1|          1|  2359296|    yes   |
        |- l_S_buf12_buf12_l_0                       |      769|      769|         3|          1|          1|      768|    yes   |
        |- l_S_buf13_buf13_l_0                       |      768|      768|         1|          1|          1|      768|    yes   |
        |- l_S_buf14_buf14_l_0                       |      768|      768|         1|          1|          1|      768|    yes   |
        |- l_S_buf15_buf15_l_0                       |      768|      768|         1|          1|          1|      768|    yes   |
        |- l_S_buf16_buf16_l_0                       |      768|      768|         1|          1|          1|      768|    yes   |
        |- l_S_i_j_0_i7_l_j5                         |     9221|     9221|         7|          1|          1|     9216|    yes   |
        |- l_S_i_j_0_i13_l_j10                       |    37076|    37076|       214|          1|          1|    36864|    yes   |
        |- l_S_i_j_0_i16_l_j12                       |     9221|     9221|         7|          1|          1|     9216|    yes   |
        |- l_S_result17_result17_l_0_l_result17_l_1  |     9219|     9219|         5|          1|          1|     9216|    yes   |
        +--------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 14
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 14
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 14
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 14
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 16
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 14
  * Pipeline-12: initiation interval (II) = 1, depth = 3
  * Pipeline-13: initiation interval (II) = 1, depth = 1
  * Pipeline-14: initiation interval (II) = 1, depth = 1
  * Pipeline-15: initiation interval (II) = 1, depth = 1
  * Pipeline-16: initiation interval (II) = 1, depth = 1
  * Pipeline-17: initiation interval (II) = 1, depth = 7
  * Pipeline-18: initiation interval (II) = 1, depth = 214
  * Pipeline-19: initiation interval (II) = 1, depth = 7
  * Pipeline-20: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 406
* Pipeline : 21
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1 : II = 1, D = 14, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
  Pipeline-2 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-3 : II = 1, D = 14, States = { 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
  Pipeline-4 : II = 1, D = 3, States = { 50 51 52 }
  Pipeline-5 : II = 1, D = 14, States = { 56 57 58 59 60 61 62 63 64 65 66 67 68 69 }
  Pipeline-6 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-7 : II = 1, D = 14, States = { 79 80 81 82 83 84 85 86 87 88 89 90 91 92 }
  Pipeline-8 : II = 1, D = 3, States = { 96 97 98 }
  Pipeline-9 : II = 1, D = 16, States = { 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 }
  Pipeline-10 : II = 1, D = 3, States = { 121 122 123 }
  Pipeline-11 : II = 1, D = 14, States = { 127 128 129 130 131 132 133 134 135 136 137 138 139 140 }
  Pipeline-12 : II = 1, D = 3, States = { 144 145 146 }
  Pipeline-13 : II = 1, D = 1, States = { 148 }
  Pipeline-14 : II = 1, D = 1, States = { 150 }
  Pipeline-15 : II = 1, D = 1, States = { 152 }
  Pipeline-16 : II = 1, D = 1, States = { 154 }
  Pipeline-17 : II = 1, D = 7, States = { 165 166 167 168 169 170 171 }
  Pipeline-18 : II = 1, D = 214, States = { 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 }
  Pipeline-19 : II = 1, D = 7, States = { 392 393 394 395 396 397 398 }
  Pipeline-20 : II = 1, D = 5, States = { 401 402 403 404 405 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 24 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 10 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 47 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 33 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 70 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 56 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 93 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 79 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 99 97 
97 --> 98 
98 --> 96 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 118 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 102 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 124 122 
122 --> 123 
123 --> 121 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 141 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 127 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 147 145 
145 --> 146 
146 --> 144 
147 --> 148 
148 --> 149 148 
149 --> 150 
150 --> 151 150 
151 --> 152 
152 --> 153 152 
153 --> 154 
154 --> 155 154 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 172 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 165 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 390 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 176 
390 --> 391 
391 --> 392 
392 --> 399 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 392 
399 --> 400 
400 --> 401 
401 --> 406 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 401 
406 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%buf0_0_V = alloca i64" [kernel.cpp:411]   --->   Operation 407 'alloca' 'buf0_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%buf0_1_V = alloca i64" [kernel.cpp:411]   --->   Operation 408 'alloca' 'buf0_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%buf0_2_V = alloca i64" [kernel.cpp:411]   --->   Operation 409 'alloca' 'buf0_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%buf0_3_V = alloca i64" [kernel.cpp:411]   --->   Operation 410 'alloca' 'buf0_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%buf0_4_V = alloca i64" [kernel.cpp:411]   --->   Operation 411 'alloca' 'buf0_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%buf0_5_V = alloca i64" [kernel.cpp:411]   --->   Operation 412 'alloca' 'buf0_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%buf0_6_V = alloca i64" [kernel.cpp:411]   --->   Operation 413 'alloca' 'buf0_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%buf0_7_V = alloca i64" [kernel.cpp:411]   --->   Operation 414 'alloca' 'buf0_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%buf0_8_V = alloca i64" [kernel.cpp:411]   --->   Operation 415 'alloca' 'buf0_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%buf0_9_V = alloca i64" [kernel.cpp:411]   --->   Operation 416 'alloca' 'buf0_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%buf0_10_V = alloca i64" [kernel.cpp:411]   --->   Operation 417 'alloca' 'buf0_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%buf0_11_V = alloca i64" [kernel.cpp:411]   --->   Operation 418 'alloca' 'buf0_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%buf1_0_V = alloca i64" [kernel.cpp:412]   --->   Operation 419 'alloca' 'buf1_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%buf1_1_V = alloca i64" [kernel.cpp:412]   --->   Operation 420 'alloca' 'buf1_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%buf1_2_V = alloca i64" [kernel.cpp:412]   --->   Operation 421 'alloca' 'buf1_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%buf1_3_V = alloca i64" [kernel.cpp:412]   --->   Operation 422 'alloca' 'buf1_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%buf1_4_V = alloca i64" [kernel.cpp:412]   --->   Operation 423 'alloca' 'buf1_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%buf1_5_V = alloca i64" [kernel.cpp:412]   --->   Operation 424 'alloca' 'buf1_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%buf1_6_V = alloca i64" [kernel.cpp:412]   --->   Operation 425 'alloca' 'buf1_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%buf1_7_V = alloca i64" [kernel.cpp:412]   --->   Operation 426 'alloca' 'buf1_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%buf1_8_V = alloca i64" [kernel.cpp:412]   --->   Operation 427 'alloca' 'buf1_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%buf1_9_V = alloca i64" [kernel.cpp:412]   --->   Operation 428 'alloca' 'buf1_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%buf1_10_V = alloca i64" [kernel.cpp:412]   --->   Operation 429 'alloca' 'buf1_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%buf1_11_V = alloca i64" [kernel.cpp:412]   --->   Operation 430 'alloca' 'buf1_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%buf2_V = alloca i64" [kernel.cpp:413]   --->   Operation 431 'alloca' 'buf2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%buf3_0_V = alloca i64" [kernel.cpp:414]   --->   Operation 432 'alloca' 'buf3_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%buf3_1_V = alloca i64" [kernel.cpp:414]   --->   Operation 433 'alloca' 'buf3_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%buf3_2_V = alloca i64" [kernel.cpp:414]   --->   Operation 434 'alloca' 'buf3_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%buf3_3_V = alloca i64" [kernel.cpp:414]   --->   Operation 435 'alloca' 'buf3_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%buf3_4_V = alloca i64" [kernel.cpp:414]   --->   Operation 436 'alloca' 'buf3_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%buf3_5_V = alloca i64" [kernel.cpp:414]   --->   Operation 437 'alloca' 'buf3_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%buf3_6_V = alloca i64" [kernel.cpp:414]   --->   Operation 438 'alloca' 'buf3_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%buf3_7_V = alloca i64" [kernel.cpp:414]   --->   Operation 439 'alloca' 'buf3_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%buf3_8_V = alloca i64" [kernel.cpp:414]   --->   Operation 440 'alloca' 'buf3_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%buf3_9_V = alloca i64" [kernel.cpp:414]   --->   Operation 441 'alloca' 'buf3_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%buf3_10_V = alloca i64" [kernel.cpp:414]   --->   Operation 442 'alloca' 'buf3_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%buf3_11_V = alloca i64" [kernel.cpp:414]   --->   Operation 443 'alloca' 'buf3_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%buf4_V = alloca i64" [kernel.cpp:415]   --->   Operation 444 'alloca' 'buf4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%buf5_0_V = alloca i64" [kernel.cpp:416]   --->   Operation 445 'alloca' 'buf5_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%buf5_1_V = alloca i64" [kernel.cpp:416]   --->   Operation 446 'alloca' 'buf5_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%buf5_2_V = alloca i64" [kernel.cpp:416]   --->   Operation 447 'alloca' 'buf5_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%buf5_3_V = alloca i64" [kernel.cpp:416]   --->   Operation 448 'alloca' 'buf5_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%buf5_4_V = alloca i64" [kernel.cpp:416]   --->   Operation 449 'alloca' 'buf5_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%buf5_5_V = alloca i64" [kernel.cpp:416]   --->   Operation 450 'alloca' 'buf5_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%buf5_6_V = alloca i64" [kernel.cpp:416]   --->   Operation 451 'alloca' 'buf5_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%buf5_7_V = alloca i64" [kernel.cpp:416]   --->   Operation 452 'alloca' 'buf5_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%buf5_8_V = alloca i64" [kernel.cpp:416]   --->   Operation 453 'alloca' 'buf5_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%buf5_9_V = alloca i64" [kernel.cpp:416]   --->   Operation 454 'alloca' 'buf5_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%buf5_10_V = alloca i64" [kernel.cpp:416]   --->   Operation 455 'alloca' 'buf5_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%buf5_11_V = alloca i64" [kernel.cpp:416]   --->   Operation 456 'alloca' 'buf5_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%buf6_V = alloca i64" [kernel.cpp:417]   --->   Operation 457 'alloca' 'buf6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%buf7_0_V = alloca i64" [kernel.cpp:418]   --->   Operation 458 'alloca' 'buf7_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%buf7_1_V = alloca i64" [kernel.cpp:418]   --->   Operation 459 'alloca' 'buf7_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%buf7_2_V = alloca i64" [kernel.cpp:418]   --->   Operation 460 'alloca' 'buf7_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%buf7_3_V = alloca i64" [kernel.cpp:418]   --->   Operation 461 'alloca' 'buf7_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%buf7_4_V = alloca i64" [kernel.cpp:418]   --->   Operation 462 'alloca' 'buf7_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%buf7_5_V = alloca i64" [kernel.cpp:418]   --->   Operation 463 'alloca' 'buf7_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%buf7_6_V = alloca i64" [kernel.cpp:418]   --->   Operation 464 'alloca' 'buf7_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%buf7_7_V = alloca i64" [kernel.cpp:418]   --->   Operation 465 'alloca' 'buf7_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%buf7_8_V = alloca i64" [kernel.cpp:418]   --->   Operation 466 'alloca' 'buf7_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%buf7_9_V = alloca i64" [kernel.cpp:418]   --->   Operation 467 'alloca' 'buf7_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%buf7_10_V = alloca i64" [kernel.cpp:418]   --->   Operation 468 'alloca' 'buf7_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%buf7_11_V = alloca i64" [kernel.cpp:418]   --->   Operation 469 'alloca' 'buf7_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%buf8_V = alloca i64" [kernel.cpp:419]   --->   Operation 470 'alloca' 'buf8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%buf9_0_V = alloca i64" [kernel.cpp:420]   --->   Operation 471 'alloca' 'buf9_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%buf9_1_V = alloca i64" [kernel.cpp:420]   --->   Operation 472 'alloca' 'buf9_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%buf9_2_V = alloca i64" [kernel.cpp:420]   --->   Operation 473 'alloca' 'buf9_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%buf9_3_V = alloca i64" [kernel.cpp:420]   --->   Operation 474 'alloca' 'buf9_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%buf9_4_V = alloca i64" [kernel.cpp:420]   --->   Operation 475 'alloca' 'buf9_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%buf9_5_V = alloca i64" [kernel.cpp:420]   --->   Operation 476 'alloca' 'buf9_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%buf9_6_V = alloca i64" [kernel.cpp:420]   --->   Operation 477 'alloca' 'buf9_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%buf9_7_V = alloca i64" [kernel.cpp:420]   --->   Operation 478 'alloca' 'buf9_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%buf9_8_V = alloca i64" [kernel.cpp:420]   --->   Operation 479 'alloca' 'buf9_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%buf9_9_V = alloca i64" [kernel.cpp:420]   --->   Operation 480 'alloca' 'buf9_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%buf9_10_V = alloca i64" [kernel.cpp:420]   --->   Operation 481 'alloca' 'buf9_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%buf9_11_V = alloca i64" [kernel.cpp:420]   --->   Operation 482 'alloca' 'buf9_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%buf10_V = alloca i64" [kernel.cpp:421]   --->   Operation 483 'alloca' 'buf10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%buf11_0_V = alloca i64" [kernel.cpp:422]   --->   Operation 484 'alloca' 'buf11_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%buf11_1_V = alloca i64" [kernel.cpp:422]   --->   Operation 485 'alloca' 'buf11_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%buf11_2_V = alloca i64" [kernel.cpp:422]   --->   Operation 486 'alloca' 'buf11_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%buf11_3_V = alloca i64" [kernel.cpp:422]   --->   Operation 487 'alloca' 'buf11_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%buf11_4_V = alloca i64" [kernel.cpp:422]   --->   Operation 488 'alloca' 'buf11_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%buf11_5_V = alloca i64" [kernel.cpp:422]   --->   Operation 489 'alloca' 'buf11_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%buf11_6_V = alloca i64" [kernel.cpp:422]   --->   Operation 490 'alloca' 'buf11_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%buf11_7_V = alloca i64" [kernel.cpp:422]   --->   Operation 491 'alloca' 'buf11_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%buf11_8_V = alloca i64" [kernel.cpp:422]   --->   Operation 492 'alloca' 'buf11_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%buf11_9_V = alloca i64" [kernel.cpp:422]   --->   Operation 493 'alloca' 'buf11_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%buf11_10_V = alloca i64" [kernel.cpp:422]   --->   Operation 494 'alloca' 'buf11_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%buf11_11_V = alloca i64" [kernel.cpp:422]   --->   Operation 495 'alloca' 'buf11_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%buf12_V = alloca i64" [kernel.cpp:423]   --->   Operation 496 'alloca' 'buf12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%buf13 = alloca i64" [kernel.cpp:424]   --->   Operation 497 'alloca' 'buf13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%buf14 = alloca i64" [kernel.cpp:425]   --->   Operation 498 'alloca' 'buf14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%buf15 = alloca i64" [kernel.cpp:426]   --->   Operation 499 'alloca' 'buf15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%buf16 = alloca i64" [kernel.cpp:427]   --->   Operation 500 'alloca' 'buf16' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%v318_V = alloca i64" [kernel.cpp:428]   --->   Operation 501 'alloca' 'v318_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%v319_V = alloca i64" [kernel.cpp:429]   --->   Operation 502 'alloca' 'v319_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%v320_V = alloca i64" [kernel.cpp:430]   --->   Operation 503 'alloca' 'v320_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%v321_V = alloca i64" [kernel.cpp:431]   --->   Operation 504 'alloca' 'v321_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%v322 = alloca i64"   --->   Operation 505 'alloca' 'v322' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%v323 = alloca i64" [kernel.cpp:433]   --->   Operation 506 'alloca' 'v323' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%v324_V = alloca i64" [kernel.cpp:434]   --->   Operation 507 'alloca' 'v324_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%v325 = alloca i64" [kernel.cpp:435]   --->   Operation 508 'alloca' 'v325' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%v326_V = alloca i64" [kernel.cpp:436]   --->   Operation 509 'alloca' 'v326_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%v327 = alloca i64"   --->   Operation 510 'alloca' 'v327' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%v328 = alloca i64" [kernel.cpp:438]   --->   Operation 511 'alloca' 'v328' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%v329_0 = alloca i64"   --->   Operation 512 'alloca' 'v329_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%v329_1 = alloca i64"   --->   Operation 513 'alloca' 'v329_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%v329_2 = alloca i64"   --->   Operation 514 'alloca' 'v329_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%v329_3 = alloca i64"   --->   Operation 515 'alloca' 'v329_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%v329_4 = alloca i64"   --->   Operation 516 'alloca' 'v329_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%v329_5 = alloca i64"   --->   Operation 517 'alloca' 'v329_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%v329_6 = alloca i64"   --->   Operation 518 'alloca' 'v329_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%v329_7 = alloca i64"   --->   Operation 519 'alloca' 'v329_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%v329_8 = alloca i64"   --->   Operation 520 'alloca' 'v329_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%v329_9 = alloca i64"   --->   Operation 521 'alloca' 'v329_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%v329_10 = alloca i64"   --->   Operation 522 'alloca' 'v329_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%v329_11 = alloca i64"   --->   Operation 523 'alloca' 'v329_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%v242_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v242" [kernel.cpp:459]   --->   Operation 524 'read' 'v242_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln459 = bitcast i32 %v242_read" [kernel.cpp:459]   --->   Operation 525 'bitcast' 'bitcast_ln459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [2/2] (1.54ns)   --->   "%d_assign_s = fpext i32 %bitcast_ln459"   --->   Operation 526 'fpext' 'd_assign_s' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v242_read, i32"   --->   Operation 527 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 528 [1/2] (1.54ns)   --->   "%d_assign_s = fpext i32 %bitcast_ln459"   --->   Operation 528 'fpext' 'd_assign_s' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %d_assign_s"   --->   Operation 529 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i64 %p_Val2_s"   --->   Operation 530 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 531 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 532 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v242"   --->   Operation 533 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v242, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 534 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v243"   --->   Operation 535 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v243, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 536 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v244"   --->   Operation 537 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v244, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 538 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 539 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v245"   --->   Operation 539 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v245, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 540 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v246"   --->   Operation 541 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v246, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 542 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v247"   --->   Operation 543 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v247, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 544 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v248"   --->   Operation 545 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v248, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 546 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v249"   --->   Operation 547 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v249, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 548 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v250"   --->   Operation 549 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v250, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 550 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v251"   --->   Operation 551 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v251, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 552 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v252"   --->   Operation 553 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v252, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 554 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v253"   --->   Operation 555 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v253, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 556 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v254"   --->   Operation 557 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v254, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 558 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v255"   --->   Operation 559 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v255, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 560 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v256"   --->   Operation 561 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v256, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 562 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v257"   --->   Operation 563 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v257, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 564 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v258"   --->   Operation 565 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v258, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 566 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v259"   --->   Operation 567 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v259, void @empty_18, i32, i32, void @empty_19, i32, i32, void @empty_19, void @empty_19, void @empty_19, i32, i32, i32, i32, void @empty_19, void @empty_19"   --->   Operation 568 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (1.05ns)   --->   "%icmp_ln525 = icmp_eq  i63 %trunc_ln511, i63"   --->   Operation 569 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.27ns)   --->   "%select_ln542 = select i1 %tmp_31, i24, i24"   --->   Operation 570 'select' 'select_ln542' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.12ns)   --->   "%xor_ln525 = xor i1 %icmp_ln525, i1"   --->   Operation 571 'xor' 'xor_ln525' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.60ns)   --->   "%br_ln456 = br void %.preheader35" [kernel.cpp:456]   --->   Operation 572 'br' 'br_ln456' <Predicate = true> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.08>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14, void, i14 %add_ln456_1, void %ap_fixed_base.exit165" [kernel.cpp:456]   --->   Operation 573 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%buf0_l_0 = phi i4, void, i4 %select_ln456_1, void %ap_fixed_base.exit165"   --->   Operation 574 'phi' 'buf0_l_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%buf0_l_1 = phi i10, void, i10 %add_ln457, void %ap_fixed_base.exit165" [kernel.cpp:457]   --->   Operation 575 'phi' 'buf0_l_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%specpipeline_ln457 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:457]   --->   Operation 576 'specpipeline' 'specpipeline_ln457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.65ns)   --->   "%icmp_ln456 = icmp_eq  i14 %indvar_flatten, i14" [kernel.cpp:456]   --->   Operation 577 'icmp' 'icmp_ln456' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.55ns)   --->   "%add_ln456_1 = add i14 %indvar_flatten, i14" [kernel.cpp:456]   --->   Operation 578 'add' 'add_ln456_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln456 = br i1 %icmp_ln456, void %.preheader35.preheader, void %.preheader34.preheader" [kernel.cpp:456]   --->   Operation 579 'br' 'br_ln456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.33ns)   --->   "%add_ln456 = add i4, i4 %buf0_l_0" [kernel.cpp:456]   --->   Operation 580 'add' 'add_ln456' <Predicate = (!icmp_ln456)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.60ns)   --->   "%icmp_ln457 = icmp_eq  i10 %buf0_l_1, i10" [kernel.cpp:457]   --->   Operation 581 'icmp' 'icmp_ln457' <Predicate = (!icmp_ln456)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.30ns)   --->   "%select_ln456 = select i1 %icmp_ln457, i10, i10 %buf0_l_1" [kernel.cpp:456]   --->   Operation 582 'select' 'select_ln456' <Predicate = (!icmp_ln456)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.35ns)   --->   "%select_ln456_1 = select i1 %icmp_ln457, i4 %add_ln456, i4 %buf0_l_0" [kernel.cpp:456]   --->   Operation 583 'select' 'select_ln456_1' <Predicate = (!icmp_ln456)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 584 'partselect' 'p_Result_s' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %p_Result_s"   --->   Operation 585 'zext' 'zext_ln409' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %p_Val2_s"   --->   Operation 586 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_57 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519"   --->   Operation 587 'bitconcatenate' 'p_Result_57' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i53 %p_Result_57"   --->   Operation 588 'zext' 'zext_ln523' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.74ns)   --->   "%sub_ln409 = sub i54, i54 %zext_ln523"   --->   Operation 589 'sub' 'sub_ln409' <Predicate = (!icmp_ln456 & p_Result_84 & !icmp_ln525)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.26ns)   --->   "%select_ln524 = select i1 %p_Result_84, i54 %sub_ln409, i54 %zext_ln523"   --->   Operation 590 'select' 'select_ln524' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.52ns)   --->   "%F2 = sub i12, i12 %zext_ln409"   --->   Operation 591 'sub' 'F2' <Predicate = (!icmp_ln456)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.62ns)   --->   "%icmp_ln535 = icmp_sgt  i12 %F2, i12"   --->   Operation 592 'icmp' 'icmp_ln535' <Predicate = (!icmp_ln456)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.52ns)   --->   "%add_ln535 = add i12, i12 %F2"   --->   Operation 593 'add' 'add_ln535' <Predicate = (!icmp_ln456)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.52ns)   --->   "%sub_ln535 = sub i12, i12 %F2"   --->   Operation 594 'sub' 'sub_ln535' <Predicate = (!icmp_ln456)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln535, i12 %add_ln535, i12 %sub_ln535"   --->   Operation 595 'select' 'sh_amt' <Predicate = (!icmp_ln456)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.62ns)   --->   "%icmp_ln536 = icmp_eq  i12 %F2, i12"   --->   Operation 596 'icmp' 'icmp_ln536' <Predicate = (!icmp_ln456)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i54 %select_ln524"   --->   Operation 597 'trunc' 'trunc_ln537' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_4 : Operation 598 [1/1] (0.62ns)   --->   "%icmp_ln539 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 598 'icmp' 'icmp_ln539' <Predicate = (!icmp_ln456)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.54ns)   --->   "%add_ln457 = add i10 %select_ln456, i10" [kernel.cpp:457]   --->   Operation 599 'add' 'add_ln457' <Predicate = (!icmp_ln456)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%sext_ln535 = sext i12 %sh_amt"   --->   Operation 600 'sext' 'sext_ln535' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.62ns)   --->   "%icmp_ln557 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 601 'icmp' 'icmp_ln557' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%trunc_ln540 = trunc i12 %sh_amt"   --->   Operation 602 'trunc' 'trunc_ln540' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%zext_ln540 = zext i6 %trunc_ln540"   --->   Operation 603 'zext' 'zext_ln540' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%ashr_ln540 = ashr i54 %select_ln524, i54 %zext_ln540"   --->   Operation 604 'ashr' 'ashr_ln540' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%trunc_ln540_4 = trunc i54 %ashr_ln540"   --->   Operation 605 'trunc' 'trunc_ln540_4' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%sext_ln535cast = trunc i32 %sext_ln535"   --->   Operation 606 'trunc' 'sext_ln535cast' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%shl_ln558 = shl i24 %trunc_ln537, i24 %sext_ln535cast"   --->   Operation 607 'shl' 'shl_ln558' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%and_ln536 = and i1 %icmp_ln536, i1 %xor_ln525"   --->   Operation 608 'and' 'and_ln536' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 609 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %and_ln536, i24 %trunc_ln537, i24"   --->   Operation 609 'select' 'select_ln536' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 610 [1/1] (0.12ns)   --->   "%or_ln536 = or i1 %icmp_ln525, i1 %icmp_ln536"   --->   Operation 610 'or' 'or_ln536' <Predicate = (!icmp_ln456)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln536 = xor i1 %or_ln536, i1"   --->   Operation 611 'xor' 'xor_ln536' <Predicate = (!icmp_ln456)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln535, i1 %xor_ln536"   --->   Operation 612 'and' 'and_ln535' <Predicate = (!icmp_ln456)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln539)   --->   "%and_ln539 = and i1 %and_ln535, i1 %icmp_ln539"   --->   Operation 613 'and' 'and_ln539' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539 = select i1 %and_ln539, i24 %trunc_ln540_4, i24 %select_ln536"   --->   Operation 614 'select' 'select_ln539' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node and_ln557)   --->   "%or_ln535 = or i1 %or_ln536, i1 %icmp_ln535"   --->   Operation 615 'or' 'or_ln535' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln557)   --->   "%xor_ln535 = xor i1 %or_ln535, i1"   --->   Operation 616 'xor' 'xor_ln535' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 617 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557 = and i1 %icmp_ln557, i1 %xor_ln535"   --->   Operation 617 'and' 'and_ln557' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%select_ln557 = select i1 %and_ln557, i24 %shl_ln558, i24 %select_ln539"   --->   Operation 618 'select' 'select_ln557' <Predicate = (!icmp_ln456 & !icmp_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525 = select i1 %icmp_ln525, i24, i24 %select_ln557"   --->   Operation 619 'select' 'select_ln525' <Predicate = (!icmp_ln456)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 620 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %select_ln456_1, void %branch11, i4, void %branch0, i4, void %branch1, i4, void %branch2, i4, void %branch3, i4, void %branch4, i4, void %branch5, i4, void %branch6, i4, void %branch7, i4, void %branch8, i4, void %branch9, i4, void %branch10"   --->   Operation 620 'switch' 'switch_ln158' <Predicate = (!icmp_ln456)> <Delay = 0.63>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 621 [1/1] (0.00ns)   --->   "%specloopname_ln456 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf0_buf0_l_0_l_buf0_l_1_str" [kernel.cpp:456]   --->   Operation 621 'specloopname' 'specloopname_ln456' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 622 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 622 'speclooptripcount' 'empty' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 623 [1/1] (0.00ns)   --->   "%specpipeline_ln457 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:457]   --->   Operation 623 'specpipeline' 'specpipeline_ln457' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln457 = zext i10 %select_ln456" [kernel.cpp:457]   --->   Operation 624 'zext' 'zext_ln457' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_2)   --->   "%xor_ln539 = xor i1 %icmp_ln539, i1"   --->   Operation 625 'xor' 'xor_ln539' <Predicate = (!icmp_ln456)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_2)   --->   "%and_ln539_2 = and i1 %and_ln535, i1 %xor_ln539"   --->   Operation 626 'and' 'and_ln539_2' <Predicate = (!icmp_ln456)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_2 = select i1 %and_ln539_2, i24 %select_ln542, i24 %select_ln525"   --->   Operation 627 'select' 'select_ln539_2' <Predicate = (!icmp_ln456)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 628 [1/1] (0.00ns)   --->   "%buf0_0_V_addr = getelementptr i24 %buf0_0_V, i64, i64 %zext_ln457"   --->   Operation 628 'getelementptr' 'buf0_0_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 629 [1/1] (0.00ns)   --->   "%buf0_1_V_addr = getelementptr i24 %buf0_1_V, i64, i64 %zext_ln457"   --->   Operation 629 'getelementptr' 'buf0_1_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 630 [1/1] (0.00ns)   --->   "%buf0_2_V_addr = getelementptr i24 %buf0_2_V, i64, i64 %zext_ln457"   --->   Operation 630 'getelementptr' 'buf0_2_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 631 [1/1] (0.00ns)   --->   "%buf0_3_V_addr = getelementptr i24 %buf0_3_V, i64, i64 %zext_ln457"   --->   Operation 631 'getelementptr' 'buf0_3_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 632 [1/1] (0.00ns)   --->   "%buf0_4_V_addr = getelementptr i24 %buf0_4_V, i64, i64 %zext_ln457"   --->   Operation 632 'getelementptr' 'buf0_4_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 633 [1/1] (0.00ns)   --->   "%buf0_5_V_addr = getelementptr i24 %buf0_5_V, i64, i64 %zext_ln457"   --->   Operation 633 'getelementptr' 'buf0_5_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%buf0_6_V_addr = getelementptr i24 %buf0_6_V, i64, i64 %zext_ln457"   --->   Operation 634 'getelementptr' 'buf0_6_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%buf0_7_V_addr = getelementptr i24 %buf0_7_V, i64, i64 %zext_ln457"   --->   Operation 635 'getelementptr' 'buf0_7_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%buf0_8_V_addr = getelementptr i24 %buf0_8_V, i64, i64 %zext_ln457"   --->   Operation 636 'getelementptr' 'buf0_8_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.00ns)   --->   "%buf0_9_V_addr = getelementptr i24 %buf0_9_V, i64, i64 %zext_ln457"   --->   Operation 637 'getelementptr' 'buf0_9_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%buf0_10_V_addr = getelementptr i24 %buf0_10_V, i64, i64 %zext_ln457"   --->   Operation 638 'getelementptr' 'buf0_10_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%buf0_11_V_addr = getelementptr i24 %buf0_11_V, i64, i64 %zext_ln457"   --->   Operation 639 'getelementptr' 'buf0_11_V_addr' <Predicate = (!icmp_ln456)> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_10_V_addr"   --->   Operation 640 'store' 'store_ln158' <Predicate = (select_ln456_1 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 641 'br' 'br_ln158' <Predicate = (select_ln456_1 == 10)> <Delay = 0.00>
ST_6 : Operation 642 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_9_V_addr"   --->   Operation 642 'store' 'store_ln158' <Predicate = (select_ln456_1 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 643 'br' 'br_ln158' <Predicate = (select_ln456_1 == 9)> <Delay = 0.00>
ST_6 : Operation 644 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_8_V_addr"   --->   Operation 644 'store' 'store_ln158' <Predicate = (select_ln456_1 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 645 'br' 'br_ln158' <Predicate = (select_ln456_1 == 8)> <Delay = 0.00>
ST_6 : Operation 646 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_7_V_addr"   --->   Operation 646 'store' 'store_ln158' <Predicate = (select_ln456_1 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 647 'br' 'br_ln158' <Predicate = (select_ln456_1 == 7)> <Delay = 0.00>
ST_6 : Operation 648 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_6_V_addr"   --->   Operation 648 'store' 'store_ln158' <Predicate = (select_ln456_1 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 649 'br' 'br_ln158' <Predicate = (select_ln456_1 == 6)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_5_V_addr"   --->   Operation 650 'store' 'store_ln158' <Predicate = (select_ln456_1 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 651 'br' 'br_ln158' <Predicate = (select_ln456_1 == 5)> <Delay = 0.00>
ST_6 : Operation 652 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_4_V_addr"   --->   Operation 652 'store' 'store_ln158' <Predicate = (select_ln456_1 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 653 'br' 'br_ln158' <Predicate = (select_ln456_1 == 4)> <Delay = 0.00>
ST_6 : Operation 654 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_3_V_addr"   --->   Operation 654 'store' 'store_ln158' <Predicate = (select_ln456_1 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 655 'br' 'br_ln158' <Predicate = (select_ln456_1 == 3)> <Delay = 0.00>
ST_6 : Operation 656 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_2_V_addr"   --->   Operation 656 'store' 'store_ln158' <Predicate = (select_ln456_1 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 657 'br' 'br_ln158' <Predicate = (select_ln456_1 == 2)> <Delay = 0.00>
ST_6 : Operation 658 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_1_V_addr"   --->   Operation 658 'store' 'store_ln158' <Predicate = (select_ln456_1 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 659 'br' 'br_ln158' <Predicate = (select_ln456_1 == 1)> <Delay = 0.00>
ST_6 : Operation 660 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_0_V_addr"   --->   Operation 660 'store' 'store_ln158' <Predicate = (select_ln456_1 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 661 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 661 'br' 'br_ln158' <Predicate = (select_ln456_1 == 0)> <Delay = 0.00>
ST_6 : Operation 662 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_2, i10 %buf0_11_V_addr"   --->   Operation 662 'store' 'store_ln158' <Predicate = (select_ln456_1 == 15) | (select_ln456_1 == 14) | (select_ln456_1 == 13) | (select_ln456_1 == 12) | (select_ln456_1 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_6 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit165"   --->   Operation 663 'br' 'br_ln158' <Predicate = (select_ln456_1 == 15) | (select_ln456_1 == 14) | (select_ln456_1 == 13) | (select_ln456_1 == 12) | (select_ln456_1 == 11)> <Delay = 0.00>
ST_6 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln457 = br void %.preheader35" [kernel.cpp:457]   --->   Operation 664 'br' 'br_ln457' <Predicate = (!icmp_ln456)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.54>
ST_7 : Operation 665 [1/1] (0.00ns)   --->   "%v243_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v243" [kernel.cpp:466]   --->   Operation 665 'read' 'v243_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln466 = bitcast i32 %v243_read" [kernel.cpp:466]   --->   Operation 666 'bitcast' 'bitcast_ln466' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 667 [2/2] (1.54ns)   --->   "%d_assign_1 = fpext i32 %bitcast_ln466"   --->   Operation 667 'fpext' 'd_assign_1' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v243_read, i32"   --->   Operation 668 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.54>
ST_8 : Operation 669 [1/2] (1.54ns)   --->   "%d_assign_1 = fpext i32 %bitcast_ln466"   --->   Operation 669 'fpext' 'd_assign_1' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%p_Val2_42 = bitcast i64 %d_assign_1"   --->   Operation 670 'bitcast' 'p_Val2_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln511_1 = trunc i64 %p_Val2_42"   --->   Operation 671 'trunc' 'trunc_ln511_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_42, i32"   --->   Operation 672 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.18>
ST_9 : Operation 673 [1/1] (1.05ns)   --->   "%icmp_ln525_2 = icmp_eq  i63 %trunc_ln511_1, i63"   --->   Operation 673 'icmp' 'icmp_ln525_2' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 674 [1/1] (0.27ns)   --->   "%select_ln542_1 = select i1 %tmp_33, i24, i24"   --->   Operation 674 'select' 'select_ln542_1' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 675 [1/1] (0.12ns)   --->   "%xor_ln525_2 = xor i1 %icmp_ln525_2, i1"   --->   Operation 675 'xor' 'xor_ln525_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 676 [1/1] (0.60ns)   --->   "%br_ln463 = br void %.preheader33" [kernel.cpp:463]   --->   Operation 676 'br' 'br_ln463' <Predicate = true> <Delay = 0.60>

State 10 <SV = 7> <Delay = 1.82>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i20, void %.preheader34.preheader, i20 %add_ln463_1, void %ap_fixed_base.exit76178" [kernel.cpp:463]   --->   Operation 677 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 678 [1/1] (0.00ns)   --->   "%buf1_l_0 = phi i10, void %.preheader34.preheader, i10 %select_ln463_1, void %ap_fixed_base.exit76178" [kernel.cpp:463]   --->   Operation 678 'phi' 'buf1_l_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%buf1_l_1 = phi i10, void %.preheader34.preheader, i10 %add_ln464, void %ap_fixed_base.exit76178" [kernel.cpp:464]   --->   Operation 679 'phi' 'buf1_l_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (0.00ns)   --->   "%specpipeline_ln464 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:464]   --->   Operation 680 'specpipeline' 'specpipeline_ln464' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 681 [1/1] (0.72ns)   --->   "%icmp_ln463 = icmp_eq  i20 %indvar_flatten6, i20" [kernel.cpp:463]   --->   Operation 681 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 682 [1/1] (0.55ns)   --->   "%add_ln463_1 = add i20 %indvar_flatten6, i20" [kernel.cpp:463]   --->   Operation 682 'add' 'add_ln463_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void %.preheader34, void %.preheader32.preheader" [kernel.cpp:463]   --->   Operation 683 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 684 [1/1] (0.54ns)   --->   "%add_ln463 = add i10, i10 %buf1_l_0" [kernel.cpp:463]   --->   Operation 684 'add' 'add_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 685 [1/1] (0.60ns)   --->   "%icmp_ln464 = icmp_eq  i10 %buf1_l_1, i10" [kernel.cpp:464]   --->   Operation 685 'icmp' 'icmp_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 686 [1/1] (0.30ns)   --->   "%select_ln463 = select i1 %icmp_ln464, i10, i10 %buf1_l_1" [kernel.cpp:463]   --->   Operation 686 'select' 'select_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 687 [1/1] (0.30ns)   --->   "%select_ln463_1 = select i1 %icmp_ln464, i10 %add_ln463, i10 %buf1_l_0" [kernel.cpp:463]   --->   Operation 687 'select' 'select_ln463_1' <Predicate = (!icmp_ln463)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 688 [14/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 688 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 689 [1/1] (0.54ns)   --->   "%add_ln464 = add i10 %select_ln463, i10" [kernel.cpp:464]   --->   Operation 689 'add' 'add_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 0.91>
ST_11 : Operation 690 [13/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 690 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln463 = zext i10 %select_ln463_1" [kernel.cpp:463]   --->   Operation 691 'zext' 'zext_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_11 : Operation 692 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln463 = mul i21, i21 %zext_ln463" [kernel.cpp:463]   --->   Operation 692 'mul' 'mul_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 9> <Delay = 0.91>
ST_12 : Operation 693 [12/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 693 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln463 = mul i21, i21 %zext_ln463" [kernel.cpp:463]   --->   Operation 694 'mul' 'mul_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 10> <Delay = 0.91>
ST_13 : Operation 695 [11/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 695 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 696 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln463 = mul i21, i21 %zext_ln463" [kernel.cpp:463]   --->   Operation 696 'mul' 'mul_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 11> <Delay = 0.91>
ST_14 : Operation 697 [10/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 697 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 698 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln463 = mul i21, i21 %zext_ln463" [kernel.cpp:463]   --->   Operation 698 'mul' 'mul_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln463, i32, i32"   --->   Operation 699 'partselect' 'tmp_36' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_98_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_36, i10"   --->   Operation 700 'bitconcatenate' 'tmp_98_cast' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul_ln463, i32, i32"   --->   Operation 701 'partselect' 'tmp_37' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_37, i8"   --->   Operation 702 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i15 %tmp_38"   --->   Operation 703 'zext' 'zext_ln158' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i16 %tmp_98_cast, i16 %zext_ln158"   --->   Operation 704 'sub' 'sub_ln158' <Predicate = (!icmp_ln463)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln158_12 = zext i10 %select_ln463"   --->   Operation 705 'zext' 'zext_ln158_12' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln158 = add i16 %sub_ln158, i16 %zext_ln158_12"   --->   Operation 706 'add' 'add_ln158' <Predicate = (!icmp_ln463)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 0.91>
ST_15 : Operation 707 [9/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 707 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 0.91>
ST_16 : Operation 708 [8/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 708 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 0.91>
ST_17 : Operation 709 [7/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 709 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 0.91>
ST_18 : Operation 710 [6/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 710 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 0.91>
ST_19 : Operation 711 [5/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 711 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 1.15>
ST_20 : Operation 712 [4/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 712 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_42, i32, i32"   --->   Operation 713 'partselect' 'p_Result_9' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln409_2 = zext i11 %p_Result_9"   --->   Operation 714 'zext' 'zext_ln409_2' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln519_1 = trunc i64 %p_Val2_42"   --->   Operation 715 'trunc' 'trunc_ln519_1' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "%p_Result_59 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_1"   --->   Operation 716 'bitconcatenate' 'p_Result_59' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln523_2 = zext i53 %p_Result_59"   --->   Operation 717 'zext' 'zext_ln523_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (0.74ns)   --->   "%sub_ln409_2 = sub i54, i54 %zext_ln523_2"   --->   Operation 718 'sub' 'sub_ln409_2' <Predicate = (!icmp_ln463 & p_Result_85 & !icmp_ln525_2)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 719 [1/1] (0.26ns)   --->   "%select_ln524_2 = select i1 %p_Result_85, i54 %sub_ln409_2, i54 %zext_ln523_2"   --->   Operation 719 'select' 'select_ln524_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 720 [1/1] (0.52ns)   --->   "%F2_1 = sub i12, i12 %zext_ln409_2"   --->   Operation 720 'sub' 'F2_1' <Predicate = (!icmp_ln463)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 721 [1/1] (0.62ns)   --->   "%icmp_ln535_2 = icmp_sgt  i12 %F2_1, i12"   --->   Operation 721 'icmp' 'icmp_ln535_2' <Predicate = (!icmp_ln463)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 722 [1/1] (0.52ns)   --->   "%add_ln535_2 = add i12, i12 %F2_1"   --->   Operation 722 'add' 'add_ln535_2' <Predicate = (!icmp_ln463)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/1] (0.52ns)   --->   "%sub_ln535_2 = sub i12, i12 %F2_1"   --->   Operation 723 'sub' 'sub_ln535_2' <Predicate = (!icmp_ln463)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (0.62ns)   --->   "%icmp_ln536_2 = icmp_eq  i12 %F2_1, i12"   --->   Operation 724 'icmp' 'icmp_ln536_2' <Predicate = (!icmp_ln463)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln537_1 = trunc i54 %select_ln524_2"   --->   Operation 725 'trunc' 'trunc_ln537_1' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 2.05>
ST_21 : Operation 726 [3/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 726 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 727 [1/1] (0.29ns)   --->   "%sh_amt_1 = select i1 %icmp_ln535_2, i12 %add_ln535_2, i12 %sub_ln535_2"   --->   Operation 727 'select' 'sh_amt_1' <Predicate = (!icmp_ln463)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 728 [1/1] (0.62ns)   --->   "%icmp_ln539_2 = icmp_ult  i12 %sh_amt_1, i12"   --->   Operation 728 'icmp' 'icmp_ln539_2' <Predicate = (!icmp_ln463)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 729 [1/1] (0.62ns)   --->   "%icmp_ln557_2 = icmp_ult  i12 %sh_amt_1, i12"   --->   Operation 729 'icmp' 'icmp_ln557_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_7)   --->   "%trunc_ln540_5 = trunc i12 %sh_amt_1"   --->   Operation 730 'trunc' 'trunc_ln540_5' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_21 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_7)   --->   "%zext_ln540_2 = zext i6 %trunc_ln540_5"   --->   Operation 731 'zext' 'zext_ln540_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_21 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_7)   --->   "%ashr_ln540_2 = ashr i54 %select_ln524_2, i54 %zext_ln540_2"   --->   Operation 732 'ashr' 'ashr_ln540_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_7)   --->   "%trunc_ln540_6 = trunc i54 %ashr_ln540_2"   --->   Operation 733 'trunc' 'trunc_ln540_6' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00>
ST_21 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_1)   --->   "%and_ln536_2 = and i1 %icmp_ln536_2, i1 %xor_ln525_2"   --->   Operation 734 'and' 'and_ln536_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 735 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_1 = select i1 %and_ln536_2, i24 %trunc_ln537_1, i24"   --->   Operation 735 'select' 'select_ln536_1' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 736 [1/1] (0.12ns)   --->   "%or_ln536_2 = or i1 %icmp_ln525_2, i1 %icmp_ln536_2"   --->   Operation 736 'or' 'or_ln536_2' <Predicate = (!icmp_ln463)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_2)   --->   "%xor_ln536_2 = xor i1 %or_ln536_2, i1"   --->   Operation 737 'xor' 'xor_ln536_2' <Predicate = (!icmp_ln463)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 738 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_2 = and i1 %icmp_ln535_2, i1 %xor_ln536_2"   --->   Operation 738 'and' 'and_ln535_2' <Predicate = (!icmp_ln463)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_7)   --->   "%and_ln539_6 = and i1 %and_ln535_2, i1 %icmp_ln539_2"   --->   Operation 739 'and' 'and_ln539_6' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 740 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_7 = select i1 %and_ln539_6, i24 %trunc_ln540_6, i24 %select_ln536_1"   --->   Operation 740 'select' 'select_ln539_7' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_2)   --->   "%or_ln535_2 = or i1 %or_ln536_2, i1 %icmp_ln535_2"   --->   Operation 741 'or' 'or_ln535_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_2)   --->   "%xor_ln535_2 = xor i1 %or_ln535_2, i1"   --->   Operation 742 'xor' 'xor_ln535_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 743 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_2 = and i1 %icmp_ln557_2, i1 %xor_ln535_2"   --->   Operation 743 'and' 'and_ln557_2' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 1.29>
ST_22 : Operation 744 [2/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 744 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_9)   --->   "%sext_ln535_2 = sext i12 %sh_amt_1"   --->   Operation 745 'sext' 'sext_ln535_2' <Predicate = (!icmp_ln463 & and_ln557_2 & !icmp_ln525_2)> <Delay = 0.00>
ST_22 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_9)   --->   "%sext_ln535_2cast = trunc i32 %sext_ln535_2"   --->   Operation 746 'trunc' 'sext_ln535_2cast' <Predicate = (!icmp_ln463 & and_ln557_2 & !icmp_ln525_2)> <Delay = 0.00>
ST_22 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_9)   --->   "%shl_ln558_2 = shl i24 %trunc_ln537_1, i24 %sext_ln535_2cast"   --->   Operation 747 'shl' 'shl_ln558_2' <Predicate = (!icmp_ln463 & and_ln557_2 & !icmp_ln525_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_9)   --->   "%select_ln557_1 = select i1 %and_ln557_2, i24 %shl_ln558_2, i24 %select_ln539_7"   --->   Operation 748 'select' 'select_ln557_1' <Predicate = (!icmp_ln463 & !icmp_ln525_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 749 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_9 = select i1 %icmp_ln525_2, i24, i24 %select_ln557_1"   --->   Operation 749 'select' 'select_ln525_9' <Predicate = (!icmp_ln463)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_8)   --->   "%xor_ln539_2 = xor i1 %icmp_ln539_2, i1"   --->   Operation 750 'xor' 'xor_ln539_2' <Predicate = (!icmp_ln463)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_8)   --->   "%and_ln539_7 = and i1 %and_ln535_2, i1 %xor_ln539_2"   --->   Operation 751 'and' 'and_ln539_7' <Predicate = (!icmp_ln463)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 752 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_8 = select i1 %and_ln539_7, i24 %select_ln542_1, i24 %select_ln525_9"   --->   Operation 752 'select' 'select_ln539_8' <Predicate = (!icmp_ln463)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 20> <Delay = 1.55>
ST_23 : Operation 753 [1/1] (0.00ns)   --->   "%specloopname_ln463 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf1_buf1_l_0_l_buf1_l_1_str" [kernel.cpp:463]   --->   Operation 753 'specloopname' 'specloopname_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (0.00ns)   --->   "%empty_1896 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 754 'speclooptripcount' 'empty_1896' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 755 [1/14] (0.91ns)   --->   "%urem_ln463 = urem i10 %select_ln463_1, i10" [kernel.cpp:463]   --->   Operation 755 'urem' 'urem_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln463 = trunc i4 %urem_ln463" [kernel.cpp:463]   --->   Operation 756 'trunc' 'trunc_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 757 [1/1] (0.00ns)   --->   "%specpipeline_ln464 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:464]   --->   Operation 757 'specpipeline' 'specpipeline_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln158_13 = zext i16 %add_ln158"   --->   Operation 758 'zext' 'zext_ln158_13' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 759 [1/1] (0.00ns)   --->   "%buf1_0_V_addr = getelementptr i24 %buf1_0_V, i64, i64 %zext_ln158_13"   --->   Operation 759 'getelementptr' 'buf1_0_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 760 [1/1] (0.00ns)   --->   "%buf1_1_V_addr = getelementptr i24 %buf1_1_V, i64, i64 %zext_ln158_13"   --->   Operation 760 'getelementptr' 'buf1_1_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 761 [1/1] (0.00ns)   --->   "%buf1_2_V_addr = getelementptr i24 %buf1_2_V, i64, i64 %zext_ln158_13"   --->   Operation 761 'getelementptr' 'buf1_2_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 762 [1/1] (0.00ns)   --->   "%buf1_3_V_addr = getelementptr i24 %buf1_3_V, i64, i64 %zext_ln158_13"   --->   Operation 762 'getelementptr' 'buf1_3_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 763 [1/1] (0.00ns)   --->   "%buf1_4_V_addr = getelementptr i24 %buf1_4_V, i64, i64 %zext_ln158_13"   --->   Operation 763 'getelementptr' 'buf1_4_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 764 [1/1] (0.00ns)   --->   "%buf1_5_V_addr = getelementptr i24 %buf1_5_V, i64, i64 %zext_ln158_13"   --->   Operation 764 'getelementptr' 'buf1_5_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 765 [1/1] (0.00ns)   --->   "%buf1_6_V_addr = getelementptr i24 %buf1_6_V, i64, i64 %zext_ln158_13"   --->   Operation 765 'getelementptr' 'buf1_6_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 766 [1/1] (0.00ns)   --->   "%buf1_7_V_addr = getelementptr i24 %buf1_7_V, i64, i64 %zext_ln158_13"   --->   Operation 766 'getelementptr' 'buf1_7_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 767 [1/1] (0.00ns)   --->   "%buf1_8_V_addr = getelementptr i24 %buf1_8_V, i64, i64 %zext_ln158_13"   --->   Operation 767 'getelementptr' 'buf1_8_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 768 [1/1] (0.00ns)   --->   "%buf1_9_V_addr = getelementptr i24 %buf1_9_V, i64, i64 %zext_ln158_13"   --->   Operation 768 'getelementptr' 'buf1_9_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 769 [1/1] (0.00ns)   --->   "%buf1_10_V_addr = getelementptr i24 %buf1_10_V, i64, i64 %zext_ln158_13"   --->   Operation 769 'getelementptr' 'buf1_10_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 770 [1/1] (0.00ns)   --->   "%buf1_11_V_addr = getelementptr i24 %buf1_11_V, i64, i64 %zext_ln158_13"   --->   Operation 770 'getelementptr' 'buf1_11_V_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_23 : Operation 771 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln463, void %branch23, i4, void %branch12, i4, void %branch13, i4, void %branch14, i4, void %branch15, i4, void %branch16, i4, void %branch17, i4, void %branch18, i4, void %branch19, i4, void %branch20, i4, void %branch21, i4, void %branch22"   --->   Operation 771 'switch' 'switch_ln158' <Predicate = (!icmp_ln463)> <Delay = 0.63>
ST_23 : Operation 772 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_10_V_addr"   --->   Operation 772 'store' 'store_ln158' <Predicate = (trunc_ln463 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 773 'br' 'br_ln158' <Predicate = (trunc_ln463 == 10)> <Delay = 0.00>
ST_23 : Operation 774 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_9_V_addr"   --->   Operation 774 'store' 'store_ln158' <Predicate = (trunc_ln463 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 775 'br' 'br_ln158' <Predicate = (trunc_ln463 == 9)> <Delay = 0.00>
ST_23 : Operation 776 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_8_V_addr"   --->   Operation 776 'store' 'store_ln158' <Predicate = (trunc_ln463 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 777 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 777 'br' 'br_ln158' <Predicate = (trunc_ln463 == 8)> <Delay = 0.00>
ST_23 : Operation 778 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_7_V_addr"   --->   Operation 778 'store' 'store_ln158' <Predicate = (trunc_ln463 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 779 'br' 'br_ln158' <Predicate = (trunc_ln463 == 7)> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_6_V_addr"   --->   Operation 780 'store' 'store_ln158' <Predicate = (trunc_ln463 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 781 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 781 'br' 'br_ln158' <Predicate = (trunc_ln463 == 6)> <Delay = 0.00>
ST_23 : Operation 782 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_5_V_addr"   --->   Operation 782 'store' 'store_ln158' <Predicate = (trunc_ln463 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 783 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 783 'br' 'br_ln158' <Predicate = (trunc_ln463 == 5)> <Delay = 0.00>
ST_23 : Operation 784 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_4_V_addr"   --->   Operation 784 'store' 'store_ln158' <Predicate = (trunc_ln463 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 785 'br' 'br_ln158' <Predicate = (trunc_ln463 == 4)> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_3_V_addr"   --->   Operation 786 'store' 'store_ln158' <Predicate = (trunc_ln463 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 787 'br' 'br_ln158' <Predicate = (trunc_ln463 == 3)> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_2_V_addr"   --->   Operation 788 'store' 'store_ln158' <Predicate = (trunc_ln463 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 789 'br' 'br_ln158' <Predicate = (trunc_ln463 == 2)> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_1_V_addr"   --->   Operation 790 'store' 'store_ln158' <Predicate = (trunc_ln463 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 791 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 791 'br' 'br_ln158' <Predicate = (trunc_ln463 == 1)> <Delay = 0.00>
ST_23 : Operation 792 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_0_V_addr"   --->   Operation 792 'store' 'store_ln158' <Predicate = (trunc_ln463 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 793 'br' 'br_ln158' <Predicate = (trunc_ln463 == 0)> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_8, i16 %buf1_11_V_addr"   --->   Operation 794 'store' 'store_ln158' <Predicate = (trunc_ln463 == 15) | (trunc_ln463 == 14) | (trunc_ln463 == 13) | (trunc_ln463 == 12) | (trunc_ln463 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit76178"   --->   Operation 795 'br' 'br_ln158' <Predicate = (trunc_ln463 == 15) | (trunc_ln463 == 14) | (trunc_ln463 == 13) | (trunc_ln463 == 12) | (trunc_ln463 == 11)> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%br_ln464 = br void %.preheader33" [kernel.cpp:464]   --->   Operation 796 'br' 'br_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.00>

State 24 <SV = 8> <Delay = 1.54>
ST_24 : Operation 797 [1/1] (0.00ns)   --->   "%v244_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v244" [kernel.cpp:472]   --->   Operation 797 'read' 'v244_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 798 [1/1] (0.00ns)   --->   "%bitcast_ln472 = bitcast i32 %v244_read" [kernel.cpp:472]   --->   Operation 798 'bitcast' 'bitcast_ln472' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 799 [2/2] (1.54ns)   --->   "%d_assign_2 = fpext i32 %bitcast_ln472"   --->   Operation 799 'fpext' 'd_assign_2' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v244_read, i32"   --->   Operation 800 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 25 <SV = 9> <Delay = 1.54>
ST_25 : Operation 801 [1/2] (1.54ns)   --->   "%d_assign_2 = fpext i32 %bitcast_ln472"   --->   Operation 801 'fpext' 'd_assign_2' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 802 [1/1] (0.00ns)   --->   "%p_Val2_43 = bitcast i64 %d_assign_2"   --->   Operation 802 'bitcast' 'p_Val2_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln511_2 = trunc i64 %p_Val2_43"   --->   Operation 803 'trunc' 'trunc_ln511_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 804 [1/1] (0.00ns)   --->   "%p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_43, i32"   --->   Operation 804 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>

State 26 <SV = 10> <Delay = 1.18>
ST_26 : Operation 805 [1/1] (1.05ns)   --->   "%icmp_ln525_1 = icmp_eq  i63 %trunc_ln511_2, i63"   --->   Operation 805 'icmp' 'icmp_ln525_1' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 806 [1/1] (0.12ns)   --->   "%xor_ln525_1 = xor i1 %icmp_ln525_1, i1"   --->   Operation 806 'xor' 'xor_ln525_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [1/1] (0.60ns)   --->   "%br_ln470 = br void %.preheader32" [kernel.cpp:470]   --->   Operation 807 'br' 'br_ln470' <Predicate = true> <Delay = 0.60>

State 27 <SV = 11> <Delay = 1.15>
ST_27 : Operation 808 [1/1] (0.00ns)   --->   "%buf2_l_0 = phi i10 %add_ln470, void %_ifconv49, i10, void %.preheader32.preheader" [kernel.cpp:470]   --->   Operation 808 'phi' 'buf2_l_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 809 [1/1] (0.00ns)   --->   "%specloopname_ln470 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [kernel.cpp:470]   --->   Operation 809 'specloopname' 'specloopname_ln470' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 810 [1/1] (0.00ns)   --->   "%specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:470]   --->   Operation 810 'specpipeline' 'specpipeline_ln470' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 811 [1/1] (0.60ns)   --->   "%icmp_ln470 = icmp_eq  i10 %buf2_l_0, i10" [kernel.cpp:470]   --->   Operation 811 'icmp' 'icmp_ln470' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 812 [1/1] (0.00ns)   --->   "%empty_1897 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 812 'speclooptripcount' 'empty_1897' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 813 [1/1] (0.54ns)   --->   "%add_ln470 = add i10 %buf2_l_0, i10" [kernel.cpp:470]   --->   Operation 813 'add' 'add_ln470' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln470 = br i1 %icmp_ln470, void %_ifconv49, void %.preheader31.preheader" [kernel.cpp:470]   --->   Operation 814 'br' 'br_ln470' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 815 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_43, i32, i32"   --->   Operation 815 'partselect' 'p_Result_2' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_27 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln409_1 = zext i11 %p_Result_2"   --->   Operation 816 'zext' 'zext_ln409_1' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_27 : Operation 817 [1/1] (0.52ns)   --->   "%F2_2 = sub i12, i12 %zext_ln409_1"   --->   Operation 817 'sub' 'F2_2' <Predicate = (!icmp_ln470)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 818 [1/1] (0.62ns)   --->   "%icmp_ln535_1 = icmp_sgt  i12 %F2_2, i12"   --->   Operation 818 'icmp' 'icmp_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 819 [1/1] (0.52ns)   --->   "%add_ln535_1 = add i12, i12 %F2_2"   --->   Operation 819 'add' 'add_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 820 [1/1] (0.52ns)   --->   "%sub_ln535_1 = sub i12, i12 %F2_2"   --->   Operation 820 'sub' 'sub_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 821 [1/1] (0.62ns)   --->   "%icmp_ln536_1 = icmp_eq  i12 %F2_2, i12"   --->   Operation 821 'icmp' 'icmp_ln536_1' <Predicate = (!icmp_ln470)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 2.17>
ST_28 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln519_2 = trunc i64 %p_Val2_43"   --->   Operation 822 'trunc' 'trunc_ln519_2' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 823 [1/1] (0.00ns)   --->   "%p_Result_61 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_2"   --->   Operation 823 'bitconcatenate' 'p_Result_61' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln523_1 = zext i53 %p_Result_61"   --->   Operation 824 'zext' 'zext_ln523_1' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 825 [1/1] (0.74ns)   --->   "%sub_ln409_1 = sub i54, i54 %zext_ln523_1"   --->   Operation 825 'sub' 'sub_ln409_1' <Predicate = (!icmp_ln470 & p_Result_86)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (0.26ns)   --->   "%select_ln524_1 = select i1 %p_Result_86, i54 %sub_ln409_1, i54 %zext_ln523_1"   --->   Operation 826 'select' 'select_ln524_1' <Predicate = (!icmp_ln470)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 827 [1/1] (0.29ns)   --->   "%sh_amt_2 = select i1 %icmp_ln535_1, i12 %add_ln535_1, i12 %sub_ln535_1"   --->   Operation 827 'select' 'sh_amt_2' <Predicate = (!icmp_ln470)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%sext_ln535_1 = sext i12 %sh_amt_2"   --->   Operation 828 'sext' 'sext_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln537_2 = trunc i54 %select_ln524_1"   --->   Operation 829 'trunc' 'trunc_ln537_2' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 830 [1/1] (0.62ns)   --->   "%icmp_ln539_1 = icmp_ult  i12 %sh_amt_2, i12"   --->   Operation 830 'icmp' 'icmp_ln539_1' <Predicate = (!icmp_ln470)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/1] (0.62ns)   --->   "%icmp_ln557_1 = icmp_ult  i12 %sh_amt_2, i12"   --->   Operation 831 'icmp' 'icmp_ln557_1' <Predicate = (!icmp_ln470)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%trunc_ln540_7 = trunc i12 %sh_amt_2"   --->   Operation 832 'trunc' 'trunc_ln540_7' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%zext_ln540_1 = zext i6 %trunc_ln540_7"   --->   Operation 833 'zext' 'zext_ln540_1' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%ashr_ln540_1 = ashr i54 %select_ln524_1, i54 %zext_ln540_1"   --->   Operation 834 'ashr' 'ashr_ln540_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%trunc_ln540_8 = trunc i54 %ashr_ln540_1"   --->   Operation 835 'trunc' 'trunc_ln540_8' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%sext_ln535_1cast = trunc i32 %sext_ln535_1"   --->   Operation 836 'trunc' 'sext_ln535_1cast' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_3)   --->   "%shl_ln558_1 = shl i24 %trunc_ln537_2, i24 %sext_ln535_1cast"   --->   Operation 837 'shl' 'shl_ln558_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 838 [1/1] (0.12ns)   --->   "%or_ln536_1 = or i1 %icmp_ln525_1, i1 %icmp_ln536_1"   --->   Operation 838 'or' 'or_ln536_1' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_1)   --->   "%xor_ln536_1 = xor i1 %or_ln536_1, i1"   --->   Operation 839 'xor' 'xor_ln536_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 840 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_1 = and i1 %icmp_ln535_1, i1 %xor_ln536_1"   --->   Operation 840 'and' 'and_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_1)   --->   "%or_ln535_1 = or i1 %or_ln536_1, i1 %icmp_ln535_1"   --->   Operation 841 'or' 'or_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_1)   --->   "%xor_ln535_1 = xor i1 %or_ln535_1, i1"   --->   Operation 842 'xor' 'xor_ln535_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 843 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_1 = and i1 %icmp_ln557_1, i1 %xor_ln535_1"   --->   Operation 843 'and' 'and_ln557_1' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 844 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_3 = select i1 %and_ln557_1, i24 %shl_ln558_1, i24 %trunc_ln540_8"   --->   Operation 844 'select' 'select_ln539_3' <Predicate = (!icmp_ln470)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 13> <Delay = 2.12>
ST_29 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln470 = zext i10 %buf2_l_0" [kernel.cpp:470]   --->   Operation 845 'zext' 'zext_ln470' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_29 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_6)   --->   "%and_ln536_1 = and i1 %icmp_ln536_1, i1 %xor_ln525_1"   --->   Operation 846 'and' 'and_ln536_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_2)   --->   "%and_ln539_3 = and i1 %and_ln535_1, i1 %icmp_ln539_1"   --->   Operation 847 'and' 'and_ln539_3' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_4)   --->   "%xor_ln539_1 = xor i1 %icmp_ln539_1, i1"   --->   Operation 848 'xor' 'xor_ln539_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 849 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_4 = and i1 %and_ln535_1, i1 %xor_ln539_1"   --->   Operation 849 'and' 'and_ln539_4' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_5)   --->   "%and_ln539_5 = and i1 %and_ln539_4, i1 %tmp_35"   --->   Operation 850 'and' 'and_ln539_5' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_5)   --->   "%select_ln539_39 = select i1 %and_ln539_5, i24, i24"   --->   Operation 851 'select' 'select_ln539_39' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 852 [1/1] (0.12ns)   --->   "%or_ln539 = or i1 %and_ln539_4, i1 %icmp_ln525_1"   --->   Operation 852 'or' 'or_ln539' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_2)   --->   "%or_ln539_1 = or i1 %and_ln557_1, i1 %and_ln539_3"   --->   Operation 853 'or' 'or_ln539_1' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_6)   --->   "%select_ln539_4 = select i1 %and_ln536_1, i24 %trunc_ln537_2, i24"   --->   Operation 854 'select' 'select_ln539_4' <Predicate = (!icmp_ln470)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 855 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_5 = select i1 %or_ln539, i24 %select_ln539_39, i24 %select_ln539_3"   --->   Operation 855 'select' 'select_ln539_5' <Predicate = (!icmp_ln470)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 856 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_2 = or i1 %or_ln539, i1 %or_ln539_1"   --->   Operation 856 'or' 'or_ln539_2' <Predicate = (!icmp_ln470)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 857 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_6 = select i1 %or_ln539_2, i24 %select_ln539_5, i24 %select_ln539_4"   --->   Operation 857 'select' 'select_ln539_6' <Predicate = (!icmp_ln470)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 858 [1/1] (0.00ns)   --->   "%buf2_V_addr = getelementptr i24 %buf2_V, i64, i64 %zext_ln470"   --->   Operation 858 'getelementptr' 'buf2_V_addr' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_29 : Operation 859 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_6, i10 %buf2_V_addr"   --->   Operation 859 'store' 'store_ln158' <Predicate = (!icmp_ln470)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_29 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln470 = br void %.preheader32" [kernel.cpp:470]   --->   Operation 860 'br' 'br_ln470' <Predicate = (!icmp_ln470)> <Delay = 0.00>

State 30 <SV = 12> <Delay = 1.54>
ST_30 : Operation 861 [1/1] (0.00ns)   --->   "%v245_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v245" [kernel.cpp:478]   --->   Operation 861 'read' 'v245_read' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 862 [1/1] (0.00ns)   --->   "%bitcast_ln478 = bitcast i32 %v245_read" [kernel.cpp:478]   --->   Operation 862 'bitcast' 'bitcast_ln478' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 863 [2/2] (1.54ns)   --->   "%d_assign_3 = fpext i32 %bitcast_ln478"   --->   Operation 863 'fpext' 'd_assign_3' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v245_read, i32"   --->   Operation 864 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 1.54>
ST_31 : Operation 865 [1/2] (1.54ns)   --->   "%d_assign_3 = fpext i32 %bitcast_ln478"   --->   Operation 865 'fpext' 'd_assign_3' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 866 [1/1] (0.00ns)   --->   "%p_Val2_46 = bitcast i64 %d_assign_3"   --->   Operation 866 'bitcast' 'p_Val2_46' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln511_3 = trunc i64 %p_Val2_46"   --->   Operation 867 'trunc' 'trunc_ln511_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 868 [1/1] (0.00ns)   --->   "%p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_46, i32"   --->   Operation 868 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>

State 32 <SV = 14> <Delay = 1.18>
ST_32 : Operation 869 [1/1] (1.05ns)   --->   "%icmp_ln525_4 = icmp_eq  i63 %trunc_ln511_3, i63"   --->   Operation 869 'icmp' 'icmp_ln525_4' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 870 [1/1] (0.27ns)   --->   "%select_ln542_2 = select i1 %tmp_40, i24, i24"   --->   Operation 870 'select' 'select_ln542_2' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 871 [1/1] (0.12ns)   --->   "%xor_ln525_4 = xor i1 %icmp_ln525_4, i1"   --->   Operation 871 'xor' 'xor_ln525_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 872 [1/1] (0.60ns)   --->   "%br_ln475 = br void %.preheader30" [kernel.cpp:475]   --->   Operation 872 'br' 'br_ln475' <Predicate = true> <Delay = 0.60>

State 33 <SV = 15> <Delay = 1.82>
ST_33 : Operation 873 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i20, void %.preheader31.preheader, i20 %add_ln475_1, void %ap_fixed_base.exit138193" [kernel.cpp:475]   --->   Operation 873 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 874 [1/1] (0.00ns)   --->   "%buf3_l_0 = phi i10, void %.preheader31.preheader, i10 %select_ln475_1, void %ap_fixed_base.exit138193" [kernel.cpp:475]   --->   Operation 874 'phi' 'buf3_l_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 875 [1/1] (0.00ns)   --->   "%buf3_l_1 = phi i10, void %.preheader31.preheader, i10 %add_ln476, void %ap_fixed_base.exit138193" [kernel.cpp:476]   --->   Operation 875 'phi' 'buf3_l_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 876 [1/1] (0.00ns)   --->   "%specpipeline_ln476 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:476]   --->   Operation 876 'specpipeline' 'specpipeline_ln476' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 877 [1/1] (0.72ns)   --->   "%icmp_ln475 = icmp_eq  i20 %indvar_flatten13, i20" [kernel.cpp:475]   --->   Operation 877 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 878 [1/1] (0.55ns)   --->   "%add_ln475_1 = add i20 %indvar_flatten13, i20" [kernel.cpp:475]   --->   Operation 878 'add' 'add_ln475_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln475 = br i1 %icmp_ln475, void %.preheader31, void %.preheader29.preheader" [kernel.cpp:475]   --->   Operation 879 'br' 'br_ln475' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 880 [1/1] (0.54ns)   --->   "%add_ln475 = add i10, i10 %buf3_l_0" [kernel.cpp:475]   --->   Operation 880 'add' 'add_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 881 [1/1] (0.60ns)   --->   "%icmp_ln476 = icmp_eq  i10 %buf3_l_1, i10" [kernel.cpp:476]   --->   Operation 881 'icmp' 'icmp_ln476' <Predicate = (!icmp_ln475)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 882 [1/1] (0.30ns)   --->   "%select_ln475 = select i1 %icmp_ln476, i10, i10 %buf3_l_1" [kernel.cpp:475]   --->   Operation 882 'select' 'select_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 883 [1/1] (0.30ns)   --->   "%select_ln475_1 = select i1 %icmp_ln476, i10 %add_ln475, i10 %buf3_l_0" [kernel.cpp:475]   --->   Operation 883 'select' 'select_ln475_1' <Predicate = (!icmp_ln475)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 884 [14/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 884 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 885 [1/1] (0.54ns)   --->   "%add_ln476 = add i10 %select_ln475, i10" [kernel.cpp:476]   --->   Operation 885 'add' 'add_ln476' <Predicate = (!icmp_ln475)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 0.91>
ST_34 : Operation 886 [13/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 886 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i10 %select_ln475_1" [kernel.cpp:475]   --->   Operation 887 'zext' 'zext_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_34 : Operation 888 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln475 = mul i21, i21 %zext_ln475" [kernel.cpp:475]   --->   Operation 888 'mul' 'mul_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 17> <Delay = 0.91>
ST_35 : Operation 889 [12/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 889 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 890 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln475 = mul i21, i21 %zext_ln475" [kernel.cpp:475]   --->   Operation 890 'mul' 'mul_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 18> <Delay = 0.91>
ST_36 : Operation 891 [11/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 891 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 892 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln475 = mul i21, i21 %zext_ln475" [kernel.cpp:475]   --->   Operation 892 'mul' 'mul_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 19> <Delay = 0.91>
ST_37 : Operation 893 [10/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 893 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 894 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln475 = mul i21, i21 %zext_ln475" [kernel.cpp:475]   --->   Operation 894 'mul' 'mul_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln475, i32, i32"   --->   Operation 895 'partselect' 'tmp_43' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_102_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_43, i10"   --->   Operation 896 'bitconcatenate' 'tmp_102_cast' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul_ln475, i32, i32"   --->   Operation 897 'partselect' 'tmp_44' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_44, i8"   --->   Operation 898 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln158_14 = zext i15 %tmp_45"   --->   Operation 899 'zext' 'zext_ln158_14' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158_1 = sub i16 %tmp_102_cast, i16 %zext_ln158_14"   --->   Operation 900 'sub' 'sub_ln158_1' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln158_15 = zext i10 %select_ln475"   --->   Operation 901 'zext' 'zext_ln158_15' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_37 : Operation 902 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln158_2 = add i16 %sub_ln158_1, i16 %zext_ln158_15"   --->   Operation 902 'add' 'add_ln158_2' <Predicate = (!icmp_ln475)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 20> <Delay = 0.91>
ST_38 : Operation 903 [9/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 903 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 0.91>
ST_39 : Operation 904 [8/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 904 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 0.91>
ST_40 : Operation 905 [7/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 905 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 0.91>
ST_41 : Operation 906 [6/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 906 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 0.91>
ST_42 : Operation 907 [5/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 907 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 25> <Delay = 1.15>
ST_43 : Operation 908 [4/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 908 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 909 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_46, i32, i32"   --->   Operation 909 'partselect' 'p_Result_7' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_43 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln409_4 = zext i11 %p_Result_7"   --->   Operation 910 'zext' 'zext_ln409_4' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_43 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln519_3 = trunc i64 %p_Val2_46"   --->   Operation 911 'trunc' 'trunc_ln519_3' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_43 : Operation 912 [1/1] (0.00ns)   --->   "%p_Result_63 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_3"   --->   Operation 912 'bitconcatenate' 'p_Result_63' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_43 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln523_4 = zext i53 %p_Result_63"   --->   Operation 913 'zext' 'zext_ln523_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_43 : Operation 914 [1/1] (0.74ns)   --->   "%sub_ln409_4 = sub i54, i54 %zext_ln523_4"   --->   Operation 914 'sub' 'sub_ln409_4' <Predicate = (!icmp_ln475 & p_Result_87 & !icmp_ln525_4)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 915 [1/1] (0.26ns)   --->   "%select_ln524_4 = select i1 %p_Result_87, i54 %sub_ln409_4, i54 %zext_ln523_4"   --->   Operation 915 'select' 'select_ln524_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 916 [1/1] (0.52ns)   --->   "%F2_3 = sub i12, i12 %zext_ln409_4"   --->   Operation 916 'sub' 'F2_3' <Predicate = (!icmp_ln475)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 917 [1/1] (0.62ns)   --->   "%icmp_ln535_4 = icmp_sgt  i12 %F2_3, i12"   --->   Operation 917 'icmp' 'icmp_ln535_4' <Predicate = (!icmp_ln475)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 918 [1/1] (0.52ns)   --->   "%add_ln535_4 = add i12, i12 %F2_3"   --->   Operation 918 'add' 'add_ln535_4' <Predicate = (!icmp_ln475)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 919 [1/1] (0.52ns)   --->   "%sub_ln535_4 = sub i12, i12 %F2_3"   --->   Operation 919 'sub' 'sub_ln535_4' <Predicate = (!icmp_ln475)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 920 [1/1] (0.62ns)   --->   "%icmp_ln536_4 = icmp_eq  i12 %F2_3, i12"   --->   Operation 920 'icmp' 'icmp_ln536_4' <Predicate = (!icmp_ln475)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln537_3 = trunc i54 %select_ln524_4"   --->   Operation 921 'trunc' 'trunc_ln537_3' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>

State 44 <SV = 26> <Delay = 2.05>
ST_44 : Operation 922 [3/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 922 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 923 [1/1] (0.29ns)   --->   "%sh_amt_3 = select i1 %icmp_ln535_4, i12 %add_ln535_4, i12 %sub_ln535_4"   --->   Operation 923 'select' 'sh_amt_3' <Predicate = (!icmp_ln475)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 924 [1/1] (0.62ns)   --->   "%icmp_ln539_4 = icmp_ult  i12 %sh_amt_3, i12"   --->   Operation 924 'icmp' 'icmp_ln539_4' <Predicate = (!icmp_ln475)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 925 [1/1] (0.62ns)   --->   "%icmp_ln557_4 = icmp_ult  i12 %sh_amt_3, i12"   --->   Operation 925 'icmp' 'icmp_ln557_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_13)   --->   "%trunc_ln540_9 = trunc i12 %sh_amt_3"   --->   Operation 926 'trunc' 'trunc_ln540_9' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_44 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_13)   --->   "%zext_ln540_4 = zext i6 %trunc_ln540_9"   --->   Operation 927 'zext' 'zext_ln540_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_44 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_13)   --->   "%ashr_ln540_4 = ashr i54 %select_ln524_4, i54 %zext_ln540_4"   --->   Operation 928 'ashr' 'ashr_ln540_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_13)   --->   "%trunc_ln540_10 = trunc i54 %ashr_ln540_4"   --->   Operation 929 'trunc' 'trunc_ln540_10' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00>
ST_44 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_2)   --->   "%and_ln536_4 = and i1 %icmp_ln536_4, i1 %xor_ln525_4"   --->   Operation 930 'and' 'and_ln536_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 931 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_2 = select i1 %and_ln536_4, i24 %trunc_ln537_3, i24"   --->   Operation 931 'select' 'select_ln536_2' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 932 [1/1] (0.12ns)   --->   "%or_ln536_4 = or i1 %icmp_ln525_4, i1 %icmp_ln536_4"   --->   Operation 932 'or' 'or_ln536_4' <Predicate = (!icmp_ln475)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_4)   --->   "%xor_ln536_4 = xor i1 %or_ln536_4, i1"   --->   Operation 933 'xor' 'xor_ln536_4' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 934 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_4 = and i1 %icmp_ln535_4, i1 %xor_ln536_4"   --->   Operation 934 'and' 'and_ln535_4' <Predicate = (!icmp_ln475)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_13)   --->   "%and_ln539_11 = and i1 %and_ln535_4, i1 %icmp_ln539_4"   --->   Operation 935 'and' 'and_ln539_11' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 936 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_13 = select i1 %and_ln539_11, i24 %trunc_ln540_10, i24 %select_ln536_2"   --->   Operation 936 'select' 'select_ln539_13' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_4)   --->   "%or_ln535_4 = or i1 %or_ln536_4, i1 %icmp_ln535_4"   --->   Operation 937 'or' 'or_ln535_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_4)   --->   "%xor_ln535_4 = xor i1 %or_ln535_4, i1"   --->   Operation 938 'xor' 'xor_ln535_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 939 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_4 = and i1 %icmp_ln557_4, i1 %xor_ln535_4"   --->   Operation 939 'and' 'and_ln557_4' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 27> <Delay = 1.29>
ST_45 : Operation 940 [2/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 940 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_10)   --->   "%sext_ln535_4 = sext i12 %sh_amt_3"   --->   Operation 941 'sext' 'sext_ln535_4' <Predicate = (!icmp_ln475 & and_ln557_4 & !icmp_ln525_4)> <Delay = 0.00>
ST_45 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_10)   --->   "%sext_ln535_4cast = trunc i32 %sext_ln535_4"   --->   Operation 942 'trunc' 'sext_ln535_4cast' <Predicate = (!icmp_ln475 & and_ln557_4 & !icmp_ln525_4)> <Delay = 0.00>
ST_45 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_10)   --->   "%shl_ln558_4 = shl i24 %trunc_ln537_3, i24 %sext_ln535_4cast"   --->   Operation 943 'shl' 'shl_ln558_4' <Predicate = (!icmp_ln475 & and_ln557_4 & !icmp_ln525_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_10)   --->   "%select_ln557_2 = select i1 %and_ln557_4, i24 %shl_ln558_4, i24 %select_ln539_13"   --->   Operation 944 'select' 'select_ln557_2' <Predicate = (!icmp_ln475 & !icmp_ln525_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 945 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_10 = select i1 %icmp_ln525_4, i24, i24 %select_ln557_2"   --->   Operation 945 'select' 'select_ln525_10' <Predicate = (!icmp_ln475)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_14)   --->   "%xor_ln539_4 = xor i1 %icmp_ln539_4, i1"   --->   Operation 946 'xor' 'xor_ln539_4' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_14)   --->   "%and_ln539_12 = and i1 %and_ln535_4, i1 %xor_ln539_4"   --->   Operation 947 'and' 'and_ln539_12' <Predicate = (!icmp_ln475)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 948 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_14 = select i1 %and_ln539_12, i24 %select_ln542_2, i24 %select_ln525_10"   --->   Operation 948 'select' 'select_ln539_14' <Predicate = (!icmp_ln475)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 28> <Delay = 1.55>
ST_46 : Operation 949 [1/1] (0.00ns)   --->   "%specloopname_ln475 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf3_buf3_l_0_l_buf3_l_1_str" [kernel.cpp:475]   --->   Operation 949 'specloopname' 'specloopname_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 950 [1/1] (0.00ns)   --->   "%empty_1898 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 950 'speclooptripcount' 'empty_1898' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 951 [1/14] (0.91ns)   --->   "%urem_ln475 = urem i10 %select_ln475_1, i10" [kernel.cpp:475]   --->   Operation 951 'urem' 'urem_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln475 = trunc i4 %urem_ln475" [kernel.cpp:475]   --->   Operation 952 'trunc' 'trunc_ln475' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 953 [1/1] (0.00ns)   --->   "%specpipeline_ln476 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:476]   --->   Operation 953 'specpipeline' 'specpipeline_ln476' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln158_16 = zext i16 %add_ln158_2"   --->   Operation 954 'zext' 'zext_ln158_16' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 955 [1/1] (0.00ns)   --->   "%buf3_0_V_addr = getelementptr i24 %buf3_0_V, i64, i64 %zext_ln158_16"   --->   Operation 955 'getelementptr' 'buf3_0_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 956 [1/1] (0.00ns)   --->   "%buf3_1_V_addr = getelementptr i24 %buf3_1_V, i64, i64 %zext_ln158_16"   --->   Operation 956 'getelementptr' 'buf3_1_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 957 [1/1] (0.00ns)   --->   "%buf3_2_V_addr = getelementptr i24 %buf3_2_V, i64, i64 %zext_ln158_16"   --->   Operation 957 'getelementptr' 'buf3_2_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 958 [1/1] (0.00ns)   --->   "%buf3_3_V_addr = getelementptr i24 %buf3_3_V, i64, i64 %zext_ln158_16"   --->   Operation 958 'getelementptr' 'buf3_3_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 959 [1/1] (0.00ns)   --->   "%buf3_4_V_addr = getelementptr i24 %buf3_4_V, i64, i64 %zext_ln158_16"   --->   Operation 959 'getelementptr' 'buf3_4_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 960 [1/1] (0.00ns)   --->   "%buf3_5_V_addr = getelementptr i24 %buf3_5_V, i64, i64 %zext_ln158_16"   --->   Operation 960 'getelementptr' 'buf3_5_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 961 [1/1] (0.00ns)   --->   "%buf3_6_V_addr = getelementptr i24 %buf3_6_V, i64, i64 %zext_ln158_16"   --->   Operation 961 'getelementptr' 'buf3_6_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 962 [1/1] (0.00ns)   --->   "%buf3_7_V_addr = getelementptr i24 %buf3_7_V, i64, i64 %zext_ln158_16"   --->   Operation 962 'getelementptr' 'buf3_7_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 963 [1/1] (0.00ns)   --->   "%buf3_8_V_addr = getelementptr i24 %buf3_8_V, i64, i64 %zext_ln158_16"   --->   Operation 963 'getelementptr' 'buf3_8_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 964 [1/1] (0.00ns)   --->   "%buf3_9_V_addr = getelementptr i24 %buf3_9_V, i64, i64 %zext_ln158_16"   --->   Operation 964 'getelementptr' 'buf3_9_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 965 [1/1] (0.00ns)   --->   "%buf3_10_V_addr = getelementptr i24 %buf3_10_V, i64, i64 %zext_ln158_16"   --->   Operation 965 'getelementptr' 'buf3_10_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 966 [1/1] (0.00ns)   --->   "%buf3_11_V_addr = getelementptr i24 %buf3_11_V, i64, i64 %zext_ln158_16"   --->   Operation 966 'getelementptr' 'buf3_11_V_addr' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_46 : Operation 967 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln475, void %branch35, i4, void %branch24, i4, void %branch25, i4, void %branch26, i4, void %branch27, i4, void %branch28, i4, void %branch29, i4, void %branch30, i4, void %branch31, i4, void %branch32, i4, void %branch33, i4, void %branch34"   --->   Operation 967 'switch' 'switch_ln158' <Predicate = (!icmp_ln475)> <Delay = 0.63>
ST_46 : Operation 968 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_10_V_addr"   --->   Operation 968 'store' 'store_ln158' <Predicate = (trunc_ln475 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 969 'br' 'br_ln158' <Predicate = (trunc_ln475 == 10)> <Delay = 0.00>
ST_46 : Operation 970 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_9_V_addr"   --->   Operation 970 'store' 'store_ln158' <Predicate = (trunc_ln475 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 971 'br' 'br_ln158' <Predicate = (trunc_ln475 == 9)> <Delay = 0.00>
ST_46 : Operation 972 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_8_V_addr"   --->   Operation 972 'store' 'store_ln158' <Predicate = (trunc_ln475 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 973 'br' 'br_ln158' <Predicate = (trunc_ln475 == 8)> <Delay = 0.00>
ST_46 : Operation 974 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_7_V_addr"   --->   Operation 974 'store' 'store_ln158' <Predicate = (trunc_ln475 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 975 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 975 'br' 'br_ln158' <Predicate = (trunc_ln475 == 7)> <Delay = 0.00>
ST_46 : Operation 976 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_6_V_addr"   --->   Operation 976 'store' 'store_ln158' <Predicate = (trunc_ln475 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 977 'br' 'br_ln158' <Predicate = (trunc_ln475 == 6)> <Delay = 0.00>
ST_46 : Operation 978 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_5_V_addr"   --->   Operation 978 'store' 'store_ln158' <Predicate = (trunc_ln475 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 979 'br' 'br_ln158' <Predicate = (trunc_ln475 == 5)> <Delay = 0.00>
ST_46 : Operation 980 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_4_V_addr"   --->   Operation 980 'store' 'store_ln158' <Predicate = (trunc_ln475 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 981 'br' 'br_ln158' <Predicate = (trunc_ln475 == 4)> <Delay = 0.00>
ST_46 : Operation 982 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_3_V_addr"   --->   Operation 982 'store' 'store_ln158' <Predicate = (trunc_ln475 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 983 'br' 'br_ln158' <Predicate = (trunc_ln475 == 3)> <Delay = 0.00>
ST_46 : Operation 984 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_2_V_addr"   --->   Operation 984 'store' 'store_ln158' <Predicate = (trunc_ln475 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 985 'br' 'br_ln158' <Predicate = (trunc_ln475 == 2)> <Delay = 0.00>
ST_46 : Operation 986 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_1_V_addr"   --->   Operation 986 'store' 'store_ln158' <Predicate = (trunc_ln475 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 987 'br' 'br_ln158' <Predicate = (trunc_ln475 == 1)> <Delay = 0.00>
ST_46 : Operation 988 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_0_V_addr"   --->   Operation 988 'store' 'store_ln158' <Predicate = (trunc_ln475 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 989 'br' 'br_ln158' <Predicate = (trunc_ln475 == 0)> <Delay = 0.00>
ST_46 : Operation 990 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_14, i16 %buf3_11_V_addr"   --->   Operation 990 'store' 'store_ln158' <Predicate = (trunc_ln475 == 15) | (trunc_ln475 == 14) | (trunc_ln475 == 13) | (trunc_ln475 == 12) | (trunc_ln475 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_46 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit138193"   --->   Operation 991 'br' 'br_ln158' <Predicate = (trunc_ln475 == 15) | (trunc_ln475 == 14) | (trunc_ln475 == 13) | (trunc_ln475 == 12) | (trunc_ln475 == 11)> <Delay = 0.00>
ST_46 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln476 = br void %.preheader30" [kernel.cpp:476]   --->   Operation 992 'br' 'br_ln476' <Predicate = (!icmp_ln475)> <Delay = 0.00>

State 47 <SV = 16> <Delay = 1.54>
ST_47 : Operation 993 [1/1] (0.00ns)   --->   "%v246_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v246" [kernel.cpp:484]   --->   Operation 993 'read' 'v246_read' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 994 [1/1] (0.00ns)   --->   "%bitcast_ln484 = bitcast i32 %v246_read" [kernel.cpp:484]   --->   Operation 994 'bitcast' 'bitcast_ln484' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 995 [2/2] (1.54ns)   --->   "%d_assign_4 = fpext i32 %bitcast_ln484"   --->   Operation 995 'fpext' 'd_assign_4' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v246_read, i32"   --->   Operation 996 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>

State 48 <SV = 17> <Delay = 1.54>
ST_48 : Operation 997 [1/2] (1.54ns)   --->   "%d_assign_4 = fpext i32 %bitcast_ln484"   --->   Operation 997 'fpext' 'd_assign_4' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 998 [1/1] (0.00ns)   --->   "%p_Val2_47 = bitcast i64 %d_assign_4"   --->   Operation 998 'bitcast' 'p_Val2_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln511_4 = trunc i64 %p_Val2_47"   --->   Operation 999 'trunc' 'trunc_ln511_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1000 [1/1] (0.00ns)   --->   "%p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_47, i32"   --->   Operation 1000 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>

State 49 <SV = 18> <Delay = 1.18>
ST_49 : Operation 1001 [1/1] (1.05ns)   --->   "%icmp_ln525_3 = icmp_eq  i63 %trunc_ln511_4, i63"   --->   Operation 1001 'icmp' 'icmp_ln525_3' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1002 [1/1] (0.12ns)   --->   "%xor_ln525_3 = xor i1 %icmp_ln525_3, i1"   --->   Operation 1002 'xor' 'xor_ln525_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1003 [1/1] (0.60ns)   --->   "%br_ln482 = br void %.preheader29" [kernel.cpp:482]   --->   Operation 1003 'br' 'br_ln482' <Predicate = true> <Delay = 0.60>

State 50 <SV = 19> <Delay = 1.15>
ST_50 : Operation 1004 [1/1] (0.00ns)   --->   "%buf4_l_0 = phi i10 %add_ln482, void %_ifconv99, i10, void %.preheader29.preheader" [kernel.cpp:482]   --->   Operation 1004 'phi' 'buf4_l_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1005 [1/1] (0.00ns)   --->   "%specloopname_ln482 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [kernel.cpp:482]   --->   Operation 1005 'specloopname' 'specloopname_ln482' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1006 [1/1] (0.00ns)   --->   "%specpipeline_ln482 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:482]   --->   Operation 1006 'specpipeline' 'specpipeline_ln482' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1007 [1/1] (0.60ns)   --->   "%icmp_ln482 = icmp_eq  i10 %buf4_l_0, i10" [kernel.cpp:482]   --->   Operation 1007 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1008 [1/1] (0.00ns)   --->   "%empty_1899 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1008 'speclooptripcount' 'empty_1899' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1009 [1/1] (0.54ns)   --->   "%add_ln482 = add i10 %buf4_l_0, i10" [kernel.cpp:482]   --->   Operation 1009 'add' 'add_ln482' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln482 = br i1 %icmp_ln482, void %_ifconv99, void %.preheader28.preheader" [kernel.cpp:482]   --->   Operation 1010 'br' 'br_ln482' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1011 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_47, i32, i32"   --->   Operation 1011 'partselect' 'p_Result_5' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_50 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln409_3 = zext i11 %p_Result_5"   --->   Operation 1012 'zext' 'zext_ln409_3' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_50 : Operation 1013 [1/1] (0.52ns)   --->   "%F2_4 = sub i12, i12 %zext_ln409_3"   --->   Operation 1013 'sub' 'F2_4' <Predicate = (!icmp_ln482)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1014 [1/1] (0.62ns)   --->   "%icmp_ln535_3 = icmp_sgt  i12 %F2_4, i12"   --->   Operation 1014 'icmp' 'icmp_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1015 [1/1] (0.52ns)   --->   "%add_ln535_3 = add i12, i12 %F2_4"   --->   Operation 1015 'add' 'add_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1016 [1/1] (0.52ns)   --->   "%sub_ln535_3 = sub i12, i12 %F2_4"   --->   Operation 1016 'sub' 'sub_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1017 [1/1] (0.62ns)   --->   "%icmp_ln536_3 = icmp_eq  i12 %F2_4, i12"   --->   Operation 1017 'icmp' 'icmp_ln536_3' <Predicate = (!icmp_ln482)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 2.17>
ST_51 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln519_4 = trunc i64 %p_Val2_47"   --->   Operation 1018 'trunc' 'trunc_ln519_4' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_65 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_4"   --->   Operation 1019 'bitconcatenate' 'p_Result_65' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln523_3 = zext i53 %p_Result_65"   --->   Operation 1020 'zext' 'zext_ln523_3' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1021 [1/1] (0.74ns)   --->   "%sub_ln409_3 = sub i54, i54 %zext_ln523_3"   --->   Operation 1021 'sub' 'sub_ln409_3' <Predicate = (!icmp_ln482 & p_Result_88)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1022 [1/1] (0.26ns)   --->   "%select_ln524_3 = select i1 %p_Result_88, i54 %sub_ln409_3, i54 %zext_ln523_3"   --->   Operation 1022 'select' 'select_ln524_3' <Predicate = (!icmp_ln482)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1023 [1/1] (0.29ns)   --->   "%sh_amt_4 = select i1 %icmp_ln535_3, i12 %add_ln535_3, i12 %sub_ln535_3"   --->   Operation 1023 'select' 'sh_amt_4' <Predicate = (!icmp_ln482)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%sext_ln535_3 = sext i12 %sh_amt_4"   --->   Operation 1024 'sext' 'sext_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln537_4 = trunc i54 %select_ln524_3"   --->   Operation 1025 'trunc' 'trunc_ln537_4' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1026 [1/1] (0.62ns)   --->   "%icmp_ln539_3 = icmp_ult  i12 %sh_amt_4, i12"   --->   Operation 1026 'icmp' 'icmp_ln539_3' <Predicate = (!icmp_ln482)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1027 [1/1] (0.62ns)   --->   "%icmp_ln557_3 = icmp_ult  i12 %sh_amt_4, i12"   --->   Operation 1027 'icmp' 'icmp_ln557_3' <Predicate = (!icmp_ln482)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%trunc_ln540_11 = trunc i12 %sh_amt_4"   --->   Operation 1028 'trunc' 'trunc_ln540_11' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%zext_ln540_3 = zext i6 %trunc_ln540_11"   --->   Operation 1029 'zext' 'zext_ln540_3' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%ashr_ln540_3 = ashr i54 %select_ln524_3, i54 %zext_ln540_3"   --->   Operation 1030 'ashr' 'ashr_ln540_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%trunc_ln540_12 = trunc i54 %ashr_ln540_3"   --->   Operation 1031 'trunc' 'trunc_ln540_12' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%sext_ln535_3cast = trunc i32 %sext_ln535_3"   --->   Operation 1032 'trunc' 'sext_ln535_3cast' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_51 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_9)   --->   "%shl_ln558_3 = shl i24 %trunc_ln537_4, i24 %sext_ln535_3cast"   --->   Operation 1033 'shl' 'shl_ln558_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1034 [1/1] (0.12ns)   --->   "%or_ln536_3 = or i1 %icmp_ln525_3, i1 %icmp_ln536_3"   --->   Operation 1034 'or' 'or_ln536_3' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_3)   --->   "%xor_ln536_3 = xor i1 %or_ln536_3, i1"   --->   Operation 1035 'xor' 'xor_ln536_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1036 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_3 = and i1 %icmp_ln535_3, i1 %xor_ln536_3"   --->   Operation 1036 'and' 'and_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_3)   --->   "%or_ln535_3 = or i1 %or_ln536_3, i1 %icmp_ln535_3"   --->   Operation 1037 'or' 'or_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_3)   --->   "%xor_ln535_3 = xor i1 %or_ln535_3, i1"   --->   Operation 1038 'xor' 'xor_ln535_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1039 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_3 = and i1 %icmp_ln557_3, i1 %xor_ln535_3"   --->   Operation 1039 'and' 'and_ln557_3' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1040 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_9 = select i1 %and_ln557_3, i24 %shl_ln558_3, i24 %trunc_ln540_12"   --->   Operation 1040 'select' 'select_ln539_9' <Predicate = (!icmp_ln482)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 21> <Delay = 2.12>
ST_52 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i10 %buf4_l_0" [kernel.cpp:482]   --->   Operation 1041 'zext' 'zext_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_52 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_12)   --->   "%and_ln536_3 = and i1 %icmp_ln536_3, i1 %xor_ln525_3"   --->   Operation 1042 'and' 'and_ln536_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_5)   --->   "%and_ln539_8 = and i1 %and_ln535_3, i1 %icmp_ln539_3"   --->   Operation 1043 'and' 'and_ln539_8' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_9)   --->   "%xor_ln539_3 = xor i1 %icmp_ln539_3, i1"   --->   Operation 1044 'xor' 'xor_ln539_3' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1045 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_9 = and i1 %and_ln535_3, i1 %xor_ln539_3"   --->   Operation 1045 'and' 'and_ln539_9' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_11)   --->   "%and_ln539_10 = and i1 %and_ln539_9, i1 %tmp_42"   --->   Operation 1046 'and' 'and_ln539_10' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_11)   --->   "%select_ln539_40 = select i1 %and_ln539_10, i24, i24"   --->   Operation 1047 'select' 'select_ln539_40' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1048 [1/1] (0.12ns)   --->   "%or_ln539_3 = or i1 %and_ln539_9, i1 %icmp_ln525_3"   --->   Operation 1048 'or' 'or_ln539_3' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_5)   --->   "%or_ln539_4 = or i1 %and_ln557_3, i1 %and_ln539_8"   --->   Operation 1049 'or' 'or_ln539_4' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_12)   --->   "%select_ln539_10 = select i1 %and_ln536_3, i24 %trunc_ln537_4, i24"   --->   Operation 1050 'select' 'select_ln539_10' <Predicate = (!icmp_ln482)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1051 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_11 = select i1 %or_ln539_3, i24 %select_ln539_40, i24 %select_ln539_9"   --->   Operation 1051 'select' 'select_ln539_11' <Predicate = (!icmp_ln482)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1052 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_5 = or i1 %or_ln539_3, i1 %or_ln539_4"   --->   Operation 1052 'or' 'or_ln539_5' <Predicate = (!icmp_ln482)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1053 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_12 = select i1 %or_ln539_5, i24 %select_ln539_11, i24 %select_ln539_10"   --->   Operation 1053 'select' 'select_ln539_12' <Predicate = (!icmp_ln482)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1054 [1/1] (0.00ns)   --->   "%buf4_V_addr = getelementptr i24 %buf4_V, i64, i64 %zext_ln482"   --->   Operation 1054 'getelementptr' 'buf4_V_addr' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_52 : Operation 1055 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_12, i10 %buf4_V_addr"   --->   Operation 1055 'store' 'store_ln158' <Predicate = (!icmp_ln482)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_52 : Operation 1056 [1/1] (0.00ns)   --->   "%br_ln482 = br void %.preheader29" [kernel.cpp:482]   --->   Operation 1056 'br' 'br_ln482' <Predicate = (!icmp_ln482)> <Delay = 0.00>

State 53 <SV = 20> <Delay = 1.54>
ST_53 : Operation 1057 [1/1] (0.00ns)   --->   "%v247_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v247" [kernel.cpp:490]   --->   Operation 1057 'read' 'v247_read' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1058 [1/1] (0.00ns)   --->   "%bitcast_ln490 = bitcast i32 %v247_read" [kernel.cpp:490]   --->   Operation 1058 'bitcast' 'bitcast_ln490' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1059 [2/2] (1.54ns)   --->   "%d_assign = fpext i32 %bitcast_ln490"   --->   Operation 1059 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v247_read, i32"   --->   Operation 1060 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 54 <SV = 21> <Delay = 1.54>
ST_54 : Operation 1061 [1/2] (1.54ns)   --->   "%d_assign = fpext i32 %bitcast_ln490"   --->   Operation 1061 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1062 [1/1] (0.00ns)   --->   "%p_Val2_49 = bitcast i64 %d_assign"   --->   Operation 1062 'bitcast' 'p_Val2_49' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln511_5 = trunc i64 %p_Val2_49"   --->   Operation 1063 'trunc' 'trunc_ln511_5' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_49, i32"   --->   Operation 1064 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>

State 55 <SV = 22> <Delay = 1.18>
ST_55 : Operation 1065 [1/1] (1.05ns)   --->   "%icmp_ln525_6 = icmp_eq  i63 %trunc_ln511_5, i63"   --->   Operation 1065 'icmp' 'icmp_ln525_6' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1066 [1/1] (0.27ns)   --->   "%select_ln542_3 = select i1 %tmp_47, i24, i24"   --->   Operation 1066 'select' 'select_ln542_3' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 1067 [1/1] (0.12ns)   --->   "%xor_ln525_6 = xor i1 %icmp_ln525_6, i1"   --->   Operation 1067 'xor' 'xor_ln525_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1068 [1/1] (0.60ns)   --->   "%br_ln487 = br void %.preheader27" [kernel.cpp:487]   --->   Operation 1068 'br' 'br_ln487' <Predicate = true> <Delay = 0.60>

State 56 <SV = 23> <Delay = 1.82>
ST_56 : Operation 1069 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i20, void %.preheader28.preheader, i20 %add_ln487_1, void %ap_fixed_base.exit200208" [kernel.cpp:487]   --->   Operation 1069 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1070 [1/1] (0.00ns)   --->   "%buf5_l_0 = phi i10, void %.preheader28.preheader, i10 %select_ln487_1, void %ap_fixed_base.exit200208" [kernel.cpp:487]   --->   Operation 1070 'phi' 'buf5_l_0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1071 [1/1] (0.00ns)   --->   "%buf5_l_1 = phi i10, void %.preheader28.preheader, i10 %add_ln488, void %ap_fixed_base.exit200208" [kernel.cpp:488]   --->   Operation 1071 'phi' 'buf5_l_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1072 [1/1] (0.00ns)   --->   "%specpipeline_ln488 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:488]   --->   Operation 1072 'specpipeline' 'specpipeline_ln488' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1073 [1/1] (0.72ns)   --->   "%icmp_ln487 = icmp_eq  i20 %indvar_flatten20, i20" [kernel.cpp:487]   --->   Operation 1073 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1074 [1/1] (0.55ns)   --->   "%add_ln487_1 = add i20 %indvar_flatten20, i20" [kernel.cpp:487]   --->   Operation 1074 'add' 'add_ln487_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %icmp_ln487, void %.preheader28, void %.preheader26.preheader" [kernel.cpp:487]   --->   Operation 1075 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1076 [1/1] (0.54ns)   --->   "%add_ln487 = add i10, i10 %buf5_l_0" [kernel.cpp:487]   --->   Operation 1076 'add' 'add_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1077 [1/1] (0.60ns)   --->   "%icmp_ln488 = icmp_eq  i10 %buf5_l_1, i10" [kernel.cpp:488]   --->   Operation 1077 'icmp' 'icmp_ln488' <Predicate = (!icmp_ln487)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1078 [1/1] (0.30ns)   --->   "%select_ln487 = select i1 %icmp_ln488, i10, i10 %buf5_l_1" [kernel.cpp:487]   --->   Operation 1078 'select' 'select_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1079 [1/1] (0.30ns)   --->   "%select_ln487_1 = select i1 %icmp_ln488, i10 %add_ln487, i10 %buf5_l_0" [kernel.cpp:487]   --->   Operation 1079 'select' 'select_ln487_1' <Predicate = (!icmp_ln487)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1080 [14/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1080 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1081 [1/1] (0.54ns)   --->   "%add_ln488 = add i10 %select_ln487, i10" [kernel.cpp:488]   --->   Operation 1081 'add' 'add_ln488' <Predicate = (!icmp_ln487)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 24> <Delay = 0.91>
ST_57 : Operation 1082 [13/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1082 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i10 %select_ln487_1" [kernel.cpp:487]   --->   Operation 1083 'zext' 'zext_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_57 : Operation 1084 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln487 = mul i21, i21 %zext_ln487" [kernel.cpp:487]   --->   Operation 1084 'mul' 'mul_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 58 <SV = 25> <Delay = 0.91>
ST_58 : Operation 1085 [12/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1085 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1086 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln487 = mul i21, i21 %zext_ln487" [kernel.cpp:487]   --->   Operation 1086 'mul' 'mul_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 26> <Delay = 0.91>
ST_59 : Operation 1087 [11/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1087 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1088 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln487 = mul i21, i21 %zext_ln487" [kernel.cpp:487]   --->   Operation 1088 'mul' 'mul_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 27> <Delay = 0.91>
ST_60 : Operation 1089 [10/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1089 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1090 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln487 = mul i21, i21 %zext_ln487" [kernel.cpp:487]   --->   Operation 1090 'mul' 'mul_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln487, i32, i32"   --->   Operation 1091 'partselect' 'tmp_50' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_106_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_50, i10"   --->   Operation 1092 'bitconcatenate' 'tmp_106_cast' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul_ln487, i32, i32"   --->   Operation 1093 'partselect' 'tmp_51' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_51, i8"   --->   Operation 1094 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln158_17 = zext i15 %tmp_52"   --->   Operation 1095 'zext' 'zext_ln158_17' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158_2 = sub i16 %tmp_106_cast, i16 %zext_ln158_17"   --->   Operation 1096 'sub' 'sub_ln158_2' <Predicate = (!icmp_ln487)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln158_18 = zext i10 %select_ln487"   --->   Operation 1097 'zext' 'zext_ln158_18' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_60 : Operation 1098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln158_3 = add i16 %sub_ln158_2, i16 %zext_ln158_18"   --->   Operation 1098 'add' 'add_ln158_3' <Predicate = (!icmp_ln487)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 28> <Delay = 0.91>
ST_61 : Operation 1099 [9/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1099 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 0.91>
ST_62 : Operation 1100 [8/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1100 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 0.91>
ST_63 : Operation 1101 [7/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1101 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 0.91>
ST_64 : Operation 1102 [6/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1102 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 32> <Delay = 0.91>
ST_65 : Operation 1103 [5/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1103 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 33> <Delay = 1.15>
ST_66 : Operation 1104 [4/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1104 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1105 [1/1] (0.00ns)   --->   "%p_Result_s_1901 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_49, i32, i32"   --->   Operation 1105 'partselect' 'p_Result_s_1901' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_66 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln409_6 = zext i11 %p_Result_s_1901"   --->   Operation 1106 'zext' 'zext_ln409_6' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_66 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln519_5 = trunc i64 %p_Val2_49"   --->   Operation 1107 'trunc' 'trunc_ln519_5' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_66 : Operation 1108 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_5"   --->   Operation 1108 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_66 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln523_6 = zext i53 %p_Result_4"   --->   Operation 1109 'zext' 'zext_ln523_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_66 : Operation 1110 [1/1] (0.74ns)   --->   "%sub_ln409_6 = sub i54, i54 %zext_ln523_6"   --->   Operation 1110 'sub' 'sub_ln409_6' <Predicate = (!icmp_ln487 & p_Result_89 & !icmp_ln525_6)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1111 [1/1] (0.26ns)   --->   "%select_ln524_6 = select i1 %p_Result_89, i54 %sub_ln409_6, i54 %zext_ln523_6"   --->   Operation 1111 'select' 'select_ln524_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1112 [1/1] (0.52ns)   --->   "%F2_5 = sub i12, i12 %zext_ln409_6"   --->   Operation 1112 'sub' 'F2_5' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1113 [1/1] (0.62ns)   --->   "%icmp_ln535_6 = icmp_sgt  i12 %F2_5, i12"   --->   Operation 1113 'icmp' 'icmp_ln535_6' <Predicate = (!icmp_ln487)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1114 [1/1] (0.52ns)   --->   "%add_ln535_6 = add i12, i12 %F2_5"   --->   Operation 1114 'add' 'add_ln535_6' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1115 [1/1] (0.52ns)   --->   "%sub_ln535_6 = sub i12, i12 %F2_5"   --->   Operation 1115 'sub' 'sub_ln535_6' <Predicate = (!icmp_ln487)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1116 [1/1] (0.62ns)   --->   "%icmp_ln536_6 = icmp_eq  i12 %F2_5, i12"   --->   Operation 1116 'icmp' 'icmp_ln536_6' <Predicate = (!icmp_ln487)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln537_5 = trunc i54 %select_ln524_6"   --->   Operation 1117 'trunc' 'trunc_ln537_5' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>

State 67 <SV = 34> <Delay = 2.05>
ST_67 : Operation 1118 [3/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1118 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1119 [1/1] (0.29ns)   --->   "%sh_amt_5 = select i1 %icmp_ln535_6, i12 %add_ln535_6, i12 %sub_ln535_6"   --->   Operation 1119 'select' 'sh_amt_5' <Predicate = (!icmp_ln487)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1120 [1/1] (0.62ns)   --->   "%icmp_ln539_6 = icmp_ult  i12 %sh_amt_5, i12"   --->   Operation 1120 'icmp' 'icmp_ln539_6' <Predicate = (!icmp_ln487)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1121 [1/1] (0.62ns)   --->   "%icmp_ln557_6 = icmp_ult  i12 %sh_amt_5, i12"   --->   Operation 1121 'icmp' 'icmp_ln557_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_19)   --->   "%trunc_ln540_13 = trunc i12 %sh_amt_5"   --->   Operation 1122 'trunc' 'trunc_ln540_13' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_67 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_19)   --->   "%zext_ln540_6 = zext i6 %trunc_ln540_13"   --->   Operation 1123 'zext' 'zext_ln540_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_67 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_19)   --->   "%ashr_ln540_6 = ashr i54 %select_ln524_6, i54 %zext_ln540_6"   --->   Operation 1124 'ashr' 'ashr_ln540_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_19)   --->   "%trunc_ln540_14 = trunc i54 %ashr_ln540_6"   --->   Operation 1125 'trunc' 'trunc_ln540_14' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00>
ST_67 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_3)   --->   "%and_ln536_6 = and i1 %icmp_ln536_6, i1 %xor_ln525_6"   --->   Operation 1126 'and' 'and_ln536_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1127 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_3 = select i1 %and_ln536_6, i24 %trunc_ln537_5, i24"   --->   Operation 1127 'select' 'select_ln536_3' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1128 [1/1] (0.12ns)   --->   "%or_ln536_6 = or i1 %icmp_ln525_6, i1 %icmp_ln536_6"   --->   Operation 1128 'or' 'or_ln536_6' <Predicate = (!icmp_ln487)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_6)   --->   "%xor_ln536_6 = xor i1 %or_ln536_6, i1"   --->   Operation 1129 'xor' 'xor_ln536_6' <Predicate = (!icmp_ln487)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_6 = and i1 %icmp_ln535_6, i1 %xor_ln536_6"   --->   Operation 1130 'and' 'and_ln535_6' <Predicate = (!icmp_ln487)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_19)   --->   "%and_ln539_16 = and i1 %and_ln535_6, i1 %icmp_ln539_6"   --->   Operation 1131 'and' 'and_ln539_16' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1132 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_19 = select i1 %and_ln539_16, i24 %trunc_ln540_14, i24 %select_ln536_3"   --->   Operation 1132 'select' 'select_ln539_19' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_6)   --->   "%or_ln535_6 = or i1 %or_ln536_6, i1 %icmp_ln535_6"   --->   Operation 1133 'or' 'or_ln535_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_6)   --->   "%xor_ln535_6 = xor i1 %or_ln535_6, i1"   --->   Operation 1134 'xor' 'xor_ln535_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_6 = and i1 %icmp_ln557_6, i1 %xor_ln535_6"   --->   Operation 1135 'and' 'and_ln557_6' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 35> <Delay = 1.29>
ST_68 : Operation 1136 [2/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1136 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_11)   --->   "%sext_ln535_6 = sext i12 %sh_amt_5"   --->   Operation 1137 'sext' 'sext_ln535_6' <Predicate = (!icmp_ln487 & and_ln557_6 & !icmp_ln525_6)> <Delay = 0.00>
ST_68 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_11)   --->   "%sext_ln535_6cast = trunc i32 %sext_ln535_6"   --->   Operation 1138 'trunc' 'sext_ln535_6cast' <Predicate = (!icmp_ln487 & and_ln557_6 & !icmp_ln525_6)> <Delay = 0.00>
ST_68 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_11)   --->   "%shl_ln558_6 = shl i24 %trunc_ln537_5, i24 %sext_ln535_6cast"   --->   Operation 1139 'shl' 'shl_ln558_6' <Predicate = (!icmp_ln487 & and_ln557_6 & !icmp_ln525_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_11)   --->   "%select_ln557_3 = select i1 %and_ln557_6, i24 %shl_ln558_6, i24 %select_ln539_19"   --->   Operation 1140 'select' 'select_ln557_3' <Predicate = (!icmp_ln487 & !icmp_ln525_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1141 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_11 = select i1 %icmp_ln525_6, i24, i24 %select_ln557_3"   --->   Operation 1141 'select' 'select_ln525_11' <Predicate = (!icmp_ln487)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_20)   --->   "%xor_ln539_6 = xor i1 %icmp_ln539_6, i1"   --->   Operation 1142 'xor' 'xor_ln539_6' <Predicate = (!icmp_ln487)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_20)   --->   "%and_ln539_17 = and i1 %and_ln535_6, i1 %xor_ln539_6"   --->   Operation 1143 'and' 'and_ln539_17' <Predicate = (!icmp_ln487)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1144 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_20 = select i1 %and_ln539_17, i24 %select_ln542_3, i24 %select_ln525_11"   --->   Operation 1144 'select' 'select_ln539_20' <Predicate = (!icmp_ln487)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 36> <Delay = 1.55>
ST_69 : Operation 1145 [1/1] (0.00ns)   --->   "%specloopname_ln487 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf5_buf5_l_0_l_buf5_l_1_str" [kernel.cpp:487]   --->   Operation 1145 'specloopname' 'specloopname_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1146 [1/1] (0.00ns)   --->   "%empty_1900 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1146 'speclooptripcount' 'empty_1900' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1147 [1/14] (0.91ns)   --->   "%urem_ln487 = urem i10 %select_ln487_1, i10" [kernel.cpp:487]   --->   Operation 1147 'urem' 'urem_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1148 [1/1] (0.00ns)   --->   "%trunc_ln487 = trunc i4 %urem_ln487" [kernel.cpp:487]   --->   Operation 1148 'trunc' 'trunc_ln487' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1149 [1/1] (0.00ns)   --->   "%specpipeline_ln488 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:488]   --->   Operation 1149 'specpipeline' 'specpipeline_ln488' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln158_19 = zext i16 %add_ln158_3"   --->   Operation 1150 'zext' 'zext_ln158_19' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1151 [1/1] (0.00ns)   --->   "%buf5_0_V_addr = getelementptr i24 %buf5_0_V, i64, i64 %zext_ln158_19"   --->   Operation 1151 'getelementptr' 'buf5_0_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1152 [1/1] (0.00ns)   --->   "%buf5_1_V_addr = getelementptr i24 %buf5_1_V, i64, i64 %zext_ln158_19"   --->   Operation 1152 'getelementptr' 'buf5_1_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1153 [1/1] (0.00ns)   --->   "%buf5_2_V_addr = getelementptr i24 %buf5_2_V, i64, i64 %zext_ln158_19"   --->   Operation 1153 'getelementptr' 'buf5_2_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1154 [1/1] (0.00ns)   --->   "%buf5_3_V_addr = getelementptr i24 %buf5_3_V, i64, i64 %zext_ln158_19"   --->   Operation 1154 'getelementptr' 'buf5_3_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1155 [1/1] (0.00ns)   --->   "%buf5_4_V_addr = getelementptr i24 %buf5_4_V, i64, i64 %zext_ln158_19"   --->   Operation 1155 'getelementptr' 'buf5_4_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1156 [1/1] (0.00ns)   --->   "%buf5_5_V_addr = getelementptr i24 %buf5_5_V, i64, i64 %zext_ln158_19"   --->   Operation 1156 'getelementptr' 'buf5_5_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1157 [1/1] (0.00ns)   --->   "%buf5_6_V_addr = getelementptr i24 %buf5_6_V, i64, i64 %zext_ln158_19"   --->   Operation 1157 'getelementptr' 'buf5_6_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1158 [1/1] (0.00ns)   --->   "%buf5_7_V_addr = getelementptr i24 %buf5_7_V, i64, i64 %zext_ln158_19"   --->   Operation 1158 'getelementptr' 'buf5_7_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1159 [1/1] (0.00ns)   --->   "%buf5_8_V_addr = getelementptr i24 %buf5_8_V, i64, i64 %zext_ln158_19"   --->   Operation 1159 'getelementptr' 'buf5_8_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1160 [1/1] (0.00ns)   --->   "%buf5_9_V_addr = getelementptr i24 %buf5_9_V, i64, i64 %zext_ln158_19"   --->   Operation 1160 'getelementptr' 'buf5_9_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1161 [1/1] (0.00ns)   --->   "%buf5_10_V_addr = getelementptr i24 %buf5_10_V, i64, i64 %zext_ln158_19"   --->   Operation 1161 'getelementptr' 'buf5_10_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1162 [1/1] (0.00ns)   --->   "%buf5_11_V_addr = getelementptr i24 %buf5_11_V, i64, i64 %zext_ln158_19"   --->   Operation 1162 'getelementptr' 'buf5_11_V_addr' <Predicate = (!icmp_ln487)> <Delay = 0.00>
ST_69 : Operation 1163 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln487, void %branch47, i4, void %branch36, i4, void %branch37, i4, void %branch38, i4, void %branch39, i4, void %branch40, i4, void %branch41, i4, void %branch42, i4, void %branch43, i4, void %branch44, i4, void %branch45, i4, void %branch46"   --->   Operation 1163 'switch' 'switch_ln158' <Predicate = (!icmp_ln487)> <Delay = 0.63>
ST_69 : Operation 1164 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_10_V_addr"   --->   Operation 1164 'store' 'store_ln158' <Predicate = (trunc_ln487 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1165 'br' 'br_ln158' <Predicate = (trunc_ln487 == 10)> <Delay = 0.00>
ST_69 : Operation 1166 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_9_V_addr"   --->   Operation 1166 'store' 'store_ln158' <Predicate = (trunc_ln487 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1167 'br' 'br_ln158' <Predicate = (trunc_ln487 == 9)> <Delay = 0.00>
ST_69 : Operation 1168 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_8_V_addr"   --->   Operation 1168 'store' 'store_ln158' <Predicate = (trunc_ln487 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1169 'br' 'br_ln158' <Predicate = (trunc_ln487 == 8)> <Delay = 0.00>
ST_69 : Operation 1170 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_7_V_addr"   --->   Operation 1170 'store' 'store_ln158' <Predicate = (trunc_ln487 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1171 'br' 'br_ln158' <Predicate = (trunc_ln487 == 7)> <Delay = 0.00>
ST_69 : Operation 1172 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_6_V_addr"   --->   Operation 1172 'store' 'store_ln158' <Predicate = (trunc_ln487 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1173 'br' 'br_ln158' <Predicate = (trunc_ln487 == 6)> <Delay = 0.00>
ST_69 : Operation 1174 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_5_V_addr"   --->   Operation 1174 'store' 'store_ln158' <Predicate = (trunc_ln487 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1175 'br' 'br_ln158' <Predicate = (trunc_ln487 == 5)> <Delay = 0.00>
ST_69 : Operation 1176 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_4_V_addr"   --->   Operation 1176 'store' 'store_ln158' <Predicate = (trunc_ln487 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1177 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1177 'br' 'br_ln158' <Predicate = (trunc_ln487 == 4)> <Delay = 0.00>
ST_69 : Operation 1178 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_3_V_addr"   --->   Operation 1178 'store' 'store_ln158' <Predicate = (trunc_ln487 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1179 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1179 'br' 'br_ln158' <Predicate = (trunc_ln487 == 3)> <Delay = 0.00>
ST_69 : Operation 1180 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_2_V_addr"   --->   Operation 1180 'store' 'store_ln158' <Predicate = (trunc_ln487 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1181 'br' 'br_ln158' <Predicate = (trunc_ln487 == 2)> <Delay = 0.00>
ST_69 : Operation 1182 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_1_V_addr"   --->   Operation 1182 'store' 'store_ln158' <Predicate = (trunc_ln487 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1183 'br' 'br_ln158' <Predicate = (trunc_ln487 == 1)> <Delay = 0.00>
ST_69 : Operation 1184 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_0_V_addr"   --->   Operation 1184 'store' 'store_ln158' <Predicate = (trunc_ln487 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1185 'br' 'br_ln158' <Predicate = (trunc_ln487 == 0)> <Delay = 0.00>
ST_69 : Operation 1186 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_20, i16 %buf5_11_V_addr"   --->   Operation 1186 'store' 'store_ln158' <Predicate = (trunc_ln487 == 15) | (trunc_ln487 == 14) | (trunc_ln487 == 13) | (trunc_ln487 == 12) | (trunc_ln487 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_69 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit200208"   --->   Operation 1187 'br' 'br_ln158' <Predicate = (trunc_ln487 == 15) | (trunc_ln487 == 14) | (trunc_ln487 == 13) | (trunc_ln487 == 12) | (trunc_ln487 == 11)> <Delay = 0.00>
ST_69 : Operation 1188 [1/1] (0.00ns)   --->   "%br_ln488 = br void %.preheader27" [kernel.cpp:488]   --->   Operation 1188 'br' 'br_ln488' <Predicate = (!icmp_ln487)> <Delay = 0.00>

State 70 <SV = 24> <Delay = 1.54>
ST_70 : Operation 1189 [1/1] (0.00ns)   --->   "%v248_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v248" [kernel.cpp:496]   --->   Operation 1189 'read' 'v248_read' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln496 = bitcast i32 %v248_read" [kernel.cpp:496]   --->   Operation 1190 'bitcast' 'bitcast_ln496' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1191 [2/2] (1.54ns)   --->   "%d_assign_5 = fpext i32 %bitcast_ln496"   --->   Operation 1191 'fpext' 'd_assign_5' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_70 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v248_read, i32"   --->   Operation 1192 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 71 <SV = 25> <Delay = 1.54>
ST_71 : Operation 1193 [1/2] (1.54ns)   --->   "%d_assign_5 = fpext i32 %bitcast_ln496"   --->   Operation 1193 'fpext' 'd_assign_5' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 1194 [1/1] (0.00ns)   --->   "%p_Val2_50 = bitcast i64 %d_assign_5"   --->   Operation 1194 'bitcast' 'p_Val2_50' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln511_6 = trunc i64 %p_Val2_50"   --->   Operation 1195 'trunc' 'trunc_ln511_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1196 [1/1] (0.00ns)   --->   "%p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_50, i32"   --->   Operation 1196 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>

State 72 <SV = 26> <Delay = 1.18>
ST_72 : Operation 1197 [1/1] (1.05ns)   --->   "%icmp_ln525_5 = icmp_eq  i63 %trunc_ln511_6, i63"   --->   Operation 1197 'icmp' 'icmp_ln525_5' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1198 [1/1] (0.12ns)   --->   "%xor_ln525_5 = xor i1 %icmp_ln525_5, i1"   --->   Operation 1198 'xor' 'xor_ln525_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1199 [1/1] (0.60ns)   --->   "%br_ln494 = br void %.preheader26" [kernel.cpp:494]   --->   Operation 1199 'br' 'br_ln494' <Predicate = true> <Delay = 0.60>

State 73 <SV = 27> <Delay = 1.15>
ST_73 : Operation 1200 [1/1] (0.00ns)   --->   "%buf6_l_0 = phi i10 %add_ln494, void %_ifconv149, i10, void %.preheader26.preheader" [kernel.cpp:494]   --->   Operation 1200 'phi' 'buf6_l_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1201 [1/1] (0.00ns)   --->   "%specloopname_ln494 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [kernel.cpp:494]   --->   Operation 1201 'specloopname' 'specloopname_ln494' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1202 [1/1] (0.00ns)   --->   "%specpipeline_ln494 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:494]   --->   Operation 1202 'specpipeline' 'specpipeline_ln494' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1203 [1/1] (0.60ns)   --->   "%icmp_ln494 = icmp_eq  i10 %buf6_l_0, i10" [kernel.cpp:494]   --->   Operation 1203 'icmp' 'icmp_ln494' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1204 [1/1] (0.00ns)   --->   "%empty_1902 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1204 'speclooptripcount' 'empty_1902' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1205 [1/1] (0.54ns)   --->   "%add_ln494 = add i10 %buf6_l_0, i10" [kernel.cpp:494]   --->   Operation 1205 'add' 'add_ln494' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1206 [1/1] (0.00ns)   --->   "%br_ln494 = br i1 %icmp_ln494, void %_ifconv149, void %.preheader25.preheader" [kernel.cpp:494]   --->   Operation 1206 'br' 'br_ln494' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1207 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_50, i32, i32"   --->   Operation 1207 'partselect' 'p_Result_6' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_73 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln409_5 = zext i11 %p_Result_6"   --->   Operation 1208 'zext' 'zext_ln409_5' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_73 : Operation 1209 [1/1] (0.52ns)   --->   "%F2_6 = sub i12, i12 %zext_ln409_5"   --->   Operation 1209 'sub' 'F2_6' <Predicate = (!icmp_ln494)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1210 [1/1] (0.62ns)   --->   "%icmp_ln535_5 = icmp_sgt  i12 %F2_6, i12"   --->   Operation 1210 'icmp' 'icmp_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1211 [1/1] (0.52ns)   --->   "%add_ln535_5 = add i12, i12 %F2_6"   --->   Operation 1211 'add' 'add_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1212 [1/1] (0.52ns)   --->   "%sub_ln535_5 = sub i12, i12 %F2_6"   --->   Operation 1212 'sub' 'sub_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1213 [1/1] (0.62ns)   --->   "%icmp_ln536_5 = icmp_eq  i12 %F2_6, i12"   --->   Operation 1213 'icmp' 'icmp_ln536_5' <Predicate = (!icmp_ln494)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 28> <Delay = 2.17>
ST_74 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln519_6 = trunc i64 %p_Val2_50"   --->   Operation 1214 'trunc' 'trunc_ln519_6' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1215 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_6"   --->   Operation 1215 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1216 [1/1] (0.00ns)   --->   "%zext_ln523_5 = zext i53 %p_Result_8"   --->   Operation 1216 'zext' 'zext_ln523_5' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1217 [1/1] (0.74ns)   --->   "%sub_ln409_5 = sub i54, i54 %zext_ln523_5"   --->   Operation 1217 'sub' 'sub_ln409_5' <Predicate = (!icmp_ln494 & p_Result_90)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1218 [1/1] (0.26ns)   --->   "%select_ln524_5 = select i1 %p_Result_90, i54 %sub_ln409_5, i54 %zext_ln523_5"   --->   Operation 1218 'select' 'select_ln524_5' <Predicate = (!icmp_ln494)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 1219 [1/1] (0.29ns)   --->   "%sh_amt_6 = select i1 %icmp_ln535_5, i12 %add_ln535_5, i12 %sub_ln535_5"   --->   Operation 1219 'select' 'sh_amt_6' <Predicate = (!icmp_ln494)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%sext_ln535_5 = sext i12 %sh_amt_6"   --->   Operation 1220 'sext' 'sext_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln537_6 = trunc i54 %select_ln524_5"   --->   Operation 1221 'trunc' 'trunc_ln537_6' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1222 [1/1] (0.62ns)   --->   "%icmp_ln539_5 = icmp_ult  i12 %sh_amt_6, i12"   --->   Operation 1222 'icmp' 'icmp_ln539_5' <Predicate = (!icmp_ln494)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1223 [1/1] (0.62ns)   --->   "%icmp_ln557_5 = icmp_ult  i12 %sh_amt_6, i12"   --->   Operation 1223 'icmp' 'icmp_ln557_5' <Predicate = (!icmp_ln494)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%trunc_ln540_15 = trunc i12 %sh_amt_6"   --->   Operation 1224 'trunc' 'trunc_ln540_15' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%zext_ln540_5 = zext i6 %trunc_ln540_15"   --->   Operation 1225 'zext' 'zext_ln540_5' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%ashr_ln540_5 = ashr i54 %select_ln524_5, i54 %zext_ln540_5"   --->   Operation 1226 'ashr' 'ashr_ln540_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%trunc_ln540_16 = trunc i54 %ashr_ln540_5"   --->   Operation 1227 'trunc' 'trunc_ln540_16' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%sext_ln535_5cast = trunc i32 %sext_ln535_5"   --->   Operation 1228 'trunc' 'sext_ln535_5cast' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_74 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_15)   --->   "%shl_ln558_5 = shl i24 %trunc_ln537_6, i24 %sext_ln535_5cast"   --->   Operation 1229 'shl' 'shl_ln558_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1230 [1/1] (0.12ns)   --->   "%or_ln536_5 = or i1 %icmp_ln525_5, i1 %icmp_ln536_5"   --->   Operation 1230 'or' 'or_ln536_5' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_5)   --->   "%xor_ln536_5 = xor i1 %or_ln536_5, i1"   --->   Operation 1231 'xor' 'xor_ln536_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1232 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_5 = and i1 %icmp_ln535_5, i1 %xor_ln536_5"   --->   Operation 1232 'and' 'and_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_5)   --->   "%or_ln535_5 = or i1 %or_ln536_5, i1 %icmp_ln535_5"   --->   Operation 1233 'or' 'or_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_5)   --->   "%xor_ln535_5 = xor i1 %or_ln535_5, i1"   --->   Operation 1234 'xor' 'xor_ln535_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1235 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_5 = and i1 %icmp_ln557_5, i1 %xor_ln535_5"   --->   Operation 1235 'and' 'and_ln557_5' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1236 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_15 = select i1 %and_ln557_5, i24 %shl_ln558_5, i24 %trunc_ln540_16"   --->   Operation 1236 'select' 'select_ln539_15' <Predicate = (!icmp_ln494)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 29> <Delay = 2.12>
ST_75 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i10 %buf6_l_0" [kernel.cpp:494]   --->   Operation 1237 'zext' 'zext_ln494' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_75 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_18)   --->   "%and_ln536_5 = and i1 %icmp_ln536_5, i1 %xor_ln525_5"   --->   Operation 1238 'and' 'and_ln536_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_8)   --->   "%and_ln539_13 = and i1 %and_ln535_5, i1 %icmp_ln539_5"   --->   Operation 1239 'and' 'and_ln539_13' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_14)   --->   "%xor_ln539_5 = xor i1 %icmp_ln539_5, i1"   --->   Operation 1240 'xor' 'xor_ln539_5' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1241 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_14 = and i1 %and_ln535_5, i1 %xor_ln539_5"   --->   Operation 1241 'and' 'and_ln539_14' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_17)   --->   "%and_ln539_15 = and i1 %and_ln539_14, i1 %tmp_49"   --->   Operation 1242 'and' 'and_ln539_15' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_17)   --->   "%select_ln539_41 = select i1 %and_ln539_15, i24, i24"   --->   Operation 1243 'select' 'select_ln539_41' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1244 [1/1] (0.12ns)   --->   "%or_ln539_6 = or i1 %and_ln539_14, i1 %icmp_ln525_5"   --->   Operation 1244 'or' 'or_ln539_6' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_8)   --->   "%or_ln539_7 = or i1 %and_ln557_5, i1 %and_ln539_13"   --->   Operation 1245 'or' 'or_ln539_7' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_18)   --->   "%select_ln539_16 = select i1 %and_ln536_5, i24 %trunc_ln537_6, i24"   --->   Operation 1246 'select' 'select_ln539_16' <Predicate = (!icmp_ln494)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1247 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_17 = select i1 %or_ln539_6, i24 %select_ln539_41, i24 %select_ln539_15"   --->   Operation 1247 'select' 'select_ln539_17' <Predicate = (!icmp_ln494)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1248 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_8 = or i1 %or_ln539_6, i1 %or_ln539_7"   --->   Operation 1248 'or' 'or_ln539_8' <Predicate = (!icmp_ln494)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1249 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_18 = select i1 %or_ln539_8, i24 %select_ln539_17, i24 %select_ln539_16"   --->   Operation 1249 'select' 'select_ln539_18' <Predicate = (!icmp_ln494)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 1250 [1/1] (0.00ns)   --->   "%buf6_V_addr = getelementptr i24 %buf6_V, i64, i64 %zext_ln494"   --->   Operation 1250 'getelementptr' 'buf6_V_addr' <Predicate = (!icmp_ln494)> <Delay = 0.00>
ST_75 : Operation 1251 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_18, i10 %buf6_V_addr"   --->   Operation 1251 'store' 'store_ln158' <Predicate = (!icmp_ln494)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_75 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln494 = br void %.preheader26" [kernel.cpp:494]   --->   Operation 1252 'br' 'br_ln494' <Predicate = (!icmp_ln494)> <Delay = 0.00>

State 76 <SV = 28> <Delay = 1.54>
ST_76 : Operation 1253 [1/1] (0.00ns)   --->   "%v249_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v249" [kernel.cpp:502]   --->   Operation 1253 'read' 'v249_read' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln502 = bitcast i32 %v249_read" [kernel.cpp:502]   --->   Operation 1254 'bitcast' 'bitcast_ln502' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1255 [2/2] (1.54ns)   --->   "%d_assign_6 = fpext i32 %bitcast_ln502"   --->   Operation 1255 'fpext' 'd_assign_6' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_76 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v249_read, i32"   --->   Operation 1256 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 77 <SV = 29> <Delay = 1.54>
ST_77 : Operation 1257 [1/2] (1.54ns)   --->   "%d_assign_6 = fpext i32 %bitcast_ln502"   --->   Operation 1257 'fpext' 'd_assign_6' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 1258 [1/1] (0.00ns)   --->   "%p_Val2_51 = bitcast i64 %d_assign_6"   --->   Operation 1258 'bitcast' 'p_Val2_51' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln511_7 = trunc i64 %p_Val2_51"   --->   Operation 1259 'trunc' 'trunc_ln511_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1260 [1/1] (0.00ns)   --->   "%p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_51, i32"   --->   Operation 1260 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>

State 78 <SV = 30> <Delay = 1.18>
ST_78 : Operation 1261 [1/1] (1.05ns)   --->   "%icmp_ln525_8 = icmp_eq  i63 %trunc_ln511_7, i63"   --->   Operation 1261 'icmp' 'icmp_ln525_8' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1262 [1/1] (0.27ns)   --->   "%select_ln542_4 = select i1 %tmp_54, i24, i24"   --->   Operation 1262 'select' 'select_ln542_4' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1263 [1/1] (0.12ns)   --->   "%xor_ln525_8 = xor i1 %icmp_ln525_8, i1"   --->   Operation 1263 'xor' 'xor_ln525_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1264 [1/1] (0.60ns)   --->   "%br_ln499 = br void %.preheader24" [kernel.cpp:499]   --->   Operation 1264 'br' 'br_ln499' <Predicate = true> <Delay = 0.60>

State 79 <SV = 31> <Delay = 1.82>
ST_79 : Operation 1265 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i20, void %.preheader25.preheader, i20 %add_ln499_1, void %ap_fixed_base.exit262223" [kernel.cpp:499]   --->   Operation 1265 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1266 [1/1] (0.00ns)   --->   "%buf7_l_0 = phi i10, void %.preheader25.preheader, i10 %select_ln499_1, void %ap_fixed_base.exit262223" [kernel.cpp:499]   --->   Operation 1266 'phi' 'buf7_l_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1267 [1/1] (0.00ns)   --->   "%buf7_l_1 = phi i10, void %.preheader25.preheader, i10 %add_ln500, void %ap_fixed_base.exit262223" [kernel.cpp:500]   --->   Operation 1267 'phi' 'buf7_l_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1268 [1/1] (0.00ns)   --->   "%specpipeline_ln500 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:500]   --->   Operation 1268 'specpipeline' 'specpipeline_ln500' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1269 [1/1] (0.72ns)   --->   "%icmp_ln499 = icmp_eq  i20 %indvar_flatten27, i20" [kernel.cpp:499]   --->   Operation 1269 'icmp' 'icmp_ln499' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1270 [1/1] (0.55ns)   --->   "%add_ln499_1 = add i20 %indvar_flatten27, i20" [kernel.cpp:499]   --->   Operation 1270 'add' 'add_ln499_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln499 = br i1 %icmp_ln499, void %.preheader25, void %.preheader23.preheader" [kernel.cpp:499]   --->   Operation 1271 'br' 'br_ln499' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1272 [1/1] (0.54ns)   --->   "%add_ln499 = add i10, i10 %buf7_l_0" [kernel.cpp:499]   --->   Operation 1272 'add' 'add_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1273 [1/1] (0.60ns)   --->   "%icmp_ln500 = icmp_eq  i10 %buf7_l_1, i10" [kernel.cpp:500]   --->   Operation 1273 'icmp' 'icmp_ln500' <Predicate = (!icmp_ln499)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1274 [1/1] (0.30ns)   --->   "%select_ln499 = select i1 %icmp_ln500, i10, i10 %buf7_l_1" [kernel.cpp:499]   --->   Operation 1274 'select' 'select_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1275 [1/1] (0.30ns)   --->   "%select_ln499_1 = select i1 %icmp_ln500, i10 %add_ln499, i10 %buf7_l_0" [kernel.cpp:499]   --->   Operation 1275 'select' 'select_ln499_1' <Predicate = (!icmp_ln499)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1276 [14/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1276 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1277 [1/1] (0.54ns)   --->   "%add_ln500 = add i10 %select_ln499, i10" [kernel.cpp:500]   --->   Operation 1277 'add' 'add_ln500' <Predicate = (!icmp_ln499)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 32> <Delay = 0.91>
ST_80 : Operation 1278 [13/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1278 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i10 %select_ln499_1" [kernel.cpp:499]   --->   Operation 1279 'zext' 'zext_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_80 : Operation 1280 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln499 = mul i21, i21 %zext_ln499" [kernel.cpp:499]   --->   Operation 1280 'mul' 'mul_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 33> <Delay = 0.91>
ST_81 : Operation 1281 [12/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1281 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1282 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln499 = mul i21, i21 %zext_ln499" [kernel.cpp:499]   --->   Operation 1282 'mul' 'mul_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 82 <SV = 34> <Delay = 0.91>
ST_82 : Operation 1283 [11/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1283 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1284 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln499 = mul i21, i21 %zext_ln499" [kernel.cpp:499]   --->   Operation 1284 'mul' 'mul_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 35> <Delay = 0.91>
ST_83 : Operation 1285 [10/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1285 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1286 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln499 = mul i21, i21 %zext_ln499" [kernel.cpp:499]   --->   Operation 1286 'mul' 'mul_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln499, i32, i32"   --->   Operation 1287 'partselect' 'tmp_57' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_110_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %tmp_57, i10"   --->   Operation 1288 'bitconcatenate' 'tmp_110_cast' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul_ln499, i32, i32"   --->   Operation 1289 'partselect' 'tmp_58' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %tmp_58, i8"   --->   Operation 1290 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln158_20 = zext i15 %tmp_59"   --->   Operation 1291 'zext' 'zext_ln158_20' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158_3 = sub i16 %tmp_110_cast, i16 %zext_ln158_20"   --->   Operation 1292 'sub' 'sub_ln158_3' <Predicate = (!icmp_ln499)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1293 [1/1] (0.00ns)   --->   "%zext_ln158_21 = zext i10 %select_ln499"   --->   Operation 1293 'zext' 'zext_ln158_21' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_83 : Operation 1294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln158_4 = add i16 %sub_ln158_3, i16 %zext_ln158_21"   --->   Operation 1294 'add' 'add_ln158_4' <Predicate = (!icmp_ln499)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 36> <Delay = 0.91>
ST_84 : Operation 1295 [9/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1295 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 37> <Delay = 0.91>
ST_85 : Operation 1296 [8/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1296 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 38> <Delay = 0.91>
ST_86 : Operation 1297 [7/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1297 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 39> <Delay = 0.91>
ST_87 : Operation 1298 [6/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1298 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 40> <Delay = 0.91>
ST_88 : Operation 1299 [5/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1299 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 41> <Delay = 1.15>
ST_89 : Operation 1300 [4/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1300 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1301 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_51, i32, i32"   --->   Operation 1301 'partselect' 'p_Result_10' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_89 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln409_8 = zext i11 %p_Result_10"   --->   Operation 1302 'zext' 'zext_ln409_8' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_89 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln519_7 = trunc i64 %p_Val2_51"   --->   Operation 1303 'trunc' 'trunc_ln519_7' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_89 : Operation 1304 [1/1] (0.00ns)   --->   "%p_Result_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_7"   --->   Operation 1304 'bitconcatenate' 'p_Result_11' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_89 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln523_8 = zext i53 %p_Result_11"   --->   Operation 1305 'zext' 'zext_ln523_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_89 : Operation 1306 [1/1] (0.74ns)   --->   "%sub_ln409_8 = sub i54, i54 %zext_ln523_8"   --->   Operation 1306 'sub' 'sub_ln409_8' <Predicate = (!icmp_ln499 & p_Result_91 & !icmp_ln525_8)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1307 [1/1] (0.26ns)   --->   "%select_ln524_8 = select i1 %p_Result_91, i54 %sub_ln409_8, i54 %zext_ln523_8"   --->   Operation 1307 'select' 'select_ln524_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1308 [1/1] (0.52ns)   --->   "%F2_7 = sub i12, i12 %zext_ln409_8"   --->   Operation 1308 'sub' 'F2_7' <Predicate = (!icmp_ln499)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1309 [1/1] (0.62ns)   --->   "%icmp_ln535_8 = icmp_sgt  i12 %F2_7, i12"   --->   Operation 1309 'icmp' 'icmp_ln535_8' <Predicate = (!icmp_ln499)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1310 [1/1] (0.52ns)   --->   "%add_ln535_8 = add i12, i12 %F2_7"   --->   Operation 1310 'add' 'add_ln535_8' <Predicate = (!icmp_ln499)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1311 [1/1] (0.52ns)   --->   "%sub_ln535_8 = sub i12, i12 %F2_7"   --->   Operation 1311 'sub' 'sub_ln535_8' <Predicate = (!icmp_ln499)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1312 [1/1] (0.62ns)   --->   "%icmp_ln536_8 = icmp_eq  i12 %F2_7, i12"   --->   Operation 1312 'icmp' 'icmp_ln536_8' <Predicate = (!icmp_ln499)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1313 [1/1] (0.00ns)   --->   "%trunc_ln537_7 = trunc i54 %select_ln524_8"   --->   Operation 1313 'trunc' 'trunc_ln537_7' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>

State 90 <SV = 42> <Delay = 2.05>
ST_90 : Operation 1314 [3/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1314 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1315 [1/1] (0.29ns)   --->   "%sh_amt_7 = select i1 %icmp_ln535_8, i12 %add_ln535_8, i12 %sub_ln535_8"   --->   Operation 1315 'select' 'sh_amt_7' <Predicate = (!icmp_ln499)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1316 [1/1] (0.62ns)   --->   "%icmp_ln539_8 = icmp_ult  i12 %sh_amt_7, i12"   --->   Operation 1316 'icmp' 'icmp_ln539_8' <Predicate = (!icmp_ln499)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1317 [1/1] (0.62ns)   --->   "%icmp_ln557_8 = icmp_ult  i12 %sh_amt_7, i12"   --->   Operation 1317 'icmp' 'icmp_ln557_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_25)   --->   "%trunc_ln540_17 = trunc i12 %sh_amt_7"   --->   Operation 1318 'trunc' 'trunc_ln540_17' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_90 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_25)   --->   "%zext_ln540_8 = zext i6 %trunc_ln540_17"   --->   Operation 1319 'zext' 'zext_ln540_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_90 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_25)   --->   "%ashr_ln540_8 = ashr i54 %select_ln524_8, i54 %zext_ln540_8"   --->   Operation 1320 'ashr' 'ashr_ln540_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_25)   --->   "%trunc_ln540_18 = trunc i54 %ashr_ln540_8"   --->   Operation 1321 'trunc' 'trunc_ln540_18' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00>
ST_90 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_4)   --->   "%and_ln536_8 = and i1 %icmp_ln536_8, i1 %xor_ln525_8"   --->   Operation 1322 'and' 'and_ln536_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1323 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_4 = select i1 %and_ln536_8, i24 %trunc_ln537_7, i24"   --->   Operation 1323 'select' 'select_ln536_4' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1324 [1/1] (0.12ns)   --->   "%or_ln536_8 = or i1 %icmp_ln525_8, i1 %icmp_ln536_8"   --->   Operation 1324 'or' 'or_ln536_8' <Predicate = (!icmp_ln499)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_8)   --->   "%xor_ln536_8 = xor i1 %or_ln536_8, i1"   --->   Operation 1325 'xor' 'xor_ln536_8' <Predicate = (!icmp_ln499)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_8 = and i1 %icmp_ln535_8, i1 %xor_ln536_8"   --->   Operation 1326 'and' 'and_ln535_8' <Predicate = (!icmp_ln499)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_25)   --->   "%and_ln539_21 = and i1 %and_ln535_8, i1 %icmp_ln539_8"   --->   Operation 1327 'and' 'and_ln539_21' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1328 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_25 = select i1 %and_ln539_21, i24 %trunc_ln540_18, i24 %select_ln536_4"   --->   Operation 1328 'select' 'select_ln539_25' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_8)   --->   "%or_ln535_8 = or i1 %or_ln536_8, i1 %icmp_ln535_8"   --->   Operation 1329 'or' 'or_ln535_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_8)   --->   "%xor_ln535_8 = xor i1 %or_ln535_8, i1"   --->   Operation 1330 'xor' 'xor_ln535_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1331 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_8 = and i1 %icmp_ln557_8, i1 %xor_ln535_8"   --->   Operation 1331 'and' 'and_ln557_8' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 43> <Delay = 1.29>
ST_91 : Operation 1332 [2/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1332 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_12)   --->   "%sext_ln535_8 = sext i12 %sh_amt_7"   --->   Operation 1333 'sext' 'sext_ln535_8' <Predicate = (!icmp_ln499 & and_ln557_8 & !icmp_ln525_8)> <Delay = 0.00>
ST_91 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_12)   --->   "%sext_ln535_8cast = trunc i32 %sext_ln535_8"   --->   Operation 1334 'trunc' 'sext_ln535_8cast' <Predicate = (!icmp_ln499 & and_ln557_8 & !icmp_ln525_8)> <Delay = 0.00>
ST_91 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_12)   --->   "%shl_ln558_8 = shl i24 %trunc_ln537_7, i24 %sext_ln535_8cast"   --->   Operation 1335 'shl' 'shl_ln558_8' <Predicate = (!icmp_ln499 & and_ln557_8 & !icmp_ln525_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_12)   --->   "%select_ln557_4 = select i1 %and_ln557_8, i24 %shl_ln558_8, i24 %select_ln539_25"   --->   Operation 1336 'select' 'select_ln557_4' <Predicate = (!icmp_ln499 & !icmp_ln525_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1337 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_12 = select i1 %icmp_ln525_8, i24, i24 %select_ln557_4"   --->   Operation 1337 'select' 'select_ln525_12' <Predicate = (!icmp_ln499)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_26)   --->   "%xor_ln539_8 = xor i1 %icmp_ln539_8, i1"   --->   Operation 1338 'xor' 'xor_ln539_8' <Predicate = (!icmp_ln499)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_26)   --->   "%and_ln539_22 = and i1 %and_ln535_8, i1 %xor_ln539_8"   --->   Operation 1339 'and' 'and_ln539_22' <Predicate = (!icmp_ln499)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1340 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_26 = select i1 %and_ln539_22, i24 %select_ln542_4, i24 %select_ln525_12"   --->   Operation 1340 'select' 'select_ln539_26' <Predicate = (!icmp_ln499)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 44> <Delay = 1.55>
ST_92 : Operation 1341 [1/1] (0.00ns)   --->   "%specloopname_ln499 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf7_buf7_l_0_l_buf7_l_1_str" [kernel.cpp:499]   --->   Operation 1341 'specloopname' 'specloopname_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1342 [1/1] (0.00ns)   --->   "%empty_1903 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1342 'speclooptripcount' 'empty_1903' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1343 [1/14] (0.91ns)   --->   "%urem_ln499 = urem i10 %select_ln499_1, i10" [kernel.cpp:499]   --->   Operation 1343 'urem' 'urem_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1344 [1/1] (0.00ns)   --->   "%trunc_ln499 = trunc i4 %urem_ln499" [kernel.cpp:499]   --->   Operation 1344 'trunc' 'trunc_ln499' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1345 [1/1] (0.00ns)   --->   "%specpipeline_ln500 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:500]   --->   Operation 1345 'specpipeline' 'specpipeline_ln500' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln158_22 = zext i16 %add_ln158_4"   --->   Operation 1346 'zext' 'zext_ln158_22' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1347 [1/1] (0.00ns)   --->   "%buf7_0_V_addr = getelementptr i24 %buf7_0_V, i64, i64 %zext_ln158_22"   --->   Operation 1347 'getelementptr' 'buf7_0_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1348 [1/1] (0.00ns)   --->   "%buf7_1_V_addr = getelementptr i24 %buf7_1_V, i64, i64 %zext_ln158_22"   --->   Operation 1348 'getelementptr' 'buf7_1_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1349 [1/1] (0.00ns)   --->   "%buf7_2_V_addr = getelementptr i24 %buf7_2_V, i64, i64 %zext_ln158_22"   --->   Operation 1349 'getelementptr' 'buf7_2_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1350 [1/1] (0.00ns)   --->   "%buf7_3_V_addr = getelementptr i24 %buf7_3_V, i64, i64 %zext_ln158_22"   --->   Operation 1350 'getelementptr' 'buf7_3_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1351 [1/1] (0.00ns)   --->   "%buf7_4_V_addr = getelementptr i24 %buf7_4_V, i64, i64 %zext_ln158_22"   --->   Operation 1351 'getelementptr' 'buf7_4_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1352 [1/1] (0.00ns)   --->   "%buf7_5_V_addr = getelementptr i24 %buf7_5_V, i64, i64 %zext_ln158_22"   --->   Operation 1352 'getelementptr' 'buf7_5_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1353 [1/1] (0.00ns)   --->   "%buf7_6_V_addr = getelementptr i24 %buf7_6_V, i64, i64 %zext_ln158_22"   --->   Operation 1353 'getelementptr' 'buf7_6_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1354 [1/1] (0.00ns)   --->   "%buf7_7_V_addr = getelementptr i24 %buf7_7_V, i64, i64 %zext_ln158_22"   --->   Operation 1354 'getelementptr' 'buf7_7_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1355 [1/1] (0.00ns)   --->   "%buf7_8_V_addr = getelementptr i24 %buf7_8_V, i64, i64 %zext_ln158_22"   --->   Operation 1355 'getelementptr' 'buf7_8_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1356 [1/1] (0.00ns)   --->   "%buf7_9_V_addr = getelementptr i24 %buf7_9_V, i64, i64 %zext_ln158_22"   --->   Operation 1356 'getelementptr' 'buf7_9_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1357 [1/1] (0.00ns)   --->   "%buf7_10_V_addr = getelementptr i24 %buf7_10_V, i64, i64 %zext_ln158_22"   --->   Operation 1357 'getelementptr' 'buf7_10_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1358 [1/1] (0.00ns)   --->   "%buf7_11_V_addr = getelementptr i24 %buf7_11_V, i64, i64 %zext_ln158_22"   --->   Operation 1358 'getelementptr' 'buf7_11_V_addr' <Predicate = (!icmp_ln499)> <Delay = 0.00>
ST_92 : Operation 1359 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln499, void %branch59, i4, void %branch48, i4, void %branch49, i4, void %branch50, i4, void %branch51, i4, void %branch52, i4, void %branch53, i4, void %branch54, i4, void %branch55, i4, void %branch56, i4, void %branch57, i4, void %branch58"   --->   Operation 1359 'switch' 'switch_ln158' <Predicate = (!icmp_ln499)> <Delay = 0.63>
ST_92 : Operation 1360 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_10_V_addr"   --->   Operation 1360 'store' 'store_ln158' <Predicate = (trunc_ln499 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1361 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1361 'br' 'br_ln158' <Predicate = (trunc_ln499 == 10)> <Delay = 0.00>
ST_92 : Operation 1362 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_9_V_addr"   --->   Operation 1362 'store' 'store_ln158' <Predicate = (trunc_ln499 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1363 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1363 'br' 'br_ln158' <Predicate = (trunc_ln499 == 9)> <Delay = 0.00>
ST_92 : Operation 1364 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_8_V_addr"   --->   Operation 1364 'store' 'store_ln158' <Predicate = (trunc_ln499 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1365 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1365 'br' 'br_ln158' <Predicate = (trunc_ln499 == 8)> <Delay = 0.00>
ST_92 : Operation 1366 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_7_V_addr"   --->   Operation 1366 'store' 'store_ln158' <Predicate = (trunc_ln499 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1367 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1367 'br' 'br_ln158' <Predicate = (trunc_ln499 == 7)> <Delay = 0.00>
ST_92 : Operation 1368 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_6_V_addr"   --->   Operation 1368 'store' 'store_ln158' <Predicate = (trunc_ln499 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1369 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1369 'br' 'br_ln158' <Predicate = (trunc_ln499 == 6)> <Delay = 0.00>
ST_92 : Operation 1370 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_5_V_addr"   --->   Operation 1370 'store' 'store_ln158' <Predicate = (trunc_ln499 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1371 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1371 'br' 'br_ln158' <Predicate = (trunc_ln499 == 5)> <Delay = 0.00>
ST_92 : Operation 1372 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_4_V_addr"   --->   Operation 1372 'store' 'store_ln158' <Predicate = (trunc_ln499 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1373 'br' 'br_ln158' <Predicate = (trunc_ln499 == 4)> <Delay = 0.00>
ST_92 : Operation 1374 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_3_V_addr"   --->   Operation 1374 'store' 'store_ln158' <Predicate = (trunc_ln499 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1375 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1375 'br' 'br_ln158' <Predicate = (trunc_ln499 == 3)> <Delay = 0.00>
ST_92 : Operation 1376 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_2_V_addr"   --->   Operation 1376 'store' 'store_ln158' <Predicate = (trunc_ln499 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1377 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1377 'br' 'br_ln158' <Predicate = (trunc_ln499 == 2)> <Delay = 0.00>
ST_92 : Operation 1378 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_1_V_addr"   --->   Operation 1378 'store' 'store_ln158' <Predicate = (trunc_ln499 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1379 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1379 'br' 'br_ln158' <Predicate = (trunc_ln499 == 1)> <Delay = 0.00>
ST_92 : Operation 1380 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_0_V_addr"   --->   Operation 1380 'store' 'store_ln158' <Predicate = (trunc_ln499 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1381 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1381 'br' 'br_ln158' <Predicate = (trunc_ln499 == 0)> <Delay = 0.00>
ST_92 : Operation 1382 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_26, i16 %buf7_11_V_addr"   --->   Operation 1382 'store' 'store_ln158' <Predicate = (trunc_ln499 == 15) | (trunc_ln499 == 14) | (trunc_ln499 == 13) | (trunc_ln499 == 12) | (trunc_ln499 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_92 : Operation 1383 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit262223"   --->   Operation 1383 'br' 'br_ln158' <Predicate = (trunc_ln499 == 15) | (trunc_ln499 == 14) | (trunc_ln499 == 13) | (trunc_ln499 == 12) | (trunc_ln499 == 11)> <Delay = 0.00>
ST_92 : Operation 1384 [1/1] (0.00ns)   --->   "%br_ln500 = br void %.preheader24" [kernel.cpp:500]   --->   Operation 1384 'br' 'br_ln500' <Predicate = (!icmp_ln499)> <Delay = 0.00>

State 93 <SV = 32> <Delay = 1.54>
ST_93 : Operation 1385 [1/1] (0.00ns)   --->   "%v250_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v250" [kernel.cpp:508]   --->   Operation 1385 'read' 'v250_read' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1386 [1/1] (0.00ns)   --->   "%bitcast_ln508 = bitcast i32 %v250_read" [kernel.cpp:508]   --->   Operation 1386 'bitcast' 'bitcast_ln508' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1387 [2/2] (1.54ns)   --->   "%d_assign_7 = fpext i32 %bitcast_ln508"   --->   Operation 1387 'fpext' 'd_assign_7' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v250_read, i32"   --->   Operation 1388 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>

State 94 <SV = 33> <Delay = 1.54>
ST_94 : Operation 1389 [1/2] (1.54ns)   --->   "%d_assign_7 = fpext i32 %bitcast_ln508"   --->   Operation 1389 'fpext' 'd_assign_7' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1390 [1/1] (0.00ns)   --->   "%p_Val2_52 = bitcast i64 %d_assign_7"   --->   Operation 1390 'bitcast' 'p_Val2_52' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln511_8 = trunc i64 %p_Val2_52"   --->   Operation 1391 'trunc' 'trunc_ln511_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1392 [1/1] (0.00ns)   --->   "%p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_52, i32"   --->   Operation 1392 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>

State 95 <SV = 34> <Delay = 1.18>
ST_95 : Operation 1393 [1/1] (1.05ns)   --->   "%icmp_ln525_7 = icmp_eq  i63 %trunc_ln511_8, i63"   --->   Operation 1393 'icmp' 'icmp_ln525_7' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1394 [1/1] (0.12ns)   --->   "%xor_ln525_7 = xor i1 %icmp_ln525_7, i1"   --->   Operation 1394 'xor' 'xor_ln525_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1395 [1/1] (0.60ns)   --->   "%br_ln506 = br void %.preheader23" [kernel.cpp:506]   --->   Operation 1395 'br' 'br_ln506' <Predicate = true> <Delay = 0.60>

State 96 <SV = 35> <Delay = 1.15>
ST_96 : Operation 1396 [1/1] (0.00ns)   --->   "%buf8_l_0 = phi i10 %add_ln506, void %_ifconv199, i10, void %.preheader23.preheader" [kernel.cpp:506]   --->   Operation 1396 'phi' 'buf8_l_0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1397 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [kernel.cpp:506]   --->   Operation 1397 'specloopname' 'specloopname_ln506' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1398 [1/1] (0.00ns)   --->   "%specpipeline_ln506 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:506]   --->   Operation 1398 'specpipeline' 'specpipeline_ln506' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1399 [1/1] (0.60ns)   --->   "%icmp_ln506 = icmp_eq  i10 %buf8_l_0, i10" [kernel.cpp:506]   --->   Operation 1399 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1400 [1/1] (0.00ns)   --->   "%empty_1904 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1400 'speclooptripcount' 'empty_1904' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1401 [1/1] (0.54ns)   --->   "%add_ln506 = add i10 %buf8_l_0, i10" [kernel.cpp:506]   --->   Operation 1401 'add' 'add_ln506' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1402 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %_ifconv199, void %.preheader22.preheader" [kernel.cpp:506]   --->   Operation 1402 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1403 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_52, i32, i32"   --->   Operation 1403 'partselect' 'p_Result_12' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_96 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln409_7 = zext i11 %p_Result_12"   --->   Operation 1404 'zext' 'zext_ln409_7' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_96 : Operation 1405 [1/1] (0.52ns)   --->   "%F2_8 = sub i12, i12 %zext_ln409_7"   --->   Operation 1405 'sub' 'F2_8' <Predicate = (!icmp_ln506)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1406 [1/1] (0.62ns)   --->   "%icmp_ln535_7 = icmp_sgt  i12 %F2_8, i12"   --->   Operation 1406 'icmp' 'icmp_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1407 [1/1] (0.52ns)   --->   "%add_ln535_7 = add i12, i12 %F2_8"   --->   Operation 1407 'add' 'add_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1408 [1/1] (0.52ns)   --->   "%sub_ln535_7 = sub i12, i12 %F2_8"   --->   Operation 1408 'sub' 'sub_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1409 [1/1] (0.62ns)   --->   "%icmp_ln536_7 = icmp_eq  i12 %F2_8, i12"   --->   Operation 1409 'icmp' 'icmp_ln536_7' <Predicate = (!icmp_ln506)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 36> <Delay = 2.17>
ST_97 : Operation 1410 [1/1] (0.00ns)   --->   "%trunc_ln519_8 = trunc i64 %p_Val2_52"   --->   Operation 1410 'trunc' 'trunc_ln519_8' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1411 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_8"   --->   Operation 1411 'bitconcatenate' 'p_Result_13' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln523_7 = zext i53 %p_Result_13"   --->   Operation 1412 'zext' 'zext_ln523_7' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1413 [1/1] (0.74ns)   --->   "%sub_ln409_7 = sub i54, i54 %zext_ln523_7"   --->   Operation 1413 'sub' 'sub_ln409_7' <Predicate = (!icmp_ln506 & p_Result_92)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1414 [1/1] (0.26ns)   --->   "%select_ln524_7 = select i1 %p_Result_92, i54 %sub_ln409_7, i54 %zext_ln523_7"   --->   Operation 1414 'select' 'select_ln524_7' <Predicate = (!icmp_ln506)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1415 [1/1] (0.29ns)   --->   "%sh_amt_8 = select i1 %icmp_ln535_7, i12 %add_ln535_7, i12 %sub_ln535_7"   --->   Operation 1415 'select' 'sh_amt_8' <Predicate = (!icmp_ln506)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%sext_ln535_7 = sext i12 %sh_amt_8"   --->   Operation 1416 'sext' 'sext_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln537_8 = trunc i54 %select_ln524_7"   --->   Operation 1417 'trunc' 'trunc_ln537_8' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1418 [1/1] (0.62ns)   --->   "%icmp_ln539_7 = icmp_ult  i12 %sh_amt_8, i12"   --->   Operation 1418 'icmp' 'icmp_ln539_7' <Predicate = (!icmp_ln506)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1419 [1/1] (0.62ns)   --->   "%icmp_ln557_7 = icmp_ult  i12 %sh_amt_8, i12"   --->   Operation 1419 'icmp' 'icmp_ln557_7' <Predicate = (!icmp_ln506)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%trunc_ln540_19 = trunc i12 %sh_amt_8"   --->   Operation 1420 'trunc' 'trunc_ln540_19' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%zext_ln540_7 = zext i6 %trunc_ln540_19"   --->   Operation 1421 'zext' 'zext_ln540_7' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%ashr_ln540_7 = ashr i54 %select_ln524_7, i54 %zext_ln540_7"   --->   Operation 1422 'ashr' 'ashr_ln540_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%trunc_ln540_20 = trunc i54 %ashr_ln540_7"   --->   Operation 1423 'trunc' 'trunc_ln540_20' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%sext_ln535_7cast = trunc i32 %sext_ln535_7"   --->   Operation 1424 'trunc' 'sext_ln535_7cast' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_97 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_21)   --->   "%shl_ln558_7 = shl i24 %trunc_ln537_8, i24 %sext_ln535_7cast"   --->   Operation 1425 'shl' 'shl_ln558_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1426 [1/1] (0.12ns)   --->   "%or_ln536_7 = or i1 %icmp_ln525_7, i1 %icmp_ln536_7"   --->   Operation 1426 'or' 'or_ln536_7' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_7)   --->   "%xor_ln536_7 = xor i1 %or_ln536_7, i1"   --->   Operation 1427 'xor' 'xor_ln536_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1428 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_7 = and i1 %icmp_ln535_7, i1 %xor_ln536_7"   --->   Operation 1428 'and' 'and_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_7)   --->   "%or_ln535_7 = or i1 %or_ln536_7, i1 %icmp_ln535_7"   --->   Operation 1429 'or' 'or_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_7)   --->   "%xor_ln535_7 = xor i1 %or_ln535_7, i1"   --->   Operation 1430 'xor' 'xor_ln535_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1431 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_7 = and i1 %icmp_ln557_7, i1 %xor_ln535_7"   --->   Operation 1431 'and' 'and_ln557_7' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1432 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_21 = select i1 %and_ln557_7, i24 %shl_ln558_7, i24 %trunc_ln540_20"   --->   Operation 1432 'select' 'select_ln539_21' <Predicate = (!icmp_ln506)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 98 <SV = 37> <Delay = 2.12>
ST_98 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i10 %buf8_l_0" [kernel.cpp:506]   --->   Operation 1433 'zext' 'zext_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_98 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_24)   --->   "%and_ln536_7 = and i1 %icmp_ln536_7, i1 %xor_ln525_7"   --->   Operation 1434 'and' 'and_ln536_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_11)   --->   "%and_ln539_18 = and i1 %and_ln535_7, i1 %icmp_ln539_7"   --->   Operation 1435 'and' 'and_ln539_18' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_19)   --->   "%xor_ln539_7 = xor i1 %icmp_ln539_7, i1"   --->   Operation 1436 'xor' 'xor_ln539_7' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1437 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_19 = and i1 %and_ln535_7, i1 %xor_ln539_7"   --->   Operation 1437 'and' 'and_ln539_19' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_23)   --->   "%and_ln539_20 = and i1 %and_ln539_19, i1 %tmp_56"   --->   Operation 1438 'and' 'and_ln539_20' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_23)   --->   "%select_ln539_42 = select i1 %and_ln539_20, i24, i24"   --->   Operation 1439 'select' 'select_ln539_42' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1440 [1/1] (0.12ns)   --->   "%or_ln539_9 = or i1 %and_ln539_19, i1 %icmp_ln525_7"   --->   Operation 1440 'or' 'or_ln539_9' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_11)   --->   "%or_ln539_10 = or i1 %and_ln557_7, i1 %and_ln539_18"   --->   Operation 1441 'or' 'or_ln539_10' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_24)   --->   "%select_ln539_22 = select i1 %and_ln536_7, i24 %trunc_ln537_8, i24"   --->   Operation 1442 'select' 'select_ln539_22' <Predicate = (!icmp_ln506)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1443 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_23 = select i1 %or_ln539_9, i24 %select_ln539_42, i24 %select_ln539_21"   --->   Operation 1443 'select' 'select_ln539_23' <Predicate = (!icmp_ln506)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1444 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_11 = or i1 %or_ln539_9, i1 %or_ln539_10"   --->   Operation 1444 'or' 'or_ln539_11' <Predicate = (!icmp_ln506)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1445 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_24 = select i1 %or_ln539_11, i24 %select_ln539_23, i24 %select_ln539_22"   --->   Operation 1445 'select' 'select_ln539_24' <Predicate = (!icmp_ln506)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1446 [1/1] (0.00ns)   --->   "%buf8_V_addr = getelementptr i24 %buf8_V, i64, i64 %zext_ln506"   --->   Operation 1446 'getelementptr' 'buf8_V_addr' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_98 : Operation 1447 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_24, i10 %buf8_V_addr"   --->   Operation 1447 'store' 'store_ln158' <Predicate = (!icmp_ln506)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_98 : Operation 1448 [1/1] (0.00ns)   --->   "%br_ln506 = br void %.preheader23" [kernel.cpp:506]   --->   Operation 1448 'br' 'br_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.00>

State 99 <SV = 36> <Delay = 1.54>
ST_99 : Operation 1449 [1/1] (0.00ns)   --->   "%v251_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v251" [kernel.cpp:514]   --->   Operation 1449 'read' 'v251_read' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1450 [1/1] (0.00ns)   --->   "%bitcast_ln514 = bitcast i32 %v251_read" [kernel.cpp:514]   --->   Operation 1450 'bitcast' 'bitcast_ln514' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1451 [2/2] (1.54ns)   --->   "%d_assign_8 = fpext i32 %bitcast_ln514"   --->   Operation 1451 'fpext' 'd_assign_8' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1452 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v251_read, i32"   --->   Operation 1452 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 100 <SV = 37> <Delay = 1.54>
ST_100 : Operation 1453 [1/2] (1.54ns)   --->   "%d_assign_8 = fpext i32 %bitcast_ln514"   --->   Operation 1453 'fpext' 'd_assign_8' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1454 [1/1] (0.00ns)   --->   "%p_Val2_53 = bitcast i64 %d_assign_8"   --->   Operation 1454 'bitcast' 'p_Val2_53' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1455 [1/1] (0.00ns)   --->   "%trunc_ln511_9 = trunc i64 %p_Val2_53"   --->   Operation 1455 'trunc' 'trunc_ln511_9' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1456 [1/1] (0.00ns)   --->   "%p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_53, i32"   --->   Operation 1456 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>

State 101 <SV = 38> <Delay = 1.18>
ST_101 : Operation 1457 [1/1] (1.05ns)   --->   "%icmp_ln525_10 = icmp_eq  i63 %trunc_ln511_9, i63"   --->   Operation 1457 'icmp' 'icmp_ln525_10' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1458 [1/1] (0.27ns)   --->   "%select_ln542_5 = select i1 %tmp_61, i24, i24"   --->   Operation 1458 'select' 'select_ln542_5' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 1459 [1/1] (0.12ns)   --->   "%xor_ln525_10 = xor i1 %icmp_ln525_10, i1"   --->   Operation 1459 'xor' 'xor_ln525_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1460 [1/1] (0.60ns)   --->   "%br_ln511 = br void %.preheader21" [kernel.cpp:511]   --->   Operation 1460 'br' 'br_ln511' <Predicate = true> <Delay = 0.60>

State 102 <SV = 39> <Delay = 1.90>
ST_102 : Operation 1461 [1/1] (0.00ns)   --->   "%indvar_flatten34 = phi i22, void %.preheader22.preheader, i22 %add_ln511_1, void %ap_fixed_base.exit324238" [kernel.cpp:511]   --->   Operation 1461 'phi' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1462 [1/1] (0.00ns)   --->   "%buf9_l_0 = phi i12, void %.preheader22.preheader, i12 %select_ln511_1, void %ap_fixed_base.exit324238" [kernel.cpp:511]   --->   Operation 1462 'phi' 'buf9_l_0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1463 [1/1] (0.00ns)   --->   "%buf9_l_1 = phi i10, void %.preheader22.preheader, i10 %add_ln512, void %ap_fixed_base.exit324238" [kernel.cpp:512]   --->   Operation 1463 'phi' 'buf9_l_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1464 [1/1] (0.00ns)   --->   "%specpipeline_ln512 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:512]   --->   Operation 1464 'specpipeline' 'specpipeline_ln512' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1465 [1/1] (0.74ns)   --->   "%icmp_ln511 = icmp_eq  i22 %indvar_flatten34, i22" [kernel.cpp:511]   --->   Operation 1465 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1466 [1/1] (0.58ns)   --->   "%add_ln511_1 = add i22 %indvar_flatten34, i22" [kernel.cpp:511]   --->   Operation 1466 'add' 'add_ln511_1' <Predicate = true> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1467 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %.preheader22, void %.preheader20.preheader" [kernel.cpp:511]   --->   Operation 1467 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1468 [1/1] (0.52ns)   --->   "%add_ln511 = add i12, i12 %buf9_l_0" [kernel.cpp:511]   --->   Operation 1468 'add' 'add_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1469 [1/1] (0.60ns)   --->   "%icmp_ln512 = icmp_eq  i10 %buf9_l_1, i10" [kernel.cpp:512]   --->   Operation 1469 'icmp' 'icmp_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1470 [1/1] (0.30ns)   --->   "%select_ln511 = select i1 %icmp_ln512, i10, i10 %buf9_l_1" [kernel.cpp:511]   --->   Operation 1470 'select' 'select_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1471 [1/1] (0.29ns)   --->   "%select_ln511_1 = select i1 %icmp_ln512, i12 %add_ln511, i12 %buf9_l_0" [kernel.cpp:511]   --->   Operation 1471 'select' 'select_ln511_1' <Predicate = (!icmp_ln511)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1472 [16/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1472 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1473 [1/1] (0.54ns)   --->   "%add_ln512 = add i10 %select_ln511, i10" [kernel.cpp:512]   --->   Operation 1473 'add' 'add_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 40> <Delay = 1.00>
ST_103 : Operation 1474 [15/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1474 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln511 = zext i12 %select_ln511_1" [kernel.cpp:511]   --->   Operation 1475 'zext' 'zext_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_103 : Operation 1476 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln511 = mul i25, i25 %zext_ln511" [kernel.cpp:511]   --->   Operation 1476 'mul' 'mul_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 104 <SV = 41> <Delay = 1.00>
ST_104 : Operation 1477 [14/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1477 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1478 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln511 = mul i25, i25 %zext_ln511" [kernel.cpp:511]   --->   Operation 1478 'mul' 'mul_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 105 <SV = 42> <Delay = 1.00>
ST_105 : Operation 1479 [13/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1479 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1480 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln511 = mul i25, i25 %zext_ln511" [kernel.cpp:511]   --->   Operation 1480 'mul' 'mul_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 106 <SV = 43> <Delay = 1.00>
ST_106 : Operation 1481 [12/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1481 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1482 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln511 = mul i25, i25 %zext_ln511" [kernel.cpp:511]   --->   Operation 1482 'mul' 'mul_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i8 @_ssdm_op_PartSelect.i8.i25.i32.i32, i25 %mul_ln511, i32, i32"   --->   Operation 1483 'partselect' 'tmp_64' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_114_cast = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %tmp_64, i10"   --->   Operation 1484 'bitconcatenate' 'tmp_114_cast' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %mul_ln511, i32, i32"   --->   Operation 1485 'partselect' 'tmp_65' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %tmp_65, i8"   --->   Operation 1486 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln158_23 = zext i17 %tmp_66"   --->   Operation 1487 'zext' 'zext_ln158_23' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158_4 = sub i18 %tmp_114_cast, i18 %zext_ln158_23"   --->   Operation 1488 'sub' 'sub_ln158_4' <Predicate = (!icmp_ln511)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln158_24 = zext i10 %select_ln511"   --->   Operation 1489 'zext' 'zext_ln158_24' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_106 : Operation 1490 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln158_5 = add i18 %sub_ln158_4, i18 %zext_ln158_24"   --->   Operation 1490 'add' 'add_ln158_5' <Predicate = (!icmp_ln511)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 107 <SV = 44> <Delay = 1.00>
ST_107 : Operation 1491 [11/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1491 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 45> <Delay = 1.00>
ST_108 : Operation 1492 [10/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1492 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 46> <Delay = 1.00>
ST_109 : Operation 1493 [9/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1493 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 47> <Delay = 1.00>
ST_110 : Operation 1494 [8/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1494 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 48> <Delay = 1.00>
ST_111 : Operation 1495 [7/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1495 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 49> <Delay = 1.00>
ST_112 : Operation 1496 [6/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1496 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 50> <Delay = 1.00>
ST_113 : Operation 1497 [5/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1497 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 51> <Delay = 1.15>
ST_114 : Operation 1498 [4/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1498 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1499 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_53, i32, i32"   --->   Operation 1499 'partselect' 'p_Result_14' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_114 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln409_10 = zext i11 %p_Result_14"   --->   Operation 1500 'zext' 'zext_ln409_10' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_114 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln519_9 = trunc i64 %p_Val2_53"   --->   Operation 1501 'trunc' 'trunc_ln519_9' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_114 : Operation 1502 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_9"   --->   Operation 1502 'bitconcatenate' 'p_Result_15' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_114 : Operation 1503 [1/1] (0.00ns)   --->   "%zext_ln523_10 = zext i53 %p_Result_15"   --->   Operation 1503 'zext' 'zext_ln523_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_114 : Operation 1504 [1/1] (0.74ns)   --->   "%sub_ln409_10 = sub i54, i54 %zext_ln523_10"   --->   Operation 1504 'sub' 'sub_ln409_10' <Predicate = (!icmp_ln511 & p_Result_93 & !icmp_ln525_10)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1505 [1/1] (0.26ns)   --->   "%select_ln524_10 = select i1 %p_Result_93, i54 %sub_ln409_10, i54 %zext_ln523_10"   --->   Operation 1505 'select' 'select_ln524_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1506 [1/1] (0.52ns)   --->   "%F2_9 = sub i12, i12 %zext_ln409_10"   --->   Operation 1506 'sub' 'F2_9' <Predicate = (!icmp_ln511)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1507 [1/1] (0.62ns)   --->   "%icmp_ln535_10 = icmp_sgt  i12 %F2_9, i12"   --->   Operation 1507 'icmp' 'icmp_ln535_10' <Predicate = (!icmp_ln511)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1508 [1/1] (0.52ns)   --->   "%add_ln535_10 = add i12, i12 %F2_9"   --->   Operation 1508 'add' 'add_ln535_10' <Predicate = (!icmp_ln511)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1509 [1/1] (0.52ns)   --->   "%sub_ln535_10 = sub i12, i12 %F2_9"   --->   Operation 1509 'sub' 'sub_ln535_10' <Predicate = (!icmp_ln511)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1510 [1/1] (0.62ns)   --->   "%icmp_ln536_10 = icmp_eq  i12 %F2_9, i12"   --->   Operation 1510 'icmp' 'icmp_ln536_10' <Predicate = (!icmp_ln511)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln537_9 = trunc i54 %select_ln524_10"   --->   Operation 1511 'trunc' 'trunc_ln537_9' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>

State 115 <SV = 52> <Delay = 2.05>
ST_115 : Operation 1512 [3/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1512 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1513 [1/1] (0.29ns)   --->   "%sh_amt_9 = select i1 %icmp_ln535_10, i12 %add_ln535_10, i12 %sub_ln535_10"   --->   Operation 1513 'select' 'sh_amt_9' <Predicate = (!icmp_ln511)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1514 [1/1] (0.62ns)   --->   "%icmp_ln539_10 = icmp_ult  i12 %sh_amt_9, i12"   --->   Operation 1514 'icmp' 'icmp_ln539_10' <Predicate = (!icmp_ln511)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1515 [1/1] (0.62ns)   --->   "%icmp_ln557_10 = icmp_ult  i12 %sh_amt_9, i12"   --->   Operation 1515 'icmp' 'icmp_ln557_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_31)   --->   "%trunc_ln540_21 = trunc i12 %sh_amt_9"   --->   Operation 1516 'trunc' 'trunc_ln540_21' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_115 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_31)   --->   "%zext_ln540_10 = zext i6 %trunc_ln540_21"   --->   Operation 1517 'zext' 'zext_ln540_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_115 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_31)   --->   "%ashr_ln540_10 = ashr i54 %select_ln524_10, i54 %zext_ln540_10"   --->   Operation 1518 'ashr' 'ashr_ln540_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_31)   --->   "%trunc_ln540_22 = trunc i54 %ashr_ln540_10"   --->   Operation 1519 'trunc' 'trunc_ln540_22' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00>
ST_115 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_5)   --->   "%and_ln536_10 = and i1 %icmp_ln536_10, i1 %xor_ln525_10"   --->   Operation 1520 'and' 'and_ln536_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1521 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_5 = select i1 %and_ln536_10, i24 %trunc_ln537_9, i24"   --->   Operation 1521 'select' 'select_ln536_5' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1522 [1/1] (0.12ns)   --->   "%or_ln536_10 = or i1 %icmp_ln525_10, i1 %icmp_ln536_10"   --->   Operation 1522 'or' 'or_ln536_10' <Predicate = (!icmp_ln511)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_10)   --->   "%xor_ln536_10 = xor i1 %or_ln536_10, i1"   --->   Operation 1523 'xor' 'xor_ln536_10' <Predicate = (!icmp_ln511)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_10 = and i1 %icmp_ln535_10, i1 %xor_ln536_10"   --->   Operation 1524 'and' 'and_ln535_10' <Predicate = (!icmp_ln511)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_31)   --->   "%and_ln539_26 = and i1 %and_ln535_10, i1 %icmp_ln539_10"   --->   Operation 1525 'and' 'and_ln539_26' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1526 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_31 = select i1 %and_ln539_26, i24 %trunc_ln540_22, i24 %select_ln536_5"   --->   Operation 1526 'select' 'select_ln539_31' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_10)   --->   "%or_ln535_10 = or i1 %or_ln536_10, i1 %icmp_ln535_10"   --->   Operation 1527 'or' 'or_ln535_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_10)   --->   "%xor_ln535_10 = xor i1 %or_ln535_10, i1"   --->   Operation 1528 'xor' 'xor_ln535_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1529 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_10 = and i1 %icmp_ln557_10, i1 %xor_ln535_10"   --->   Operation 1529 'and' 'and_ln557_10' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 53> <Delay = 1.29>
ST_116 : Operation 1530 [2/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1530 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_13)   --->   "%sext_ln535_10 = sext i12 %sh_amt_9"   --->   Operation 1531 'sext' 'sext_ln535_10' <Predicate = (!icmp_ln511 & and_ln557_10 & !icmp_ln525_10)> <Delay = 0.00>
ST_116 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_13)   --->   "%sext_ln535_10cast = trunc i32 %sext_ln535_10"   --->   Operation 1532 'trunc' 'sext_ln535_10cast' <Predicate = (!icmp_ln511 & and_ln557_10 & !icmp_ln525_10)> <Delay = 0.00>
ST_116 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_13)   --->   "%shl_ln558_10 = shl i24 %trunc_ln537_9, i24 %sext_ln535_10cast"   --->   Operation 1533 'shl' 'shl_ln558_10' <Predicate = (!icmp_ln511 & and_ln557_10 & !icmp_ln525_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_13)   --->   "%select_ln557_5 = select i1 %and_ln557_10, i24 %shl_ln558_10, i24 %select_ln539_31"   --->   Operation 1534 'select' 'select_ln557_5' <Predicate = (!icmp_ln511 & !icmp_ln525_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1535 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_13 = select i1 %icmp_ln525_10, i24, i24 %select_ln557_5"   --->   Operation 1535 'select' 'select_ln525_13' <Predicate = (!icmp_ln511)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_32)   --->   "%xor_ln539_10 = xor i1 %icmp_ln539_10, i1"   --->   Operation 1536 'xor' 'xor_ln539_10' <Predicate = (!icmp_ln511)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_32)   --->   "%and_ln539_27 = and i1 %and_ln535_10, i1 %xor_ln539_10"   --->   Operation 1537 'and' 'and_ln539_27' <Predicate = (!icmp_ln511)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1538 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_32 = select i1 %and_ln539_27, i24 %select_ln542_5, i24 %select_ln525_13"   --->   Operation 1538 'select' 'select_ln539_32' <Predicate = (!icmp_ln511)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 117 <SV = 54> <Delay = 1.63>
ST_117 : Operation 1539 [1/1] (0.00ns)   --->   "%specloopname_ln511 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf9_buf9_l_0_l_buf9_l_1_str" [kernel.cpp:511]   --->   Operation 1539 'specloopname' 'specloopname_ln511' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1540 [1/1] (0.00ns)   --->   "%empty_1905 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1540 'speclooptripcount' 'empty_1905' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1541 [1/16] (1.00ns)   --->   "%urem_ln511 = urem i12 %select_ln511_1, i12" [kernel.cpp:511]   --->   Operation 1541 'urem' 'urem_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.00> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1542 [1/1] (0.00ns)   --->   "%trunc_ln511_11 = trunc i4 %urem_ln511" [kernel.cpp:511]   --->   Operation 1542 'trunc' 'trunc_ln511_11' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1543 [1/1] (0.00ns)   --->   "%specpipeline_ln512 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:512]   --->   Operation 1543 'specpipeline' 'specpipeline_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln158_25 = zext i18 %add_ln158_5"   --->   Operation 1544 'zext' 'zext_ln158_25' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1545 [1/1] (0.00ns)   --->   "%buf9_0_V_addr = getelementptr i24 %buf9_0_V, i64, i64 %zext_ln158_25"   --->   Operation 1545 'getelementptr' 'buf9_0_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1546 [1/1] (0.00ns)   --->   "%buf9_1_V_addr = getelementptr i24 %buf9_1_V, i64, i64 %zext_ln158_25"   --->   Operation 1546 'getelementptr' 'buf9_1_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1547 [1/1] (0.00ns)   --->   "%buf9_2_V_addr = getelementptr i24 %buf9_2_V, i64, i64 %zext_ln158_25"   --->   Operation 1547 'getelementptr' 'buf9_2_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1548 [1/1] (0.00ns)   --->   "%buf9_3_V_addr = getelementptr i24 %buf9_3_V, i64, i64 %zext_ln158_25"   --->   Operation 1548 'getelementptr' 'buf9_3_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1549 [1/1] (0.00ns)   --->   "%buf9_4_V_addr = getelementptr i24 %buf9_4_V, i64, i64 %zext_ln158_25"   --->   Operation 1549 'getelementptr' 'buf9_4_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1550 [1/1] (0.00ns)   --->   "%buf9_5_V_addr = getelementptr i24 %buf9_5_V, i64, i64 %zext_ln158_25"   --->   Operation 1550 'getelementptr' 'buf9_5_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1551 [1/1] (0.00ns)   --->   "%buf9_6_V_addr = getelementptr i24 %buf9_6_V, i64, i64 %zext_ln158_25"   --->   Operation 1551 'getelementptr' 'buf9_6_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1552 [1/1] (0.00ns)   --->   "%buf9_7_V_addr = getelementptr i24 %buf9_7_V, i64, i64 %zext_ln158_25"   --->   Operation 1552 'getelementptr' 'buf9_7_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1553 [1/1] (0.00ns)   --->   "%buf9_8_V_addr = getelementptr i24 %buf9_8_V, i64, i64 %zext_ln158_25"   --->   Operation 1553 'getelementptr' 'buf9_8_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1554 [1/1] (0.00ns)   --->   "%buf9_9_V_addr = getelementptr i24 %buf9_9_V, i64, i64 %zext_ln158_25"   --->   Operation 1554 'getelementptr' 'buf9_9_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1555 [1/1] (0.00ns)   --->   "%buf9_10_V_addr = getelementptr i24 %buf9_10_V, i64, i64 %zext_ln158_25"   --->   Operation 1555 'getelementptr' 'buf9_10_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1556 [1/1] (0.00ns)   --->   "%buf9_11_V_addr = getelementptr i24 %buf9_11_V, i64, i64 %zext_ln158_25"   --->   Operation 1556 'getelementptr' 'buf9_11_V_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_117 : Operation 1557 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln511_11, void %branch71, i4, void %branch60, i4, void %branch61, i4, void %branch62, i4, void %branch63, i4, void %branch64, i4, void %branch65, i4, void %branch66, i4, void %branch67, i4, void %branch68, i4, void %branch69, i4, void %branch70"   --->   Operation 1557 'switch' 'switch_ln158' <Predicate = (!icmp_ln511)> <Delay = 0.63>
ST_117 : Operation 1558 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_10_V_addr"   --->   Operation 1558 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1559 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1559 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 10)> <Delay = 0.00>
ST_117 : Operation 1560 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_9_V_addr"   --->   Operation 1560 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1561 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1561 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 9)> <Delay = 0.00>
ST_117 : Operation 1562 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_8_V_addr"   --->   Operation 1562 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1563 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1563 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 8)> <Delay = 0.00>
ST_117 : Operation 1564 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_7_V_addr"   --->   Operation 1564 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1565 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1565 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 7)> <Delay = 0.00>
ST_117 : Operation 1566 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_6_V_addr"   --->   Operation 1566 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1567 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1567 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 6)> <Delay = 0.00>
ST_117 : Operation 1568 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_5_V_addr"   --->   Operation 1568 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1569 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1569 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 5)> <Delay = 0.00>
ST_117 : Operation 1570 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_4_V_addr"   --->   Operation 1570 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1571 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1571 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 4)> <Delay = 0.00>
ST_117 : Operation 1572 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_3_V_addr"   --->   Operation 1572 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1573 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1573 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 3)> <Delay = 0.00>
ST_117 : Operation 1574 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_2_V_addr"   --->   Operation 1574 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1575 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1575 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 2)> <Delay = 0.00>
ST_117 : Operation 1576 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_1_V_addr"   --->   Operation 1576 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1577 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1577 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 1)> <Delay = 0.00>
ST_117 : Operation 1578 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_0_V_addr"   --->   Operation 1578 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1579 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1579 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 0)> <Delay = 0.00>
ST_117 : Operation 1580 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_32, i18 %buf9_11_V_addr"   --->   Operation 1580 'store' 'store_ln158' <Predicate = (trunc_ln511_11 == 15) | (trunc_ln511_11 == 14) | (trunc_ln511_11 == 13) | (trunc_ln511_11 == 12) | (trunc_ln511_11 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_117 : Operation 1581 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit324238"   --->   Operation 1581 'br' 'br_ln158' <Predicate = (trunc_ln511_11 == 15) | (trunc_ln511_11 == 14) | (trunc_ln511_11 == 13) | (trunc_ln511_11 == 12) | (trunc_ln511_11 == 11)> <Delay = 0.00>
ST_117 : Operation 1582 [1/1] (0.00ns)   --->   "%br_ln512 = br void %.preheader21" [kernel.cpp:512]   --->   Operation 1582 'br' 'br_ln512' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 118 <SV = 40> <Delay = 1.54>
ST_118 : Operation 1583 [1/1] (0.00ns)   --->   "%v252_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v252" [kernel.cpp:520]   --->   Operation 1583 'read' 'v252_read' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1584 [1/1] (0.00ns)   --->   "%bitcast_ln520 = bitcast i32 %v252_read" [kernel.cpp:520]   --->   Operation 1584 'bitcast' 'bitcast_ln520' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1585 [2/2] (1.54ns)   --->   "%d_assign_9 = fpext i32 %bitcast_ln520"   --->   Operation 1585 'fpext' 'd_assign_9' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v252_read, i32"   --->   Operation 1586 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>

State 119 <SV = 41> <Delay = 1.54>
ST_119 : Operation 1587 [1/2] (1.54ns)   --->   "%d_assign_9 = fpext i32 %bitcast_ln520"   --->   Operation 1587 'fpext' 'd_assign_9' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 1588 [1/1] (0.00ns)   --->   "%p_Val2_54 = bitcast i64 %d_assign_9"   --->   Operation 1588 'bitcast' 'p_Val2_54' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln511_10 = trunc i64 %p_Val2_54"   --->   Operation 1589 'trunc' 'trunc_ln511_10' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1590 [1/1] (0.00ns)   --->   "%p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_54, i32"   --->   Operation 1590 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>

State 120 <SV = 42> <Delay = 1.18>
ST_120 : Operation 1591 [1/1] (1.05ns)   --->   "%icmp_ln525_9 = icmp_eq  i63 %trunc_ln511_10, i63"   --->   Operation 1591 'icmp' 'icmp_ln525_9' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1592 [1/1] (0.12ns)   --->   "%xor_ln525_9 = xor i1 %icmp_ln525_9, i1"   --->   Operation 1592 'xor' 'xor_ln525_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1593 [1/1] (0.60ns)   --->   "%br_ln518 = br void %.preheader20" [kernel.cpp:518]   --->   Operation 1593 'br' 'br_ln518' <Predicate = true> <Delay = 0.60>

State 121 <SV = 43> <Delay = 1.15>
ST_121 : Operation 1594 [1/1] (0.00ns)   --->   "%buf10_l_0 = phi i12 %add_ln518, void %_ifconv249, i12, void %.preheader20.preheader" [kernel.cpp:518]   --->   Operation 1594 'phi' 'buf10_l_0' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1595 [1/1] (0.00ns)   --->   "%specloopname_ln518 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [kernel.cpp:518]   --->   Operation 1595 'specloopname' 'specloopname_ln518' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1596 [1/1] (0.00ns)   --->   "%specpipeline_ln518 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:518]   --->   Operation 1596 'specpipeline' 'specpipeline_ln518' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1597 [1/1] (0.62ns)   --->   "%icmp_ln518 = icmp_eq  i12 %buf10_l_0, i12" [kernel.cpp:518]   --->   Operation 1597 'icmp' 'icmp_ln518' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1598 [1/1] (0.00ns)   --->   "%empty_1906 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1598 'speclooptripcount' 'empty_1906' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1599 [1/1] (0.52ns)   --->   "%add_ln518 = add i12 %buf10_l_0, i12" [kernel.cpp:518]   --->   Operation 1599 'add' 'add_ln518' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1600 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518, void %_ifconv249, void %.preheader19.preheader" [kernel.cpp:518]   --->   Operation 1600 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1601 [1/1] (0.00ns)   --->   "%p_Result_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_54, i32, i32"   --->   Operation 1601 'partselect' 'p_Result_16' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_121 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln409_9 = zext i11 %p_Result_16"   --->   Operation 1602 'zext' 'zext_ln409_9' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_121 : Operation 1603 [1/1] (0.52ns)   --->   "%F2_10 = sub i12, i12 %zext_ln409_9"   --->   Operation 1603 'sub' 'F2_10' <Predicate = (!icmp_ln518)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1604 [1/1] (0.62ns)   --->   "%icmp_ln535_9 = icmp_sgt  i12 %F2_10, i12"   --->   Operation 1604 'icmp' 'icmp_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1605 [1/1] (0.52ns)   --->   "%add_ln535_9 = add i12, i12 %F2_10"   --->   Operation 1605 'add' 'add_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1606 [1/1] (0.52ns)   --->   "%sub_ln535_9 = sub i12, i12 %F2_10"   --->   Operation 1606 'sub' 'sub_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1607 [1/1] (0.62ns)   --->   "%icmp_ln536_9 = icmp_eq  i12 %F2_10, i12"   --->   Operation 1607 'icmp' 'icmp_ln536_9' <Predicate = (!icmp_ln518)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 44> <Delay = 2.17>
ST_122 : Operation 1608 [1/1] (0.00ns)   --->   "%trunc_ln519_10 = trunc i64 %p_Val2_54"   --->   Operation 1608 'trunc' 'trunc_ln519_10' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1609 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_10"   --->   Operation 1609 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln523_9 = zext i53 %p_Result_17"   --->   Operation 1610 'zext' 'zext_ln523_9' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1611 [1/1] (0.74ns)   --->   "%sub_ln409_9 = sub i54, i54 %zext_ln523_9"   --->   Operation 1611 'sub' 'sub_ln409_9' <Predicate = (!icmp_ln518 & p_Result_94)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1612 [1/1] (0.26ns)   --->   "%select_ln524_9 = select i1 %p_Result_94, i54 %sub_ln409_9, i54 %zext_ln523_9"   --->   Operation 1612 'select' 'select_ln524_9' <Predicate = (!icmp_ln518)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1613 [1/1] (0.29ns)   --->   "%sh_amt_10 = select i1 %icmp_ln535_9, i12 %add_ln535_9, i12 %sub_ln535_9"   --->   Operation 1613 'select' 'sh_amt_10' <Predicate = (!icmp_ln518)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%sext_ln535_9 = sext i12 %sh_amt_10"   --->   Operation 1614 'sext' 'sext_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln537_10 = trunc i54 %select_ln524_9"   --->   Operation 1615 'trunc' 'trunc_ln537_10' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1616 [1/1] (0.62ns)   --->   "%icmp_ln539_9 = icmp_ult  i12 %sh_amt_10, i12"   --->   Operation 1616 'icmp' 'icmp_ln539_9' <Predicate = (!icmp_ln518)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1617 [1/1] (0.62ns)   --->   "%icmp_ln557_9 = icmp_ult  i12 %sh_amt_10, i12"   --->   Operation 1617 'icmp' 'icmp_ln557_9' <Predicate = (!icmp_ln518)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%trunc_ln540_23 = trunc i12 %sh_amt_10"   --->   Operation 1618 'trunc' 'trunc_ln540_23' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%zext_ln540_9 = zext i6 %trunc_ln540_23"   --->   Operation 1619 'zext' 'zext_ln540_9' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%ashr_ln540_9 = ashr i54 %select_ln524_9, i54 %zext_ln540_9"   --->   Operation 1620 'ashr' 'ashr_ln540_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%trunc_ln540_24 = trunc i54 %ashr_ln540_9"   --->   Operation 1621 'trunc' 'trunc_ln540_24' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%sext_ln535_9cast = trunc i32 %sext_ln535_9"   --->   Operation 1622 'trunc' 'sext_ln535_9cast' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_122 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_27)   --->   "%shl_ln558_9 = shl i24 %trunc_ln537_10, i24 %sext_ln535_9cast"   --->   Operation 1623 'shl' 'shl_ln558_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1624 [1/1] (0.12ns)   --->   "%or_ln536_9 = or i1 %icmp_ln525_9, i1 %icmp_ln536_9"   --->   Operation 1624 'or' 'or_ln536_9' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_9)   --->   "%xor_ln536_9 = xor i1 %or_ln536_9, i1"   --->   Operation 1625 'xor' 'xor_ln536_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1626 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_9 = and i1 %icmp_ln535_9, i1 %xor_ln536_9"   --->   Operation 1626 'and' 'and_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_9)   --->   "%or_ln535_9 = or i1 %or_ln536_9, i1 %icmp_ln535_9"   --->   Operation 1627 'or' 'or_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_9)   --->   "%xor_ln535_9 = xor i1 %or_ln535_9, i1"   --->   Operation 1628 'xor' 'xor_ln535_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_9 = and i1 %icmp_ln557_9, i1 %xor_ln535_9"   --->   Operation 1629 'and' 'and_ln557_9' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1630 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_27 = select i1 %and_ln557_9, i24 %shl_ln558_9, i24 %trunc_ln540_24"   --->   Operation 1630 'select' 'select_ln539_27' <Predicate = (!icmp_ln518)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 123 <SV = 45> <Delay = 2.12>
ST_123 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i12 %buf10_l_0" [kernel.cpp:518]   --->   Operation 1631 'zext' 'zext_ln518' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_123 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_30)   --->   "%and_ln536_9 = and i1 %icmp_ln536_9, i1 %xor_ln525_9"   --->   Operation 1632 'and' 'and_ln536_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_14)   --->   "%and_ln539_23 = and i1 %and_ln535_9, i1 %icmp_ln539_9"   --->   Operation 1633 'and' 'and_ln539_23' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_24)   --->   "%xor_ln539_9 = xor i1 %icmp_ln539_9, i1"   --->   Operation 1634 'xor' 'xor_ln539_9' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1635 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_24 = and i1 %and_ln535_9, i1 %xor_ln539_9"   --->   Operation 1635 'and' 'and_ln539_24' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_29)   --->   "%and_ln539_25 = and i1 %and_ln539_24, i1 %tmp_63"   --->   Operation 1636 'and' 'and_ln539_25' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_29)   --->   "%select_ln539_43 = select i1 %and_ln539_25, i24, i24"   --->   Operation 1637 'select' 'select_ln539_43' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1638 [1/1] (0.12ns)   --->   "%or_ln539_12 = or i1 %and_ln539_24, i1 %icmp_ln525_9"   --->   Operation 1638 'or' 'or_ln539_12' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_14)   --->   "%or_ln539_13 = or i1 %and_ln557_9, i1 %and_ln539_23"   --->   Operation 1639 'or' 'or_ln539_13' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_30)   --->   "%select_ln539_28 = select i1 %and_ln536_9, i24 %trunc_ln537_10, i24"   --->   Operation 1640 'select' 'select_ln539_28' <Predicate = (!icmp_ln518)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1641 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_29 = select i1 %or_ln539_12, i24 %select_ln539_43, i24 %select_ln539_27"   --->   Operation 1641 'select' 'select_ln539_29' <Predicate = (!icmp_ln518)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1642 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_14 = or i1 %or_ln539_12, i1 %or_ln539_13"   --->   Operation 1642 'or' 'or_ln539_14' <Predicate = (!icmp_ln518)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1643 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_30 = select i1 %or_ln539_14, i24 %select_ln539_29, i24 %select_ln539_28"   --->   Operation 1643 'select' 'select_ln539_30' <Predicate = (!icmp_ln518)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 1644 [1/1] (0.00ns)   --->   "%buf10_V_addr = getelementptr i24 %buf10_V, i64, i64 %zext_ln518"   --->   Operation 1644 'getelementptr' 'buf10_V_addr' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_123 : Operation 1645 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_30, i12 %buf10_V_addr"   --->   Operation 1645 'store' 'store_ln158' <Predicate = (!icmp_ln518)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_123 : Operation 1646 [1/1] (0.00ns)   --->   "%br_ln518 = br void %.preheader20" [kernel.cpp:518]   --->   Operation 1646 'br' 'br_ln518' <Predicate = (!icmp_ln518)> <Delay = 0.00>

State 124 <SV = 44> <Delay = 1.54>
ST_124 : Operation 1647 [1/1] (0.00ns)   --->   "%v253_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v253" [kernel.cpp:526]   --->   Operation 1647 'read' 'v253_read' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1648 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i32 %v253_read" [kernel.cpp:526]   --->   Operation 1648 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1649 [2/2] (1.54ns)   --->   "%d_assign_10 = fpext i32 %bitcast_ln526"   --->   Operation 1649 'fpext' 'd_assign_10' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_124 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v253_read, i32"   --->   Operation 1650 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>

State 125 <SV = 45> <Delay = 1.54>
ST_125 : Operation 1651 [1/2] (1.54ns)   --->   "%d_assign_10 = fpext i32 %bitcast_ln526"   --->   Operation 1651 'fpext' 'd_assign_10' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_125 : Operation 1652 [1/1] (0.00ns)   --->   "%p_Val2_55 = bitcast i64 %d_assign_10"   --->   Operation 1652 'bitcast' 'p_Val2_55' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1653 [1/1] (0.00ns)   --->   "%trunc_ln511_12 = trunc i64 %p_Val2_55"   --->   Operation 1653 'trunc' 'trunc_ln511_12' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1654 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_55, i32"   --->   Operation 1654 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>

State 126 <SV = 46> <Delay = 1.18>
ST_126 : Operation 1655 [1/1] (1.05ns)   --->   "%icmp_ln525_12 = icmp_eq  i63 %trunc_ln511_12, i63"   --->   Operation 1655 'icmp' 'icmp_ln525_12' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1656 [1/1] (0.27ns)   --->   "%select_ln542_6 = select i1 %tmp_68, i24, i24"   --->   Operation 1656 'select' 'select_ln542_6' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 1657 [1/1] (0.12ns)   --->   "%xor_ln525_12 = xor i1 %icmp_ln525_12, i1"   --->   Operation 1657 'xor' 'xor_ln525_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1658 [1/1] (0.60ns)   --->   "%br_ln523 = br void %.preheader18" [kernel.cpp:523]   --->   Operation 1658 'br' 'br_ln523' <Predicate = true> <Delay = 0.60>

State 127 <SV = 47> <Delay = 1.84>
ST_127 : Operation 1659 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i22, void %.preheader19.preheader, i22 %add_ln523_1, void %ap_fixed_base.exit386253" [kernel.cpp:523]   --->   Operation 1659 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1660 [1/1] (0.00ns)   --->   "%buf11_l_0 = phi i10, void %.preheader19.preheader, i10 %select_ln523_1, void %ap_fixed_base.exit386253" [kernel.cpp:523]   --->   Operation 1660 'phi' 'buf11_l_0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1661 [1/1] (0.00ns)   --->   "%buf11_l_1 = phi i12, void %.preheader19.preheader, i12 %add_ln524, void %ap_fixed_base.exit386253" [kernel.cpp:524]   --->   Operation 1661 'phi' 'buf11_l_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1662 [1/1] (0.00ns)   --->   "%specpipeline_ln524 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:524]   --->   Operation 1662 'specpipeline' 'specpipeline_ln524' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1663 [1/1] (0.74ns)   --->   "%icmp_ln523 = icmp_eq  i22 %indvar_flatten41, i22" [kernel.cpp:523]   --->   Operation 1663 'icmp' 'icmp_ln523' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1664 [1/1] (0.58ns)   --->   "%add_ln523_1 = add i22 %indvar_flatten41, i22" [kernel.cpp:523]   --->   Operation 1664 'add' 'add_ln523_1' <Predicate = true> <Delay = 0.58> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1665 [1/1] (0.00ns)   --->   "%br_ln523 = br i1 %icmp_ln523, void %.preheader19, void %.preheader17.preheader" [kernel.cpp:523]   --->   Operation 1665 'br' 'br_ln523' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1666 [1/1] (0.54ns)   --->   "%add_ln523 = add i10, i10 %buf11_l_0" [kernel.cpp:523]   --->   Operation 1666 'add' 'add_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1667 [1/1] (0.62ns)   --->   "%icmp_ln524 = icmp_eq  i12 %buf11_l_1, i12" [kernel.cpp:524]   --->   Operation 1667 'icmp' 'icmp_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1668 [1/1] (0.29ns)   --->   "%select_ln523 = select i1 %icmp_ln524, i12, i12 %buf11_l_1" [kernel.cpp:523]   --->   Operation 1668 'select' 'select_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1669 [1/1] (0.30ns)   --->   "%select_ln523_1 = select i1 %icmp_ln524, i10 %add_ln523, i10 %buf11_l_0" [kernel.cpp:523]   --->   Operation 1669 'select' 'select_ln523_1' <Predicate = (!icmp_ln523)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1670 [14/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1670 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1671 [1/1] (0.52ns)   --->   "%add_ln524 = add i12 %select_ln523, i12" [kernel.cpp:524]   --->   Operation 1671 'add' 'add_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 48> <Delay = 0.91>
ST_128 : Operation 1672 [13/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1672 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln523_14 = zext i10 %select_ln523_1" [kernel.cpp:523]   --->   Operation 1673 'zext' 'zext_ln523_14' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_128 : Operation 1674 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln523 = mul i21, i21 %zext_ln523_14" [kernel.cpp:523]   --->   Operation 1674 'mul' 'mul_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 129 <SV = 49> <Delay = 0.91>
ST_129 : Operation 1675 [12/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1675 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1676 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln523 = mul i21, i21 %zext_ln523_14" [kernel.cpp:523]   --->   Operation 1676 'mul' 'mul_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 50> <Delay = 0.91>
ST_130 : Operation 1677 [11/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1677 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1678 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln523 = mul i21, i21 %zext_ln523_14" [kernel.cpp:523]   --->   Operation 1678 'mul' 'mul_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.53> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 51> <Delay = 0.91>
ST_131 : Operation 1679 [10/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1679 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1680 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln523 = mul i21, i21 %zext_ln523_14" [kernel.cpp:523]   --->   Operation 1680 'mul' 'mul_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.00> <Core = "DSP48">   --->   Core 1 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %mul_ln523, i32, i32"   --->   Operation 1681 'partselect' 'tmp_71' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_118_cast = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %tmp_71, i12"   --->   Operation 1682 'bitconcatenate' 'tmp_118_cast' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i7 @_ssdm_op_PartSelect.i7.i21.i32.i32, i21 %mul_ln523, i32, i32"   --->   Operation 1683 'partselect' 'tmp_72' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %tmp_72, i10"   --->   Operation 1684 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln158_26 = zext i17 %tmp_73"   --->   Operation 1685 'zext' 'zext_ln158_26' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158_5 = sub i18 %tmp_118_cast, i18 %zext_ln158_26"   --->   Operation 1686 'sub' 'sub_ln158_5' <Predicate = (!icmp_ln523)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln158_27 = zext i12 %select_ln523"   --->   Operation 1687 'zext' 'zext_ln158_27' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_131 : Operation 1688 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln158_6 = add i18 %sub_ln158_5, i18 %zext_ln158_27"   --->   Operation 1688 'add' 'add_ln158_6' <Predicate = (!icmp_ln523)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 52> <Delay = 0.91>
ST_132 : Operation 1689 [9/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1689 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 53> <Delay = 0.91>
ST_133 : Operation 1690 [8/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1690 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 54> <Delay = 0.91>
ST_134 : Operation 1691 [7/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1691 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 55> <Delay = 0.91>
ST_135 : Operation 1692 [6/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1692 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 56> <Delay = 0.91>
ST_136 : Operation 1693 [5/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1693 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 57> <Delay = 1.15>
ST_137 : Operation 1694 [4/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1694 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1695 [1/1] (0.00ns)   --->   "%p_Result_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_55, i32, i32"   --->   Operation 1695 'partselect' 'p_Result_18' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_137 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln409_12 = zext i11 %p_Result_18"   --->   Operation 1696 'zext' 'zext_ln409_12' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_137 : Operation 1697 [1/1] (0.00ns)   --->   "%trunc_ln519_11 = trunc i64 %p_Val2_55"   --->   Operation 1697 'trunc' 'trunc_ln519_11' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_137 : Operation 1698 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_11"   --->   Operation 1698 'bitconcatenate' 'p_Result_19' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_137 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln523_12 = zext i53 %p_Result_19"   --->   Operation 1699 'zext' 'zext_ln523_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_137 : Operation 1700 [1/1] (0.74ns)   --->   "%sub_ln409_12 = sub i54, i54 %zext_ln523_12"   --->   Operation 1700 'sub' 'sub_ln409_12' <Predicate = (!icmp_ln523 & p_Result_95 & !icmp_ln525_12)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1701 [1/1] (0.26ns)   --->   "%select_ln524_12 = select i1 %p_Result_95, i54 %sub_ln409_12, i54 %zext_ln523_12"   --->   Operation 1701 'select' 'select_ln524_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_137 : Operation 1702 [1/1] (0.52ns)   --->   "%F2_11 = sub i12, i12 %zext_ln409_12"   --->   Operation 1702 'sub' 'F2_11' <Predicate = (!icmp_ln523)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1703 [1/1] (0.62ns)   --->   "%icmp_ln535_13 = icmp_sgt  i12 %F2_11, i12"   --->   Operation 1703 'icmp' 'icmp_ln535_13' <Predicate = (!icmp_ln523)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1704 [1/1] (0.52ns)   --->   "%add_ln535_12 = add i12, i12 %F2_11"   --->   Operation 1704 'add' 'add_ln535_12' <Predicate = (!icmp_ln523)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1705 [1/1] (0.52ns)   --->   "%sub_ln535_12 = sub i12, i12 %F2_11"   --->   Operation 1705 'sub' 'sub_ln535_12' <Predicate = (!icmp_ln523)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1706 [1/1] (0.62ns)   --->   "%icmp_ln536_12 = icmp_eq  i12 %F2_11, i12"   --->   Operation 1706 'icmp' 'icmp_ln536_12' <Predicate = (!icmp_ln523)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln537_11 = trunc i54 %select_ln524_12"   --->   Operation 1707 'trunc' 'trunc_ln537_11' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>

State 138 <SV = 58> <Delay = 2.05>
ST_138 : Operation 1708 [3/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1708 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1709 [1/1] (0.29ns)   --->   "%sh_amt_11 = select i1 %icmp_ln535_13, i12 %add_ln535_12, i12 %sub_ln535_12"   --->   Operation 1709 'select' 'sh_amt_11' <Predicate = (!icmp_ln523)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1710 [1/1] (0.62ns)   --->   "%icmp_ln539_12 = icmp_ult  i12 %sh_amt_11, i12"   --->   Operation 1710 'icmp' 'icmp_ln539_12' <Predicate = (!icmp_ln523)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1711 [1/1] (0.62ns)   --->   "%icmp_ln557_12 = icmp_ult  i12 %sh_amt_11, i12"   --->   Operation 1711 'icmp' 'icmp_ln557_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_37)   --->   "%trunc_ln540_25 = trunc i12 %sh_amt_11"   --->   Operation 1712 'trunc' 'trunc_ln540_25' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_138 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_37)   --->   "%zext_ln540_12 = zext i6 %trunc_ln540_25"   --->   Operation 1713 'zext' 'zext_ln540_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_138 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_37)   --->   "%ashr_ln540_12 = ashr i54 %select_ln524_12, i54 %zext_ln540_12"   --->   Operation 1714 'ashr' 'ashr_ln540_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_37)   --->   "%trunc_ln540_26 = trunc i54 %ashr_ln540_12"   --->   Operation 1715 'trunc' 'trunc_ln540_26' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00>
ST_138 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node select_ln536_6)   --->   "%and_ln536_12 = and i1 %icmp_ln536_12, i1 %xor_ln525_12"   --->   Operation 1716 'and' 'and_ln536_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1717 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln536_6 = select i1 %and_ln536_12, i24 %trunc_ln537_11, i24"   --->   Operation 1717 'select' 'select_ln536_6' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1718 [1/1] (0.12ns)   --->   "%or_ln536_12 = or i1 %icmp_ln525_12, i1 %icmp_ln536_12"   --->   Operation 1718 'or' 'or_ln536_12' <Predicate = (!icmp_ln523)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_12)   --->   "%xor_ln536_12 = xor i1 %or_ln536_12, i1"   --->   Operation 1719 'xor' 'xor_ln536_12' <Predicate = (!icmp_ln523)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1720 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_12 = and i1 %icmp_ln535_13, i1 %xor_ln536_12"   --->   Operation 1720 'and' 'and_ln535_12' <Predicate = (!icmp_ln523)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_37)   --->   "%and_ln539_31 = and i1 %and_ln535_12, i1 %icmp_ln539_12"   --->   Operation 1721 'and' 'and_ln539_31' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1722 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_37 = select i1 %and_ln539_31, i24 %trunc_ln540_26, i24 %select_ln536_6"   --->   Operation 1722 'select' 'select_ln539_37' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_138 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_12)   --->   "%or_ln535_12 = or i1 %or_ln536_12, i1 %icmp_ln535_13"   --->   Operation 1723 'or' 'or_ln535_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_12)   --->   "%xor_ln535_12 = xor i1 %or_ln535_12, i1"   --->   Operation 1724 'xor' 'xor_ln535_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1725 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_12 = and i1 %icmp_ln557_12, i1 %xor_ln535_12"   --->   Operation 1725 'and' 'and_ln557_12' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 59> <Delay = 1.29>
ST_139 : Operation 1726 [2/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1726 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_14)   --->   "%sext_ln535_12 = sext i12 %sh_amt_11"   --->   Operation 1727 'sext' 'sext_ln535_12' <Predicate = (!icmp_ln523 & and_ln557_12 & !icmp_ln525_12)> <Delay = 0.00>
ST_139 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_14)   --->   "%sext_ln535_12cast = trunc i32 %sext_ln535_12"   --->   Operation 1728 'trunc' 'sext_ln535_12cast' <Predicate = (!icmp_ln523 & and_ln557_12 & !icmp_ln525_12)> <Delay = 0.00>
ST_139 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_14)   --->   "%shl_ln558_12 = shl i24 %trunc_ln537_11, i24 %sext_ln535_12cast"   --->   Operation 1729 'shl' 'shl_ln558_12' <Predicate = (!icmp_ln523 & and_ln557_12 & !icmp_ln525_12)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_14)   --->   "%select_ln557_6 = select i1 %and_ln557_12, i24 %shl_ln558_12, i24 %select_ln539_37"   --->   Operation 1730 'select' 'select_ln557_6' <Predicate = (!icmp_ln523 & !icmp_ln525_12)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1731 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_14 = select i1 %icmp_ln525_12, i24, i24 %select_ln557_6"   --->   Operation 1731 'select' 'select_ln525_14' <Predicate = (!icmp_ln523)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_38)   --->   "%xor_ln539_12 = xor i1 %icmp_ln539_12, i1"   --->   Operation 1732 'xor' 'xor_ln539_12' <Predicate = (!icmp_ln523)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_38)   --->   "%and_ln539_32 = and i1 %and_ln535_12, i1 %xor_ln539_12"   --->   Operation 1733 'and' 'and_ln539_32' <Predicate = (!icmp_ln523)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1734 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_38 = select i1 %and_ln539_32, i24 %select_ln542_6, i24 %select_ln525_14"   --->   Operation 1734 'select' 'select_ln539_38' <Predicate = (!icmp_ln523)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 140 <SV = 60> <Delay = 1.55>
ST_140 : Operation 1735 [1/1] (0.00ns)   --->   "%specloopname_ln523 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_buf11_buf11_l_0_l_buf11_l_1_str" [kernel.cpp:523]   --->   Operation 1735 'specloopname' 'specloopname_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1736 [1/1] (0.00ns)   --->   "%empty_1907 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1736 'speclooptripcount' 'empty_1907' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1737 [1/14] (0.91ns)   --->   "%urem_ln523 = urem i10 %select_ln523_1, i10" [kernel.cpp:523]   --->   Operation 1737 'urem' 'urem_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.91> <Core = "DivnS">   --->   Core 8 'DivnS' <Latency = 13> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1738 [1/1] (0.00ns)   --->   "%trunc_ln523 = trunc i4 %urem_ln523" [kernel.cpp:523]   --->   Operation 1738 'trunc' 'trunc_ln523' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1739 [1/1] (0.00ns)   --->   "%specpipeline_ln524 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:524]   --->   Operation 1739 'specpipeline' 'specpipeline_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln158_28 = zext i18 %add_ln158_6"   --->   Operation 1740 'zext' 'zext_ln158_28' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1741 [1/1] (0.00ns)   --->   "%buf11_0_V_addr = getelementptr i24 %buf11_0_V, i64, i64 %zext_ln158_28"   --->   Operation 1741 'getelementptr' 'buf11_0_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1742 [1/1] (0.00ns)   --->   "%buf11_1_V_addr = getelementptr i24 %buf11_1_V, i64, i64 %zext_ln158_28"   --->   Operation 1742 'getelementptr' 'buf11_1_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1743 [1/1] (0.00ns)   --->   "%buf11_2_V_addr = getelementptr i24 %buf11_2_V, i64, i64 %zext_ln158_28"   --->   Operation 1743 'getelementptr' 'buf11_2_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1744 [1/1] (0.00ns)   --->   "%buf11_3_V_addr = getelementptr i24 %buf11_3_V, i64, i64 %zext_ln158_28"   --->   Operation 1744 'getelementptr' 'buf11_3_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1745 [1/1] (0.00ns)   --->   "%buf11_4_V_addr = getelementptr i24 %buf11_4_V, i64, i64 %zext_ln158_28"   --->   Operation 1745 'getelementptr' 'buf11_4_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1746 [1/1] (0.00ns)   --->   "%buf11_5_V_addr = getelementptr i24 %buf11_5_V, i64, i64 %zext_ln158_28"   --->   Operation 1746 'getelementptr' 'buf11_5_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1747 [1/1] (0.00ns)   --->   "%buf11_6_V_addr = getelementptr i24 %buf11_6_V, i64, i64 %zext_ln158_28"   --->   Operation 1747 'getelementptr' 'buf11_6_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1748 [1/1] (0.00ns)   --->   "%buf11_7_V_addr = getelementptr i24 %buf11_7_V, i64, i64 %zext_ln158_28"   --->   Operation 1748 'getelementptr' 'buf11_7_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1749 [1/1] (0.00ns)   --->   "%buf11_8_V_addr = getelementptr i24 %buf11_8_V, i64, i64 %zext_ln158_28"   --->   Operation 1749 'getelementptr' 'buf11_8_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1750 [1/1] (0.00ns)   --->   "%buf11_9_V_addr = getelementptr i24 %buf11_9_V, i64, i64 %zext_ln158_28"   --->   Operation 1750 'getelementptr' 'buf11_9_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1751 [1/1] (0.00ns)   --->   "%buf11_10_V_addr = getelementptr i24 %buf11_10_V, i64, i64 %zext_ln158_28"   --->   Operation 1751 'getelementptr' 'buf11_10_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1752 [1/1] (0.00ns)   --->   "%buf11_11_V_addr = getelementptr i24 %buf11_11_V, i64, i64 %zext_ln158_28"   --->   Operation 1752 'getelementptr' 'buf11_11_V_addr' <Predicate = (!icmp_ln523)> <Delay = 0.00>
ST_140 : Operation 1753 [1/1] (0.63ns)   --->   "%switch_ln158 = switch i4 %trunc_ln523, void %branch83, i4, void %branch72, i4, void %branch73, i4, void %branch74, i4, void %branch75, i4, void %branch76, i4, void %branch77, i4, void %branch78, i4, void %branch79, i4, void %branch80, i4, void %branch81, i4, void %branch82"   --->   Operation 1753 'switch' 'switch_ln158' <Predicate = (!icmp_ln523)> <Delay = 0.63>
ST_140 : Operation 1754 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_10_V_addr"   --->   Operation 1754 'store' 'store_ln158' <Predicate = (trunc_ln523 == 10)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1755 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1755 'br' 'br_ln158' <Predicate = (trunc_ln523 == 10)> <Delay = 0.00>
ST_140 : Operation 1756 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_9_V_addr"   --->   Operation 1756 'store' 'store_ln158' <Predicate = (trunc_ln523 == 9)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1757 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1757 'br' 'br_ln158' <Predicate = (trunc_ln523 == 9)> <Delay = 0.00>
ST_140 : Operation 1758 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_8_V_addr"   --->   Operation 1758 'store' 'store_ln158' <Predicate = (trunc_ln523 == 8)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1759 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1759 'br' 'br_ln158' <Predicate = (trunc_ln523 == 8)> <Delay = 0.00>
ST_140 : Operation 1760 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_7_V_addr"   --->   Operation 1760 'store' 'store_ln158' <Predicate = (trunc_ln523 == 7)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1761 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1761 'br' 'br_ln158' <Predicate = (trunc_ln523 == 7)> <Delay = 0.00>
ST_140 : Operation 1762 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_6_V_addr"   --->   Operation 1762 'store' 'store_ln158' <Predicate = (trunc_ln523 == 6)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1763 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1763 'br' 'br_ln158' <Predicate = (trunc_ln523 == 6)> <Delay = 0.00>
ST_140 : Operation 1764 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_5_V_addr"   --->   Operation 1764 'store' 'store_ln158' <Predicate = (trunc_ln523 == 5)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1765 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1765 'br' 'br_ln158' <Predicate = (trunc_ln523 == 5)> <Delay = 0.00>
ST_140 : Operation 1766 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_4_V_addr"   --->   Operation 1766 'store' 'store_ln158' <Predicate = (trunc_ln523 == 4)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1767 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1767 'br' 'br_ln158' <Predicate = (trunc_ln523 == 4)> <Delay = 0.00>
ST_140 : Operation 1768 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_3_V_addr"   --->   Operation 1768 'store' 'store_ln158' <Predicate = (trunc_ln523 == 3)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1769 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1769 'br' 'br_ln158' <Predicate = (trunc_ln523 == 3)> <Delay = 0.00>
ST_140 : Operation 1770 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_2_V_addr"   --->   Operation 1770 'store' 'store_ln158' <Predicate = (trunc_ln523 == 2)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1771 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1771 'br' 'br_ln158' <Predicate = (trunc_ln523 == 2)> <Delay = 0.00>
ST_140 : Operation 1772 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_1_V_addr"   --->   Operation 1772 'store' 'store_ln158' <Predicate = (trunc_ln523 == 1)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1773 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1773 'br' 'br_ln158' <Predicate = (trunc_ln523 == 1)> <Delay = 0.00>
ST_140 : Operation 1774 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_0_V_addr"   --->   Operation 1774 'store' 'store_ln158' <Predicate = (trunc_ln523 == 0)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1775 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1775 'br' 'br_ln158' <Predicate = (trunc_ln523 == 0)> <Delay = 0.00>
ST_140 : Operation 1776 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_38, i18 %buf11_11_V_addr"   --->   Operation 1776 'store' 'store_ln158' <Predicate = (trunc_ln523 == 15) | (trunc_ln523 == 14) | (trunc_ln523 == 13) | (trunc_ln523 == 12) | (trunc_ln523 == 11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_140 : Operation 1777 [1/1] (0.00ns)   --->   "%br_ln158 = br void %ap_fixed_base.exit386253"   --->   Operation 1777 'br' 'br_ln158' <Predicate = (trunc_ln523 == 15) | (trunc_ln523 == 14) | (trunc_ln523 == 13) | (trunc_ln523 == 12) | (trunc_ln523 == 11)> <Delay = 0.00>
ST_140 : Operation 1778 [1/1] (0.00ns)   --->   "%br_ln524 = br void %.preheader18" [kernel.cpp:524]   --->   Operation 1778 'br' 'br_ln524' <Predicate = (!icmp_ln523)> <Delay = 0.00>

State 141 <SV = 48> <Delay = 1.54>
ST_141 : Operation 1779 [1/1] (0.00ns)   --->   "%v254_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v254" [kernel.cpp:532]   --->   Operation 1779 'read' 'v254_read' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1780 [1/1] (0.00ns)   --->   "%bitcast_ln532 = bitcast i32 %v254_read" [kernel.cpp:532]   --->   Operation 1780 'bitcast' 'bitcast_ln532' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1781 [2/2] (1.54ns)   --->   "%d_assign_11 = fpext i32 %bitcast_ln532"   --->   Operation 1781 'fpext' 'd_assign_11' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_141 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %v254_read, i32"   --->   Operation 1782 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 142 <SV = 49> <Delay = 1.54>
ST_142 : Operation 1783 [1/2] (1.54ns)   --->   "%d_assign_11 = fpext i32 %bitcast_ln532"   --->   Operation 1783 'fpext' 'd_assign_11' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_142 : Operation 1784 [1/1] (0.00ns)   --->   "%p_Val2_56 = bitcast i64 %d_assign_11"   --->   Operation 1784 'bitcast' 'p_Val2_56' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln511_13 = trunc i64 %p_Val2_56"   --->   Operation 1785 'trunc' 'trunc_ln511_13' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1786 [1/1] (0.00ns)   --->   "%p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_56, i32"   --->   Operation 1786 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>

State 143 <SV = 50> <Delay = 1.18>
ST_143 : Operation 1787 [1/1] (1.05ns)   --->   "%icmp_ln525_11 = icmp_eq  i63 %trunc_ln511_13, i63"   --->   Operation 1787 'icmp' 'icmp_ln525_11' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1788 [1/1] (0.12ns)   --->   "%xor_ln525_11 = xor i1 %icmp_ln525_11, i1"   --->   Operation 1788 'xor' 'xor_ln525_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1789 [1/1] (0.60ns)   --->   "%br_ln530 = br void %.preheader17" [kernel.cpp:530]   --->   Operation 1789 'br' 'br_ln530' <Predicate = true> <Delay = 0.60>

State 144 <SV = 51> <Delay = 1.15>
ST_144 : Operation 1790 [1/1] (0.00ns)   --->   "%buf12_l_0 = phi i10 %add_ln530, void %_ifconv299, i10, void %.preheader17.preheader" [kernel.cpp:530]   --->   Operation 1790 'phi' 'buf12_l_0' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1791 [1/1] (0.00ns)   --->   "%specloopname_ln530 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [kernel.cpp:530]   --->   Operation 1791 'specloopname' 'specloopname_ln530' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1792 [1/1] (0.00ns)   --->   "%specpipeline_ln530 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:530]   --->   Operation 1792 'specpipeline' 'specpipeline_ln530' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1793 [1/1] (0.60ns)   --->   "%icmp_ln530 = icmp_eq  i10 %buf12_l_0, i10" [kernel.cpp:530]   --->   Operation 1793 'icmp' 'icmp_ln530' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1794 [1/1] (0.00ns)   --->   "%empty_1908 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1794 'speclooptripcount' 'empty_1908' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1795 [1/1] (0.54ns)   --->   "%add_ln530 = add i10 %buf12_l_0, i10" [kernel.cpp:530]   --->   Operation 1795 'add' 'add_ln530' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1796 [1/1] (0.00ns)   --->   "%br_ln530 = br i1 %icmp_ln530, void %_ifconv299, void %.preheader16.preheader" [kernel.cpp:530]   --->   Operation 1796 'br' 'br_ln530' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1797 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_56, i32, i32"   --->   Operation 1797 'partselect' 'p_Result_20' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_144 : Operation 1798 [1/1] (0.00ns)   --->   "%zext_ln409_11 = zext i11 %p_Result_20"   --->   Operation 1798 'zext' 'zext_ln409_11' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_144 : Operation 1799 [1/1] (0.52ns)   --->   "%F2_12 = sub i12, i12 %zext_ln409_11"   --->   Operation 1799 'sub' 'F2_12' <Predicate = (!icmp_ln530)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1800 [1/1] (0.62ns)   --->   "%icmp_ln535_12 = icmp_sgt  i12 %F2_12, i12"   --->   Operation 1800 'icmp' 'icmp_ln535_12' <Predicate = (!icmp_ln530)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1801 [1/1] (0.52ns)   --->   "%add_ln535_11 = add i12, i12 %F2_12"   --->   Operation 1801 'add' 'add_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1802 [1/1] (0.52ns)   --->   "%sub_ln535_11 = sub i12, i12 %F2_12"   --->   Operation 1802 'sub' 'sub_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1803 [1/1] (0.62ns)   --->   "%icmp_ln536_11 = icmp_eq  i12 %F2_12, i12"   --->   Operation 1803 'icmp' 'icmp_ln536_11' <Predicate = (!icmp_ln530)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 52> <Delay = 2.17>
ST_145 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln519_12 = trunc i64 %p_Val2_56"   --->   Operation 1804 'trunc' 'trunc_ln519_12' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1805 [1/1] (0.00ns)   --->   "%p_Result_21 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_12"   --->   Operation 1805 'bitconcatenate' 'p_Result_21' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1806 [1/1] (0.00ns)   --->   "%zext_ln523_11 = zext i53 %p_Result_21"   --->   Operation 1806 'zext' 'zext_ln523_11' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1807 [1/1] (0.74ns)   --->   "%sub_ln409_11 = sub i54, i54 %zext_ln523_11"   --->   Operation 1807 'sub' 'sub_ln409_11' <Predicate = (!icmp_ln530 & p_Result_96)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1808 [1/1] (0.26ns)   --->   "%select_ln524_11 = select i1 %p_Result_96, i54 %sub_ln409_11, i54 %zext_ln523_11"   --->   Operation 1808 'select' 'select_ln524_11' <Predicate = (!icmp_ln530)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1809 [1/1] (0.29ns)   --->   "%sh_amt_12 = select i1 %icmp_ln535_12, i12 %add_ln535_11, i12 %sub_ln535_11"   --->   Operation 1809 'select' 'sh_amt_12' <Predicate = (!icmp_ln530)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%sext_ln535_11 = sext i12 %sh_amt_12"   --->   Operation 1810 'sext' 'sext_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln537_12 = trunc i54 %select_ln524_11"   --->   Operation 1811 'trunc' 'trunc_ln537_12' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1812 [1/1] (0.62ns)   --->   "%icmp_ln539_11 = icmp_ult  i12 %sh_amt_12, i12"   --->   Operation 1812 'icmp' 'icmp_ln539_11' <Predicate = (!icmp_ln530)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1813 [1/1] (0.62ns)   --->   "%icmp_ln557_11 = icmp_ult  i12 %sh_amt_12, i12"   --->   Operation 1813 'icmp' 'icmp_ln557_11' <Predicate = (!icmp_ln530)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%trunc_ln540_27 = trunc i12 %sh_amt_12"   --->   Operation 1814 'trunc' 'trunc_ln540_27' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%zext_ln540_11 = zext i6 %trunc_ln540_27"   --->   Operation 1815 'zext' 'zext_ln540_11' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%ashr_ln540_11 = ashr i54 %select_ln524_11, i54 %zext_ln540_11"   --->   Operation 1816 'ashr' 'ashr_ln540_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%trunc_ln540_28 = trunc i54 %ashr_ln540_11"   --->   Operation 1817 'trunc' 'trunc_ln540_28' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%sext_ln535_11cast = trunc i32 %sext_ln535_11"   --->   Operation 1818 'trunc' 'sext_ln535_11cast' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_145 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_33)   --->   "%shl_ln558_11 = shl i24 %trunc_ln537_12, i24 %sext_ln535_11cast"   --->   Operation 1819 'shl' 'shl_ln558_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1820 [1/1] (0.12ns)   --->   "%or_ln536_11 = or i1 %icmp_ln525_11, i1 %icmp_ln536_11"   --->   Operation 1820 'or' 'or_ln536_11' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_11)   --->   "%xor_ln536_11 = xor i1 %or_ln536_11, i1"   --->   Operation 1821 'xor' 'xor_ln536_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1822 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_11 = and i1 %icmp_ln535_12, i1 %xor_ln536_11"   --->   Operation 1822 'and' 'and_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1823 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_11)   --->   "%or_ln535_11 = or i1 %or_ln536_11, i1 %icmp_ln535_12"   --->   Operation 1823 'or' 'or_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node and_ln557_11)   --->   "%xor_ln535_11 = xor i1 %or_ln535_11, i1"   --->   Operation 1824 'xor' 'xor_ln535_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln557_11 = and i1 %icmp_ln557_11, i1 %xor_ln535_11"   --->   Operation 1825 'and' 'and_ln557_11' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1826 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln539_33 = select i1 %and_ln557_11, i24 %shl_ln558_11, i24 %trunc_ln540_28"   --->   Operation 1826 'select' 'select_ln539_33' <Predicate = (!icmp_ln530)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 146 <SV = 53> <Delay = 2.12>
ST_146 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln530 = zext i10 %buf12_l_0" [kernel.cpp:530]   --->   Operation 1827 'zext' 'zext_ln530' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_146 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_36)   --->   "%and_ln536_11 = and i1 %icmp_ln536_11, i1 %xor_ln525_11"   --->   Operation 1828 'and' 'and_ln536_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_17)   --->   "%and_ln539_28 = and i1 %and_ln535_11, i1 %icmp_ln539_11"   --->   Operation 1829 'and' 'and_ln539_28' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln539_29)   --->   "%xor_ln539_11 = xor i1 %icmp_ln539_11, i1"   --->   Operation 1830 'xor' 'xor_ln539_11' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1831 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln539_29 = and i1 %and_ln535_11, i1 %xor_ln539_11"   --->   Operation 1831 'and' 'and_ln539_29' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_35)   --->   "%and_ln539_30 = and i1 %and_ln539_29, i1 %tmp_70"   --->   Operation 1832 'and' 'and_ln539_30' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_35)   --->   "%select_ln539_44 = select i1 %and_ln539_30, i24, i24"   --->   Operation 1833 'select' 'select_ln539_44' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1834 [1/1] (0.12ns)   --->   "%or_ln539_15 = or i1 %and_ln539_29, i1 %icmp_ln525_11"   --->   Operation 1834 'or' 'or_ln539_15' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln539_17)   --->   "%or_ln539_16 = or i1 %and_ln557_11, i1 %and_ln539_28"   --->   Operation 1835 'or' 'or_ln539_16' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node select_ln539_36)   --->   "%select_ln539_34 = select i1 %and_ln536_11, i24 %trunc_ln537_12, i24"   --->   Operation 1836 'select' 'select_ln539_34' <Predicate = (!icmp_ln530)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1837 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_35 = select i1 %or_ln539_15, i24 %select_ln539_44, i24 %select_ln539_33"   --->   Operation 1837 'select' 'select_ln539_35' <Predicate = (!icmp_ln530)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1838 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln539_17 = or i1 %or_ln539_15, i1 %or_ln539_16"   --->   Operation 1838 'or' 'or_ln539_17' <Predicate = (!icmp_ln530)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1839 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln539_36 = select i1 %or_ln539_17, i24 %select_ln539_35, i24 %select_ln539_34"   --->   Operation 1839 'select' 'select_ln539_36' <Predicate = (!icmp_ln530)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1840 [1/1] (0.00ns)   --->   "%buf12_V_addr = getelementptr i24 %buf12_V, i64, i64 %zext_ln530"   --->   Operation 1840 'getelementptr' 'buf12_V_addr' <Predicate = (!icmp_ln530)> <Delay = 0.00>
ST_146 : Operation 1841 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln539_36, i10 %buf12_V_addr"   --->   Operation 1841 'store' 'store_ln158' <Predicate = (!icmp_ln530)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_146 : Operation 1842 [1/1] (0.00ns)   --->   "%br_ln530 = br void %.preheader17" [kernel.cpp:530]   --->   Operation 1842 'br' 'br_ln530' <Predicate = (!icmp_ln530)> <Delay = 0.00>

State 147 <SV = 52> <Delay = 0.60>
ST_147 : Operation 1843 [1/1] (0.00ns)   --->   "%v255_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v255" [kernel.cpp:537]   --->   Operation 1843 'read' 'v255_read' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1844 [1/1] (0.00ns)   --->   "%v308 = bitcast i32 %v255_read" [kernel.cpp:537]   --->   Operation 1844 'bitcast' 'v308' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1845 [1/1] (0.60ns)   --->   "%br_ln535 = br void %.preheader16" [kernel.cpp:535]   --->   Operation 1845 'br' 'br_ln535' <Predicate = true> <Delay = 0.60>

State 148 <SV = 53> <Delay = 1.15>
ST_148 : Operation 1846 [1/1] (0.00ns)   --->   "%buf13_l_0 = phi i10 %add_ln535_13, void, i10, void %.preheader16.preheader" [kernel.cpp:535]   --->   Operation 1846 'phi' 'buf13_l_0' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1847 [1/1] (0.00ns)   --->   "%specloopname_ln535 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:535]   --->   Operation 1847 'specloopname' 'specloopname_ln535' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1848 [1/1] (0.00ns)   --->   "%specpipeline_ln535 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:535]   --->   Operation 1848 'specpipeline' 'specpipeline_ln535' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1849 [1/1] (0.60ns)   --->   "%icmp_ln535_11 = icmp_eq  i10 %buf13_l_0, i10" [kernel.cpp:535]   --->   Operation 1849 'icmp' 'icmp_ln535_11' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1850 [1/1] (0.00ns)   --->   "%empty_1909 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1850 'speclooptripcount' 'empty_1909' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1851 [1/1] (0.54ns)   --->   "%add_ln535_13 = add i10 %buf13_l_0, i10" [kernel.cpp:535]   --->   Operation 1851 'add' 'add_ln535_13' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1852 [1/1] (0.00ns)   --->   "%br_ln535 = br i1 %icmp_ln535_11, void, void %.preheader15.preheader" [kernel.cpp:535]   --->   Operation 1852 'br' 'br_ln535' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln535 = zext i10 %buf13_l_0" [kernel.cpp:535]   --->   Operation 1853 'zext' 'zext_ln535' <Predicate = (!icmp_ln535_11)> <Delay = 0.00>
ST_148 : Operation 1854 [1/1] (0.00ns)   --->   "%buf13_addr = getelementptr i32 %buf13, i64, i64 %zext_ln535" [kernel.cpp:538]   --->   Operation 1854 'getelementptr' 'buf13_addr' <Predicate = (!icmp_ln535_11)> <Delay = 0.00>
ST_148 : Operation 1855 [1/1] (1.15ns)   --->   "%store_ln538 = store i32 %v308, i10 %buf13_addr" [kernel.cpp:538]   --->   Operation 1855 'store' 'store_ln538' <Predicate = (!icmp_ln535_11)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_148 : Operation 1856 [1/1] (0.00ns)   --->   "%br_ln535 = br void %.preheader16" [kernel.cpp:535]   --->   Operation 1856 'br' 'br_ln535' <Predicate = (!icmp_ln535_11)> <Delay = 0.00>

State 149 <SV = 54> <Delay = 0.60>
ST_149 : Operation 1857 [1/1] (0.00ns)   --->   "%v256_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v256" [kernel.cpp:542]   --->   Operation 1857 'read' 'v256_read' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1858 [1/1] (0.00ns)   --->   "%v311 = bitcast i32 %v256_read" [kernel.cpp:542]   --->   Operation 1858 'bitcast' 'v311' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1859 [1/1] (0.60ns)   --->   "%br_ln540 = br void %.preheader15" [kernel.cpp:540]   --->   Operation 1859 'br' 'br_ln540' <Predicate = true> <Delay = 0.60>

State 150 <SV = 55> <Delay = 1.15>
ST_150 : Operation 1860 [1/1] (0.00ns)   --->   "%buf14_l_0 = phi i10 %add_ln540, void, i10, void %.preheader15.preheader" [kernel.cpp:540]   --->   Operation 1860 'phi' 'buf14_l_0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1861 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [kernel.cpp:540]   --->   Operation 1861 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1862 [1/1] (0.00ns)   --->   "%specpipeline_ln540 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:540]   --->   Operation 1862 'specpipeline' 'specpipeline_ln540' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1863 [1/1] (0.60ns)   --->   "%icmp_ln540 = icmp_eq  i10 %buf14_l_0, i10" [kernel.cpp:540]   --->   Operation 1863 'icmp' 'icmp_ln540' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1864 [1/1] (0.00ns)   --->   "%empty_1910 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1864 'speclooptripcount' 'empty_1910' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1865 [1/1] (0.54ns)   --->   "%add_ln540 = add i10 %buf14_l_0, i10" [kernel.cpp:540]   --->   Operation 1865 'add' 'add_ln540' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1866 [1/1] (0.00ns)   --->   "%br_ln540 = br i1 %icmp_ln540, void, void %.preheader14.preheader" [kernel.cpp:540]   --->   Operation 1866 'br' 'br_ln540' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln540_13 = zext i10 %buf14_l_0" [kernel.cpp:540]   --->   Operation 1867 'zext' 'zext_ln540_13' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_150 : Operation 1868 [1/1] (0.00ns)   --->   "%buf14_addr = getelementptr i32 %buf14, i64, i64 %zext_ln540_13" [kernel.cpp:543]   --->   Operation 1868 'getelementptr' 'buf14_addr' <Predicate = (!icmp_ln540)> <Delay = 0.00>
ST_150 : Operation 1869 [1/1] (1.15ns)   --->   "%store_ln543 = store i32 %v311, i10 %buf14_addr" [kernel.cpp:543]   --->   Operation 1869 'store' 'store_ln543' <Predicate = (!icmp_ln540)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_150 : Operation 1870 [1/1] (0.00ns)   --->   "%br_ln540 = br void %.preheader15" [kernel.cpp:540]   --->   Operation 1870 'br' 'br_ln540' <Predicate = (!icmp_ln540)> <Delay = 0.00>

State 151 <SV = 56> <Delay = 0.60>
ST_151 : Operation 1871 [1/1] (0.00ns)   --->   "%v257_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v257" [kernel.cpp:547]   --->   Operation 1871 'read' 'v257_read' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1872 [1/1] (0.00ns)   --->   "%v314 = bitcast i32 %v257_read" [kernel.cpp:547]   --->   Operation 1872 'bitcast' 'v314' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1873 [1/1] (0.60ns)   --->   "%br_ln545 = br void %.preheader14" [kernel.cpp:545]   --->   Operation 1873 'br' 'br_ln545' <Predicate = true> <Delay = 0.60>

State 152 <SV = 57> <Delay = 1.15>
ST_152 : Operation 1874 [1/1] (0.00ns)   --->   "%buf15_l_0 = phi i10 %add_ln545, void, i10, void %.preheader14.preheader" [kernel.cpp:545]   --->   Operation 1874 'phi' 'buf15_l_0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1875 [1/1] (0.00ns)   --->   "%specloopname_ln545 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [kernel.cpp:545]   --->   Operation 1875 'specloopname' 'specloopname_ln545' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1876 [1/1] (0.00ns)   --->   "%specpipeline_ln545 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:545]   --->   Operation 1876 'specpipeline' 'specpipeline_ln545' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1877 [1/1] (0.60ns)   --->   "%icmp_ln545 = icmp_eq  i10 %buf15_l_0, i10" [kernel.cpp:545]   --->   Operation 1877 'icmp' 'icmp_ln545' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1878 [1/1] (0.00ns)   --->   "%empty_1911 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1878 'speclooptripcount' 'empty_1911' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1879 [1/1] (0.54ns)   --->   "%add_ln545 = add i10 %buf15_l_0, i10" [kernel.cpp:545]   --->   Operation 1879 'add' 'add_ln545' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1880 [1/1] (0.00ns)   --->   "%br_ln545 = br i1 %icmp_ln545, void, void %.preheader13.preheader" [kernel.cpp:545]   --->   Operation 1880 'br' 'br_ln545' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i10 %buf15_l_0" [kernel.cpp:545]   --->   Operation 1881 'zext' 'zext_ln545' <Predicate = (!icmp_ln545)> <Delay = 0.00>
ST_152 : Operation 1882 [1/1] (0.00ns)   --->   "%buf15_addr = getelementptr i32 %buf15, i64, i64 %zext_ln545" [kernel.cpp:548]   --->   Operation 1882 'getelementptr' 'buf15_addr' <Predicate = (!icmp_ln545)> <Delay = 0.00>
ST_152 : Operation 1883 [1/1] (1.15ns)   --->   "%store_ln548 = store i32 %v314, i10 %buf15_addr" [kernel.cpp:548]   --->   Operation 1883 'store' 'store_ln548' <Predicate = (!icmp_ln545)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_152 : Operation 1884 [1/1] (0.00ns)   --->   "%br_ln545 = br void %.preheader14" [kernel.cpp:545]   --->   Operation 1884 'br' 'br_ln545' <Predicate = (!icmp_ln545)> <Delay = 0.00>

State 153 <SV = 58> <Delay = 0.60>
ST_153 : Operation 1885 [1/1] (0.00ns)   --->   "%v258_read = read i32 @_ssdm_op_Read.ap_auto.i32P, i32 %v258" [kernel.cpp:552]   --->   Operation 1885 'read' 'v258_read' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1886 [1/1] (0.00ns)   --->   "%v317 = bitcast i32 %v258_read" [kernel.cpp:552]   --->   Operation 1886 'bitcast' 'v317' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1887 [1/1] (0.60ns)   --->   "%br_ln550 = br void %.preheader13" [kernel.cpp:550]   --->   Operation 1887 'br' 'br_ln550' <Predicate = true> <Delay = 0.60>

State 154 <SV = 59> <Delay = 1.15>
ST_154 : Operation 1888 [1/1] (0.00ns)   --->   "%buf16_l_0 = phi i10 %add_ln550, void, i10, void %.preheader13.preheader" [kernel.cpp:550]   --->   Operation 1888 'phi' 'buf16_l_0' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1889 [1/1] (0.00ns)   --->   "%specloopname_ln550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [kernel.cpp:550]   --->   Operation 1889 'specloopname' 'specloopname_ln550' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1890 [1/1] (0.00ns)   --->   "%specpipeline_ln550 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:550]   --->   Operation 1890 'specpipeline' 'specpipeline_ln550' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1891 [1/1] (0.60ns)   --->   "%icmp_ln550 = icmp_eq  i10 %buf16_l_0, i10" [kernel.cpp:550]   --->   Operation 1891 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1892 [1/1] (0.00ns)   --->   "%empty_1912 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1892 'speclooptripcount' 'empty_1912' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1893 [1/1] (0.54ns)   --->   "%add_ln550 = add i10 %buf16_l_0, i10" [kernel.cpp:550]   --->   Operation 1893 'add' 'add_ln550' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1894 [1/1] (0.00ns)   --->   "%br_ln550 = br i1 %icmp_ln550, void, void" [kernel.cpp:550]   --->   Operation 1894 'br' 'br_ln550' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln550 = zext i10 %buf16_l_0" [kernel.cpp:550]   --->   Operation 1895 'zext' 'zext_ln550' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_154 : Operation 1896 [1/1] (0.00ns)   --->   "%buf16_addr = getelementptr i32 %buf16, i64, i64 %zext_ln550" [kernel.cpp:553]   --->   Operation 1896 'getelementptr' 'buf16_addr' <Predicate = (!icmp_ln550)> <Delay = 0.00>
ST_154 : Operation 1897 [1/1] (1.15ns)   --->   "%store_ln553 = store i32 %v317, i10 %buf16_addr" [kernel.cpp:553]   --->   Operation 1897 'store' 'store_ln553' <Predicate = (!icmp_ln550)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_154 : Operation 1898 [1/1] (0.00ns)   --->   "%br_ln550 = br void %.preheader13" [kernel.cpp:550]   --->   Operation 1898 'br' 'br_ln550' <Predicate = (!icmp_ln550)> <Delay = 0.00>

State 155 <SV = 60> <Delay = 0.61>
ST_155 : Operation 1899 [2/2] (0.61ns)   --->   "%call_ln555 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf1_0_V, i24 %buf1_1_V, i24 %buf1_2_V, i24 %buf1_3_V, i24 %buf1_4_V, i24 %buf1_5_V, i24 %buf1_6_V, i24 %buf1_7_V, i24 %buf1_8_V, i24 %buf1_9_V, i24 %buf1_10_V, i24 %buf1_11_V, i24 %buf2_V, i24 %v318_V" [kernel.cpp:555]   --->   Operation 1899 'call' 'call_ln555' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 61> <Delay = 0.00>
ST_156 : Operation 1900 [1/2] (0.00ns)   --->   "%call_ln555 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf1_0_V, i24 %buf1_1_V, i24 %buf1_2_V, i24 %buf1_3_V, i24 %buf1_4_V, i24 %buf1_5_V, i24 %buf1_6_V, i24 %buf1_7_V, i24 %buf1_8_V, i24 %buf1_9_V, i24 %buf1_10_V, i24 %buf1_11_V, i24 %buf2_V, i24 %v318_V" [kernel.cpp:555]   --->   Operation 1900 'call' 'call_ln555' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 157 <SV = 62> <Delay = 0.61>
ST_157 : Operation 1901 [2/2] (0.61ns)   --->   "%call_ln556 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf3_0_V, i24 %buf3_1_V, i24 %buf3_2_V, i24 %buf3_3_V, i24 %buf3_4_V, i24 %buf3_5_V, i24 %buf3_6_V, i24 %buf3_7_V, i24 %buf3_8_V, i24 %buf3_9_V, i24 %buf3_10_V, i24 %buf3_11_V, i24 %buf4_V, i24 %v319_V, void %call_ln555, void %call_ln555" [kernel.cpp:556]   --->   Operation 1901 'call' 'call_ln556' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 158 <SV = 63> <Delay = 0.00>
ST_158 : Operation 1902 [1/2] (0.00ns)   --->   "%call_ln556 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf3_0_V, i24 %buf3_1_V, i24 %buf3_2_V, i24 %buf3_3_V, i24 %buf3_4_V, i24 %buf3_5_V, i24 %buf3_6_V, i24 %buf3_7_V, i24 %buf3_8_V, i24 %buf3_9_V, i24 %buf3_10_V, i24 %buf3_11_V, i24 %buf4_V, i24 %v319_V, void %call_ln555, void %call_ln555" [kernel.cpp:556]   --->   Operation 1902 'call' 'call_ln556' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 159 <SV = 64> <Delay = 0.61>
ST_159 : Operation 1903 [2/2] (0.61ns)   --->   "%call_ln557 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf5_0_V, i24 %buf5_1_V, i24 %buf5_2_V, i24 %buf5_3_V, i24 %buf5_4_V, i24 %buf5_5_V, i24 %buf5_6_V, i24 %buf5_7_V, i24 %buf5_8_V, i24 %buf5_9_V, i24 %buf5_10_V, i24 %buf5_11_V, i24 %buf6_V, i24 %v320_V, void %call_ln556, void %call_ln556" [kernel.cpp:557]   --->   Operation 1903 'call' 'call_ln557' <Predicate = true> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 160 <SV = 65> <Delay = 0.00>
ST_160 : Operation 1904 [1/2] (0.00ns)   --->   "%call_ln557 = call void @Linear_layer_qkv, i24 %buf0_0_V, i24 %buf0_1_V, i24 %buf0_2_V, i24 %buf0_3_V, i24 %buf0_4_V, i24 %buf0_5_V, i24 %buf0_6_V, i24 %buf0_7_V, i24 %buf0_8_V, i24 %buf0_9_V, i24 %buf0_10_V, i24 %buf0_11_V, i24 %buf5_0_V, i24 %buf5_1_V, i24 %buf5_2_V, i24 %buf5_3_V, i24 %buf5_4_V, i24 %buf5_5_V, i24 %buf5_6_V, i24 %buf5_7_V, i24 %buf5_8_V, i24 %buf5_9_V, i24 %buf5_10_V, i24 %buf5_11_V, i24 %buf6_V, i24 %v320_V, void %call_ln556, void %call_ln556" [kernel.cpp:557]   --->   Operation 1904 'call' 'call_ln557' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 161 <SV = 66> <Delay = 0.00>
ST_161 : Operation 1905 [2/2] (0.00ns)   --->   "%call_ln558 = call void @Self_attention, i24 %v318_V, i24 %v319_V, i24 %v320_V, i24 %v321_V, void %call_ln557, void %call_ln557" [kernel.cpp:558]   --->   Operation 1905 'call' 'call_ln558' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 67> <Delay = 0.00>
ST_162 : Operation 1906 [1/2] (0.00ns)   --->   "%call_ln558 = call void @Self_attention, i24 %v318_V, i24 %v319_V, i24 %v320_V, i24 %v321_V, void %call_ln557, void %call_ln557" [kernel.cpp:558]   --->   Operation 1906 'call' 'call_ln558' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 163 <SV = 68> <Delay = 0.00>
ST_163 : Operation 1907 [2/2] (0.00ns)   --->   "%call_ln559 = call void @Linear_layer_ds0, i24 %v321_V, i24 %buf7_0_V, i24 %buf7_1_V, i24 %buf7_2_V, i24 %buf7_3_V, i24 %buf7_4_V, i24 %buf7_5_V, i24 %buf7_6_V, i24 %buf7_7_V, i24 %buf7_8_V, i24 %buf7_9_V, i24 %buf7_10_V, i24 %buf7_11_V, i24 %buf8_V, i24 %v322, void %call_ln558, void %call_ln558" [kernel.cpp:559]   --->   Operation 1907 'call' 'call_ln559' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 164 <SV = 69> <Delay = 0.60>
ST_164 : Operation 1908 [1/2] (0.00ns)   --->   "%call_ln559 = call void @Linear_layer_ds0, i24 %v321_V, i24 %buf7_0_V, i24 %buf7_1_V, i24 %buf7_2_V, i24 %buf7_3_V, i24 %buf7_4_V, i24 %buf7_5_V, i24 %buf7_6_V, i24 %buf7_7_V, i24 %buf7_8_V, i24 %buf7_9_V, i24 %buf7_10_V, i24 %buf7_11_V, i24 %buf8_V, i24 %v322, void %call_ln558, void %call_ln558" [kernel.cpp:559]   --->   Operation 1908 'call' 'call_ln559' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_164 : Operation 1909 [1/1] (0.60ns)   --->   "%br_ln207 = br void %.preheader12" [kernel.cpp:207]   --->   Operation 1909 'br' 'br_ln207' <Predicate = true> <Delay = 0.60>

State 165 <SV = 70> <Delay = 1.45>
ST_165 : Operation 1910 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14, void, i14 %add_ln207_1, void %.preheader12.preheader" [kernel.cpp:207]   --->   Operation 1910 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1911 [1/1] (0.00ns)   --->   "%i7 = phi i4, void, i4 %select_ln207_1, void %.preheader12.preheader" [kernel.cpp:211]   --->   Operation 1911 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1912 [1/1] (0.00ns)   --->   "%j5 = phi i10, void, i10 %add_ln208, void %.preheader12.preheader" [kernel.cpp:208]   --->   Operation 1912 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1913 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:208]   --->   Operation 1913 'specpipeline' 'specpipeline_ln208' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1914 [1/1] (0.65ns)   --->   "%icmp_ln207 = icmp_eq  i14 %indvar_flatten48, i14" [kernel.cpp:207]   --->   Operation 1914 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1915 [1/1] (0.55ns)   --->   "%add_ln207_1 = add i14 %indvar_flatten48, i14" [kernel.cpp:207]   --->   Operation 1915 'add' 'add_ln207_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1916 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %.preheader12.preheader, void %Res_layer0.exit" [kernel.cpp:207]   --->   Operation 1916 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1917 [1/1] (0.33ns)   --->   "%add_ln207 = add i4, i4 %i7" [kernel.cpp:207]   --->   Operation 1917 'add' 'add_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1918 [1/1] (0.60ns)   --->   "%icmp_ln208 = icmp_eq  i10 %j5, i10" [kernel.cpp:208]   --->   Operation 1918 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1919 [1/1] (0.30ns)   --->   "%select_ln207 = select i1 %icmp_ln208, i10, i10 %j5" [kernel.cpp:207]   --->   Operation 1919 'select' 'select_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1920 [1/1] (0.35ns)   --->   "%select_ln207_1 = select i1 %icmp_ln208, i4 %add_ln207, i4 %i7" [kernel.cpp:207]   --->   Operation 1920 'select' 'select_ln207_1' <Predicate = (!icmp_ln207)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1921 [1/1] (0.54ns)   --->   "%add_ln208 = add i10, i10 %select_ln207" [kernel.cpp:208]   --->   Operation 1921 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 71> <Delay = 1.87>
ST_166 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln207_1, i10" [kernel.cpp:210]   --->   Operation 1922 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln207_1, i8" [kernel.cpp:210]   --->   Operation 1923 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i12 %tmp_53" [kernel.cpp:210]   --->   Operation 1924 'zext' 'zext_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln210 = sub i14 %tmp_s, i14 %zext_ln210" [kernel.cpp:210]   --->   Operation 1925 'sub' 'sub_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i10 %select_ln207" [kernel.cpp:208]   --->   Operation 1926 'zext' 'zext_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i10 %select_ln207" [kernel.cpp:210]   --->   Operation 1927 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1928 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln210 = add i14 %sub_ln210, i14 %zext_ln210_1" [kernel.cpp:210]   --->   Operation 1928 'add' 'add_ln210' <Predicate = (!icmp_ln207)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i14 %add_ln210" [kernel.cpp:210]   --->   Operation 1929 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1930 [1/1] (0.00ns)   --->   "%v322_addr = getelementptr i24 %v322, i64, i64 %zext_ln210_2" [kernel.cpp:210]   --->   Operation 1930 'getelementptr' 'v322_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1931 [2/2] (1.15ns)   --->   "%v322_load = load i14 %v322_addr" [kernel.cpp:210]   --->   Operation 1931 'load' 'v322_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1932 [1/1] (0.00ns)   --->   "%buf0_0_V_addr_1 = getelementptr i24 %buf0_0_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1932 'getelementptr' 'buf0_0_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1933 [2/2] (1.15ns)   --->   "%buf0_0_V_load = load i10 %buf0_0_V_addr_1" [kernel.cpp:211]   --->   Operation 1933 'load' 'buf0_0_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1934 [1/1] (0.00ns)   --->   "%buf0_1_V_addr_1 = getelementptr i24 %buf0_1_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1934 'getelementptr' 'buf0_1_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1935 [2/2] (1.15ns)   --->   "%buf0_1_V_load = load i10 %buf0_1_V_addr_1" [kernel.cpp:211]   --->   Operation 1935 'load' 'buf0_1_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1936 [1/1] (0.00ns)   --->   "%buf0_2_V_addr_1 = getelementptr i24 %buf0_2_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1936 'getelementptr' 'buf0_2_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1937 [2/2] (1.15ns)   --->   "%buf0_2_V_load = load i10 %buf0_2_V_addr_1" [kernel.cpp:211]   --->   Operation 1937 'load' 'buf0_2_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1938 [1/1] (0.00ns)   --->   "%buf0_3_V_addr_1 = getelementptr i24 %buf0_3_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1938 'getelementptr' 'buf0_3_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1939 [2/2] (1.15ns)   --->   "%buf0_3_V_load = load i10 %buf0_3_V_addr_1" [kernel.cpp:211]   --->   Operation 1939 'load' 'buf0_3_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1940 [1/1] (0.00ns)   --->   "%buf0_4_V_addr_1 = getelementptr i24 %buf0_4_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1940 'getelementptr' 'buf0_4_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1941 [2/2] (1.15ns)   --->   "%buf0_4_V_load = load i10 %buf0_4_V_addr_1" [kernel.cpp:211]   --->   Operation 1941 'load' 'buf0_4_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1942 [1/1] (0.00ns)   --->   "%buf0_5_V_addr_1 = getelementptr i24 %buf0_5_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1942 'getelementptr' 'buf0_5_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1943 [2/2] (1.15ns)   --->   "%buf0_5_V_load = load i10 %buf0_5_V_addr_1" [kernel.cpp:211]   --->   Operation 1943 'load' 'buf0_5_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1944 [1/1] (0.00ns)   --->   "%buf0_6_V_addr_1 = getelementptr i24 %buf0_6_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1944 'getelementptr' 'buf0_6_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1945 [2/2] (1.15ns)   --->   "%buf0_6_V_load = load i10 %buf0_6_V_addr_1" [kernel.cpp:211]   --->   Operation 1945 'load' 'buf0_6_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1946 [1/1] (0.00ns)   --->   "%buf0_7_V_addr_1 = getelementptr i24 %buf0_7_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1946 'getelementptr' 'buf0_7_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1947 [2/2] (1.15ns)   --->   "%buf0_7_V_load = load i10 %buf0_7_V_addr_1" [kernel.cpp:211]   --->   Operation 1947 'load' 'buf0_7_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1948 [1/1] (0.00ns)   --->   "%buf0_8_V_addr_1 = getelementptr i24 %buf0_8_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1948 'getelementptr' 'buf0_8_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1949 [2/2] (1.15ns)   --->   "%buf0_8_V_load = load i10 %buf0_8_V_addr_1" [kernel.cpp:211]   --->   Operation 1949 'load' 'buf0_8_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1950 [1/1] (0.00ns)   --->   "%buf0_9_V_addr_1 = getelementptr i24 %buf0_9_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1950 'getelementptr' 'buf0_9_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1951 [2/2] (1.15ns)   --->   "%buf0_9_V_load = load i10 %buf0_9_V_addr_1" [kernel.cpp:211]   --->   Operation 1951 'load' 'buf0_9_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1952 [1/1] (0.00ns)   --->   "%buf0_10_V_addr_1 = getelementptr i24 %buf0_10_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1952 'getelementptr' 'buf0_10_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1953 [2/2] (1.15ns)   --->   "%buf0_10_V_load = load i10 %buf0_10_V_addr_1" [kernel.cpp:211]   --->   Operation 1953 'load' 'buf0_10_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_166 : Operation 1954 [1/1] (0.00ns)   --->   "%buf0_11_V_addr_1 = getelementptr i24 %buf0_11_V, i64, i64 %zext_ln208" [kernel.cpp:211]   --->   Operation 1954 'getelementptr' 'buf0_11_V_addr_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_166 : Operation 1955 [2/2] (1.15ns)   --->   "%buf0_11_V_load = load i10 %buf0_11_V_addr_1" [kernel.cpp:211]   --->   Operation 1955 'load' 'buf0_11_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 167 <SV = 72> <Delay = 2.38>
ST_167 : Operation 1956 [1/2] (1.15ns)   --->   "%v322_load = load i14 %v322_addr" [kernel.cpp:210]   --->   Operation 1956 'load' 'v322_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1957 [1/2] (1.15ns)   --->   "%buf0_0_V_load = load i10 %buf0_0_V_addr_1" [kernel.cpp:211]   --->   Operation 1957 'load' 'buf0_0_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1958 [1/2] (1.15ns)   --->   "%buf0_1_V_load = load i10 %buf0_1_V_addr_1" [kernel.cpp:211]   --->   Operation 1958 'load' 'buf0_1_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1959 [1/2] (1.15ns)   --->   "%buf0_2_V_load = load i10 %buf0_2_V_addr_1" [kernel.cpp:211]   --->   Operation 1959 'load' 'buf0_2_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1960 [1/2] (1.15ns)   --->   "%buf0_3_V_load = load i10 %buf0_3_V_addr_1" [kernel.cpp:211]   --->   Operation 1960 'load' 'buf0_3_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1961 [1/2] (1.15ns)   --->   "%buf0_4_V_load = load i10 %buf0_4_V_addr_1" [kernel.cpp:211]   --->   Operation 1961 'load' 'buf0_4_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1962 [1/2] (1.15ns)   --->   "%buf0_5_V_load = load i10 %buf0_5_V_addr_1" [kernel.cpp:211]   --->   Operation 1962 'load' 'buf0_5_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1963 [1/2] (1.15ns)   --->   "%buf0_6_V_load = load i10 %buf0_6_V_addr_1" [kernel.cpp:211]   --->   Operation 1963 'load' 'buf0_6_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1964 [1/2] (1.15ns)   --->   "%buf0_7_V_load = load i10 %buf0_7_V_addr_1" [kernel.cpp:211]   --->   Operation 1964 'load' 'buf0_7_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1965 [1/2] (1.15ns)   --->   "%buf0_8_V_load = load i10 %buf0_8_V_addr_1" [kernel.cpp:211]   --->   Operation 1965 'load' 'buf0_8_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1966 [1/2] (1.15ns)   --->   "%buf0_9_V_load = load i10 %buf0_9_V_addr_1" [kernel.cpp:211]   --->   Operation 1966 'load' 'buf0_9_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1967 [1/2] (1.15ns)   --->   "%buf0_10_V_load = load i10 %buf0_10_V_addr_1" [kernel.cpp:211]   --->   Operation 1967 'load' 'buf0_10_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1968 [1/2] (1.15ns)   --->   "%buf0_11_V_load = load i10 %buf0_11_V_addr_1" [kernel.cpp:211]   --->   Operation 1968 'load' 'buf0_11_V_load' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_167 : Operation 1969 [1/1] (0.61ns)   --->   "%tmp = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %buf0_0_V_load, i24 %buf0_1_V_load, i24 %buf0_2_V_load, i24 %buf0_3_V_load, i24 %buf0_4_V_load, i24 %buf0_5_V_load, i24 %buf0_6_V_load, i24 %buf0_7_V_load, i24 %buf0_8_V_load, i24 %buf0_9_V_load, i24 %buf0_10_V_load, i24 %buf0_11_V_load, i4 %select_ln207_1" [kernel.cpp:211]   --->   Operation 1969 'mux' 'tmp' <Predicate = (!icmp_ln207)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln657 = sext i24 %v322_load"   --->   Operation 1970 'sext' 'sext_ln657' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_167 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln657_2 = sext i24 %tmp"   --->   Operation 1971 'sext' 'sext_ln657_2' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_167 : Operation 1972 [1/1] (0.61ns)   --->   "%p_Val2_57 = add i25 %sext_ln657, i25 %sext_ln657_2"   --->   Operation 1972 'add' 'p_Val2_57' <Predicate = (!icmp_ln207)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1973 [1/1] (0.00ns)   --->   "%p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %p_Val2_57, i32"   --->   Operation 1973 'bitselect' 'p_Result_97' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 168 <SV = 73> <Delay = 1.81>
ST_168 : Operation 1974 [1/1] (0.77ns)   --->   "%icmp_ln889 = icmp_eq  i25 %p_Val2_57, i25"   --->   Operation 1974 'icmp' 'icmp_ln889' <Predicate = (!icmp_ln207)> <Delay = 0.77> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1975 [1/1] (0.62ns)   --->   "%sub_ln893 = sub i25, i25 %p_Val2_57"   --->   Operation 1975 'sub' 'sub_ln893' <Predicate = (!icmp_ln207 & p_Result_97)> <Delay = 0.62> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1976 [1/1] (0.35ns)   --->   "%m_19 = select i1 %p_Result_97, i25 %sub_ln893, i25 %p_Val2_57"   --->   Operation 1976 'select' 'm_19' <Predicate = (!icmp_ln207)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_168 : Operation 1977 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i25 @llvm.part.select.i25, i25 %m_19, i32, i32"   --->   Operation 1977 'partselect' 'p_Result_22' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_168 : Operation 1978 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7, i25 %p_Result_22"   --->   Operation 1978 'bitconcatenate' 'p_Result_23' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_168 : Operation 1979 [1/1] (0.84ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_23, i1"   --->   Operation 1979 'cttz' 'l' <Predicate = (!icmp_ln207)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 50 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %l"   --->   Operation 1980 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 169 <SV = 74> <Delay = 2.30>
ST_169 : Operation 1981 [1/1] (0.66ns)   --->   "%sub_ln898 = sub i32, i32 %l"   --->   Operation 1981 'sub' 'sub_ln898' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1982 [1/1] (0.00ns)   --->   "%trunc_ln898 = trunc i32 %sub_ln898"   --->   Operation 1982 'trunc' 'trunc_ln898' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1983 [1/1] (0.66ns)   --->   "%lsb_index = add i32, i32 %sub_ln898"   --->   Operation 1983 'add' 'lsb_index' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 1984 'partselect' 'tmp_75' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1985 [1/1] (0.84ns)   --->   "%icmp_ln900 = icmp_sgt  i31 %tmp_75, i31"   --->   Operation 1985 'icmp' 'icmp_ln900' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1986 [1/1] (0.00ns)   --->   "%trunc_ln901 = trunc i32 %sub_ln898"   --->   Operation 1986 'trunc' 'trunc_ln901' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1987 [1/1] (0.34ns)   --->   "%sub_ln901 = sub i5, i5 %trunc_ln901"   --->   Operation 1987 'sub' 'sub_ln901' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%zext_ln901 = zext i5 %sub_ln901"   --->   Operation 1988 'zext' 'zext_ln901' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%lshr_ln901 = lshr i25, i25 %zext_ln901"   --->   Operation 1989 'lshr' 'lshr_ln901' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901)   --->   "%p_Result_75 = and i25 %m_19, i25 %lshr_ln901"   --->   Operation 1990 'and' 'p_Result_75' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1991 [1/1] (0.77ns) (out node of the LUT)   --->   "%icmp_ln901 = icmp_ne  i25 %p_Result_75, i25"   --->   Operation 1991 'icmp' 'icmp_ln901' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.77> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i328)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 1992 'bitselect' 'tmp_76' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i328)   --->   "%xor_ln903 = xor i1 %tmp_76, i1"   --->   Operation 1993 'xor' 'xor_ln903' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i328)   --->   "%and_ln900 = and i1 %icmp_ln900, i1 %icmp_ln901"   --->   Operation 1994 'and' 'and_ln900' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1995 [1/1] (0.62ns)   --->   "%add_ln903 = add i25, i25 %trunc_ln898"   --->   Operation 1995 'add' 'add_ln903' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.62> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i328)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i25, i25 %m_19, i25 %add_ln903"   --->   Operation 1996 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_169 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i328)   --->   "%a = or i1 %and_ln900, i1 %p_Result_24"   --->   Operation 1997 'or' 'a' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1998 [1/1] (0.85ns)   --->   "%icmp_ln912 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 1998 'icmp' 'icmp_ln912' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1999 [1/1] (0.66ns)   --->   "%add_ln912 = add i32, i32 %sub_ln898"   --->   Operation 1999 'add' 'add_ln912' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2000 [1/1] (0.12ns) (out node of the LUT)   --->   "%tobool34_i_i_i328 = and i1 %a, i1 %xor_ln903"   --->   Operation 2000 'and' 'tobool34_i_i_i328' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 75> <Delay = 2.42>
ST_170 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln911 = zext i25 %m_19"   --->   Operation 2001 'zext' 'zext_ln911' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln913 = zext i32 %l"   --->   Operation 2002 'zext' 'zext_ln913' <Predicate = (!icmp_ln207 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln913 = shl i64 %zext_ln911, i64 %zext_ln913"   --->   Operation 2003 'shl' 'shl_ln913' <Predicate = (!icmp_ln207 & !icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln912 = zext i32 %add_ln912"   --->   Operation 2004 'zext' 'zext_ln912' <Predicate = (!icmp_ln207 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln912 = lshr i64 %zext_ln911, i64 %zext_ln912"   --->   Operation 2005 'lshr' 'lshr_ln912' <Predicate = (!icmp_ln207 & icmp_ln912 & !icmp_ln889)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = select i1 %icmp_ln912, i64 %lshr_ln912, i64 %shl_ln913"   --->   Operation 2006 'select' 'm' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln915 = zext i1 %tobool34_i_i_i328"   --->   Operation 2007 'zext' 'zext_ln915' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2008 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln915, i64 %m"   --->   Operation 2008 'add' 'm_8' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 1.05> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2009 [1/1] (0.00ns)   --->   "%m_20 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_8, i32, i32"   --->   Operation 2009 'partselect' 'm_20' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i63 %m_20"   --->   Operation 2010 'zext' 'zext_ln916' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2011 [1/1] (0.00ns)   --->   "%p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_8, i32"   --->   Operation 2011 'bitselect' 'p_Result_76' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2012 [1/1] (0.30ns)   --->   "%select_ln897 = select i1 %p_Result_76, i8, i8"   --->   Operation 2012 'select' 'select_ln897' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_170 : Operation 2013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918 = sub i8, i8 %trunc_ln897"   --->   Operation 2013 'sub' 'sub_ln918' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2014 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918 = add i8 %sub_ln918, i8 %select_ln897"   --->   Operation 2014 'add' 'add_ln918' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_97, i8 %add_ln918"   --->   Operation 2015 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2016 [1/1] (0.00ns)   --->   "%p_Result_98 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln916, i9 %tmp_2, i32, i32"   --->   Operation 2016 'partset' 'p_Result_98' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2017 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i64 %p_Result_98"   --->   Operation 2017 'trunc' 'trunc_ln692' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2018 [1/1] (0.00ns)   --->   "%bitcast_ln693 = bitcast i32 %trunc_ln692"   --->   Operation 2018 'bitcast' 'bitcast_ln693' <Predicate = (!icmp_ln207 & !icmp_ln889)> <Delay = 0.00>
ST_170 : Operation 2019 [1/1] (0.22ns)   --->   "%v136 = select i1 %icmp_ln889, i32, i32 %bitcast_ln693"   --->   Operation 2019 'select' 'v136' <Predicate = (!icmp_ln207)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 171 <SV = 76> <Delay = 1.15>
ST_171 : Operation 2020 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i7_l_j5_str" [kernel.cpp:207]   --->   Operation 2020 'specloopname' 'specloopname_ln207' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_171 : Operation 2021 [1/1] (0.00ns)   --->   "%empty_1913 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2021 'speclooptripcount' 'empty_1913' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_171 : Operation 2022 [1/1] (0.00ns)   --->   "%specpipeline_ln208 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:208]   --->   Operation 2022 'specpipeline' 'specpipeline_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_171 : Operation 2023 [1/1] (0.00ns)   --->   "%v323_addr = getelementptr i32 %v323, i64, i64 %zext_ln210_2" [kernel.cpp:216]   --->   Operation 2023 'getelementptr' 'v323_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_171 : Operation 2024 [1/1] (1.15ns)   --->   "%store_ln216 = store i32 %v136, i14 %v323_addr" [kernel.cpp:216]   --->   Operation 2024 'store' 'store_ln216' <Predicate = (!icmp_ln207)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_171 : Operation 2025 [1/1] (0.00ns)   --->   "%br_ln208 = br void %.preheader12" [kernel.cpp:208]   --->   Operation 2025 'br' 'br_ln208' <Predicate = (!icmp_ln207)> <Delay = 0.00>

State 172 <SV = 71> <Delay = 0.00>
ST_172 : Operation 2026 [2/2] (0.00ns)   --->   "%call_ln561 = call void @Layer_norm, i32 %v323, i32 %buf13, i32 %buf14, i24 %v324_V" [kernel.cpp:561]   --->   Operation 2026 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 173 <SV = 72> <Delay = 0.00>
ST_173 : Operation 2027 [1/2] (0.00ns)   --->   "%call_ln561 = call void @Layer_norm, i32 %v323, i32 %buf13, i32 %buf14, i24 %v324_V" [kernel.cpp:561]   --->   Operation 2027 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 174 <SV = 73> <Delay = 0.00>
ST_174 : Operation 2028 [2/2] (0.00ns)   --->   "%call_ln562 = call void @Linear_layer_ds1, i24 %v324_V, i24 %buf9_0_V, i24 %buf9_1_V, i24 %buf9_2_V, i24 %buf9_3_V, i24 %buf9_4_V, i24 %buf9_5_V, i24 %buf9_6_V, i24 %buf9_7_V, i24 %buf9_8_V, i24 %buf9_9_V, i24 %buf9_10_V, i24 %buf9_11_V, i24 %buf10_V, i32 %v325, void %call_ln561, void %call_ln561" [kernel.cpp:562]   --->   Operation 2028 'call' 'call_ln562' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 175 <SV = 74> <Delay = 0.60>
ST_175 : Operation 2029 [1/2] (0.00ns)   --->   "%call_ln562 = call void @Linear_layer_ds1, i24 %v324_V, i24 %buf9_0_V, i24 %buf9_1_V, i24 %buf9_2_V, i24 %buf9_3_V, i24 %buf9_4_V, i24 %buf9_5_V, i24 %buf9_6_V, i24 %buf9_7_V, i24 %buf9_8_V, i24 %buf9_9_V, i24 %buf9_10_V, i24 %buf9_11_V, i24 %buf10_V, i32 %v325, void %call_ln561, void %call_ln561" [kernel.cpp:562]   --->   Operation 2029 'call' 'call_ln562' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_175 : Operation 2030 [1/1] (0.60ns)   --->   "%br_ln326 = br void %.preheader11" [kernel.cpp:326]   --->   Operation 2030 'br' 'br_ln326' <Predicate = true> <Delay = 0.60>

State 176 <SV = 75> <Delay = 1.45>
ST_176 : Operation 2031 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i16, void %Res_layer0.exit, i16 %add_ln326_1, void %.preheader11.preheader" [kernel.cpp:326]   --->   Operation 2031 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2032 [1/1] (0.00ns)   --->   "%i13 = phi i4, void %Res_layer0.exit, i4 %select_ln326_1, void %.preheader11.preheader" [kernel.cpp:326]   --->   Operation 2032 'phi' 'i13' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2033 [1/1] (0.00ns)   --->   "%j10 = phi i12, void %Res_layer0.exit, i12 %add_ln327, void %.preheader11.preheader" [kernel.cpp:327]   --->   Operation 2033 'phi' 'j10' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2034 [1/1] (0.00ns)   --->   "%specpipeline_ln327 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:327]   --->   Operation 2034 'specpipeline' 'specpipeline_ln327' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2035 [1/1] (0.67ns)   --->   "%icmp_ln326 = icmp_eq  i16 %indvar_flatten55, i16" [kernel.cpp:326]   --->   Operation 2035 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2036 [1/1] (0.60ns)   --->   "%add_ln326_1 = add i16 %indvar_flatten55, i16" [kernel.cpp:326]   --->   Operation 2036 'add' 'add_ln326_1' <Predicate = true> <Delay = 0.60> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2037 [1/1] (0.00ns)   --->   "%br_ln326 = br i1 %icmp_ln326, void %.preheader11.preheader, void %Gelu_layer.exit" [kernel.cpp:326]   --->   Operation 2037 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2038 [1/1] (0.33ns)   --->   "%add_ln326 = add i4, i4 %i13" [kernel.cpp:326]   --->   Operation 2038 'add' 'add_ln326' <Predicate = (!icmp_ln326)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2039 [1/1] (0.62ns)   --->   "%icmp_ln327 = icmp_eq  i12 %j10, i12" [kernel.cpp:327]   --->   Operation 2039 'icmp' 'icmp_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2040 [1/1] (0.29ns)   --->   "%select_ln326 = select i1 %icmp_ln327, i12, i12 %j10" [kernel.cpp:326]   --->   Operation 2040 'select' 'select_ln326' <Predicate = (!icmp_ln326)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 2041 [1/1] (0.35ns)   --->   "%select_ln326_1 = select i1 %icmp_ln327, i4 %add_ln326, i4 %i13" [kernel.cpp:326]   --->   Operation 2041 'select' 'select_ln326_1' <Predicate = (!icmp_ln326)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 2042 [1/1] (0.52ns)   --->   "%add_ln327 = add i12, i12 %select_ln326" [kernel.cpp:327]   --->   Operation 2042 'add' 'add_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 76> <Delay = 1.83>
ST_177 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln326_1, i12" [kernel.cpp:329]   --->   Operation 2043 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln326_1, i10" [kernel.cpp:329]   --->   Operation 2044 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i14 %tmp_60" [kernel.cpp:329]   --->   Operation 2045 'zext' 'zext_ln329' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln329 = sub i16 %tmp_55, i16 %zext_ln329" [kernel.cpp:329]   --->   Operation 2046 'sub' 'sub_ln329' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2047 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i12 %select_ln326" [kernel.cpp:329]   --->   Operation 2047 'zext' 'zext_ln329_1' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2048 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln329 = add i16 %sub_ln329, i16 %zext_ln329_1" [kernel.cpp:329]   --->   Operation 2048 'add' 'add_ln329' <Predicate = (!icmp_ln326)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln329_2 = zext i16 %add_ln329" [kernel.cpp:329]   --->   Operation 2049 'zext' 'zext_ln329_2' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2050 [1/1] (0.00ns)   --->   "%v325_addr = getelementptr i32 %v325, i64, i64 %zext_ln329_2" [kernel.cpp:329]   --->   Operation 2050 'getelementptr' 'v325_addr' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_177 : Operation 2051 [2/2] (1.15ns)   --->   "%v206 = load i16 %v325_addr" [kernel.cpp:330]   --->   Operation 2051 'load' 'v206' <Predicate = (!icmp_ln326)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 178 <SV = 77> <Delay = 1.15>
ST_178 : Operation 2052 [1/2] (1.15ns)   --->   "%v206 = load i16 %v325_addr" [kernel.cpp:330]   --->   Operation 2052 'load' 'v206' <Predicate = (!icmp_ln326)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 179 <SV = 78> <Delay = 1.54>
ST_179 : Operation 2053 [2/2] (1.54ns)   --->   "%x_assign = fpext i32 %v206" [kernel.cpp:330]   --->   Operation 2053 'fpext' 'x_assign' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 180 <SV = 79> <Delay = 2.13>
ST_180 : Operation 2054 [1/2] (1.54ns)   --->   "%x_assign = fpext i32 %v206" [kernel.cpp:330]   --->   Operation 2054 'fpext' 'x_assign' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 2055 [85/85] (0.59ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2055 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 0.59> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 181 <SV = 80> <Delay = 2.42>
ST_181 : Operation 2056 [84/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2056 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 182 <SV = 81> <Delay = 2.42>
ST_182 : Operation 2057 [83/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2057 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 183 <SV = 82> <Delay = 2.42>
ST_183 : Operation 2058 [82/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2058 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 184 <SV = 83> <Delay = 2.42>
ST_184 : Operation 2059 [81/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2059 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 84> <Delay = 2.42>
ST_185 : Operation 2060 [80/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2060 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 186 <SV = 85> <Delay = 2.42>
ST_186 : Operation 2061 [79/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2061 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 187 <SV = 86> <Delay = 2.42>
ST_187 : Operation 2062 [78/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2062 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 188 <SV = 87> <Delay = 2.42>
ST_188 : Operation 2063 [77/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2063 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 88> <Delay = 2.42>
ST_189 : Operation 2064 [76/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2064 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 190 <SV = 89> <Delay = 2.42>
ST_190 : Operation 2065 [75/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2065 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 191 <SV = 90> <Delay = 2.42>
ST_191 : Operation 2066 [74/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2066 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 192 <SV = 91> <Delay = 2.42>
ST_192 : Operation 2067 [73/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2067 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 193 <SV = 92> <Delay = 2.42>
ST_193 : Operation 2068 [72/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2068 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 194 <SV = 93> <Delay = 2.42>
ST_194 : Operation 2069 [71/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2069 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 195 <SV = 94> <Delay = 2.42>
ST_195 : Operation 2070 [70/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2070 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 196 <SV = 95> <Delay = 2.42>
ST_196 : Operation 2071 [69/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2071 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 197 <SV = 96> <Delay = 2.42>
ST_197 : Operation 2072 [68/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2072 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 198 <SV = 97> <Delay = 2.42>
ST_198 : Operation 2073 [67/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2073 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 199 <SV = 98> <Delay = 2.42>
ST_199 : Operation 2074 [66/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2074 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 200 <SV = 99> <Delay = 2.42>
ST_200 : Operation 2075 [65/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2075 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 201 <SV = 100> <Delay = 2.42>
ST_201 : Operation 2076 [64/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2076 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 202 <SV = 101> <Delay = 2.42>
ST_202 : Operation 2077 [63/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2077 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 102> <Delay = 2.42>
ST_203 : Operation 2078 [62/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2078 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 103> <Delay = 2.42>
ST_204 : Operation 2079 [61/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2079 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 104> <Delay = 2.42>
ST_205 : Operation 2080 [60/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2080 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 105> <Delay = 2.42>
ST_206 : Operation 2081 [59/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2081 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 106> <Delay = 2.42>
ST_207 : Operation 2082 [58/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2082 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 107> <Delay = 2.42>
ST_208 : Operation 2083 [57/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2083 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 108> <Delay = 2.42>
ST_209 : Operation 2084 [56/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2084 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 210 <SV = 109> <Delay = 2.42>
ST_210 : Operation 2085 [55/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2085 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 211 <SV = 110> <Delay = 2.42>
ST_211 : Operation 2086 [54/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2086 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 212 <SV = 111> <Delay = 2.42>
ST_212 : Operation 2087 [53/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2087 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 213 <SV = 112> <Delay = 2.42>
ST_213 : Operation 2088 [52/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2088 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 214 <SV = 113> <Delay = 2.42>
ST_214 : Operation 2089 [51/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2089 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 215 <SV = 114> <Delay = 2.42>
ST_215 : Operation 2090 [50/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2090 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 216 <SV = 115> <Delay = 2.42>
ST_216 : Operation 2091 [49/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2091 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 217 <SV = 116> <Delay = 2.42>
ST_217 : Operation 2092 [48/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2092 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 218 <SV = 117> <Delay = 2.42>
ST_218 : Operation 2093 [47/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2093 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 219 <SV = 118> <Delay = 2.42>
ST_219 : Operation 2094 [46/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2094 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 220 <SV = 119> <Delay = 2.42>
ST_220 : Operation 2095 [45/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2095 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 221 <SV = 120> <Delay = 2.42>
ST_221 : Operation 2096 [44/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2096 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 222 <SV = 121> <Delay = 2.42>
ST_222 : Operation 2097 [43/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2097 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 223 <SV = 122> <Delay = 2.42>
ST_223 : Operation 2098 [42/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2098 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 224 <SV = 123> <Delay = 2.42>
ST_224 : Operation 2099 [41/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2099 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 225 <SV = 124> <Delay = 2.42>
ST_225 : Operation 2100 [40/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2100 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 226 <SV = 125> <Delay = 2.42>
ST_226 : Operation 2101 [39/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2101 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 227 <SV = 126> <Delay = 2.42>
ST_227 : Operation 2102 [38/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2102 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 228 <SV = 127> <Delay = 2.42>
ST_228 : Operation 2103 [37/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2103 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 229 <SV = 128> <Delay = 2.42>
ST_229 : Operation 2104 [36/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2104 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 230 <SV = 129> <Delay = 2.42>
ST_230 : Operation 2105 [35/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2105 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 231 <SV = 130> <Delay = 2.42>
ST_231 : Operation 2106 [34/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2106 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 232 <SV = 131> <Delay = 2.42>
ST_232 : Operation 2107 [33/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2107 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 233 <SV = 132> <Delay = 2.42>
ST_233 : Operation 2108 [32/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2108 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 234 <SV = 133> <Delay = 2.42>
ST_234 : Operation 2109 [31/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2109 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 235 <SV = 134> <Delay = 2.42>
ST_235 : Operation 2110 [30/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2110 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 236 <SV = 135> <Delay = 2.42>
ST_236 : Operation 2111 [29/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2111 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 237 <SV = 136> <Delay = 2.42>
ST_237 : Operation 2112 [28/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2112 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 238 <SV = 137> <Delay = 2.42>
ST_238 : Operation 2113 [27/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2113 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 239 <SV = 138> <Delay = 2.42>
ST_239 : Operation 2114 [26/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2114 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 240 <SV = 139> <Delay = 2.42>
ST_240 : Operation 2115 [25/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2115 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 241 <SV = 140> <Delay = 2.42>
ST_241 : Operation 2116 [24/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2116 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 242 <SV = 141> <Delay = 2.42>
ST_242 : Operation 2117 [23/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2117 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 243 <SV = 142> <Delay = 2.42>
ST_243 : Operation 2118 [22/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2118 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 244 <SV = 143> <Delay = 2.42>
ST_244 : Operation 2119 [21/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2119 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 144> <Delay = 2.42>
ST_245 : Operation 2120 [20/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2120 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 246 <SV = 145> <Delay = 2.42>
ST_246 : Operation 2121 [19/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2121 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 247 <SV = 146> <Delay = 2.42>
ST_247 : Operation 2122 [18/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2122 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 248 <SV = 147> <Delay = 2.42>
ST_248 : Operation 2123 [17/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2123 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 249 <SV = 148> <Delay = 2.42>
ST_249 : Operation 2124 [16/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2124 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 250 <SV = 149> <Delay = 2.42>
ST_250 : Operation 2125 [15/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2125 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 251 <SV = 150> <Delay = 2.42>
ST_251 : Operation 2126 [14/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2126 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 252 <SV = 151> <Delay = 2.42>
ST_252 : Operation 2127 [13/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2127 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 253 <SV = 152> <Delay = 2.42>
ST_253 : Operation 2128 [12/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2128 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 254 <SV = 153> <Delay = 2.42>
ST_254 : Operation 2129 [11/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2129 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 255 <SV = 154> <Delay = 2.42>
ST_255 : Operation 2130 [10/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2130 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 256 <SV = 155> <Delay = 2.42>
ST_256 : Operation 2131 [9/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2131 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 257 <SV = 156> <Delay = 2.42>
ST_257 : Operation 2132 [8/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2132 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 258 <SV = 157> <Delay = 2.42>
ST_258 : Operation 2133 [7/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2133 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 259 <SV = 158> <Delay = 2.42>
ST_259 : Operation 2134 [6/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2134 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 260 <SV = 159> <Delay = 2.42>
ST_260 : Operation 2135 [5/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2135 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 261 <SV = 160> <Delay = 2.42>
ST_261 : Operation 2136 [4/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2136 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 262 <SV = 161> <Delay = 2.42>
ST_262 : Operation 2137 [3/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2137 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 263 <SV = 162> <Delay = 2.42>
ST_263 : Operation 2138 [2/85] (2.42ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2138 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 264 <SV = 163> <Delay = 0.82>
ST_264 : Operation 2139 [1/85] (0.82ns)   --->   "%call_i_i_i = call i64 @pow_generic<double>, i64 %x_assign, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_double_0_5_64_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_121_12_ap_q_mode_5_ap_o_mode_3_0_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7]   --->   Operation 2139 'call' 'call_i_i_i' <Predicate = (!icmp_ln326)> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 265 <SV = 164> <Delay = 1.82>
ST_265 : Operation 2140 [2/2] (1.82ns)   --->   "%v208 = fptrunc i64 %call_i_i_i" [kernel.cpp:331]   --->   Operation 2140 'fptrunc' 'v208' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 266 <SV = 165> <Delay = 1.82>
ST_266 : Operation 2141 [1/2] (1.82ns)   --->   "%v208 = fptrunc i64 %call_i_i_i" [kernel.cpp:331]   --->   Operation 2141 'fptrunc' 'v208' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 267 <SV = 166> <Delay = 1.54>
ST_267 : Operation 2142 [2/2] (1.54ns)   --->   "%conv6_i = fpext i32 %v208" [kernel.cpp:332]   --->   Operation 2142 'fpext' 'conv6_i' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 268 <SV = 167> <Delay = 1.54>
ST_268 : Operation 2143 [1/2] (1.54ns)   --->   "%conv6_i = fpext i32 %v208" [kernel.cpp:332]   --->   Operation 2143 'fpext' 'conv6_i' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 269 <SV = 168> <Delay = 2.32>
ST_269 : Operation 2144 [8/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2144 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 169> <Delay = 2.32>
ST_270 : Operation 2145 [7/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2145 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 170> <Delay = 2.32>
ST_271 : Operation 2146 [6/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2146 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 171> <Delay = 2.32>
ST_272 : Operation 2147 [5/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2147 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 172> <Delay = 2.32>
ST_273 : Operation 2148 [4/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2148 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 173> <Delay = 2.32>
ST_274 : Operation 2149 [3/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2149 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 174> <Delay = 2.32>
ST_275 : Operation 2150 [2/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2150 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 175> <Delay = 2.32>
ST_276 : Operation 2151 [1/8] (2.32ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64" [kernel.cpp:332]   --->   Operation 2151 'dmul' 'mul7_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 176> <Delay = 1.82>
ST_277 : Operation 2152 [2/2] (1.82ns)   --->   "%v209 = fptrunc i64 %mul7_i" [kernel.cpp:332]   --->   Operation 2152 'fptrunc' 'v209' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 278 <SV = 177> <Delay = 1.82>
ST_278 : Operation 2153 [1/2] (1.82ns)   --->   "%v209 = fptrunc i64 %mul7_i" [kernel.cpp:332]   --->   Operation 2153 'fptrunc' 'v209' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 279 <SV = 178> <Delay = 2.34>
ST_279 : Operation 2154 [7/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2154 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 179> <Delay = 2.34>
ST_280 : Operation 2155 [6/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2155 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 180> <Delay = 2.34>
ST_281 : Operation 2156 [5/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2156 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 181> <Delay = 2.34>
ST_282 : Operation 2157 [4/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2157 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 182> <Delay = 2.34>
ST_283 : Operation 2158 [3/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2158 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 183> <Delay = 2.34>
ST_284 : Operation 2159 [2/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2159 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 184> <Delay = 2.34>
ST_285 : Operation 2160 [1/7] (2.34ns)   --->   "%v210 = fadd i32 %v206, i32 %v209" [kernel.cpp:333]   --->   Operation 2160 'fadd' 'v210' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 185> <Delay = 1.54>
ST_286 : Operation 2161 [2/2] (1.54ns)   --->   "%conv9_i = fpext i32 %v210" [kernel.cpp:334]   --->   Operation 2161 'fpext' 'conv9_i' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 287 <SV = 186> <Delay = 1.54>
ST_287 : Operation 2162 [1/2] (1.54ns)   --->   "%conv9_i = fpext i32 %v210" [kernel.cpp:334]   --->   Operation 2162 'fpext' 'conv9_i' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 288 <SV = 187> <Delay = 2.32>
ST_288 : Operation 2163 [8/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2163 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 188> <Delay = 2.32>
ST_289 : Operation 2164 [7/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2164 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 189> <Delay = 2.32>
ST_290 : Operation 2165 [6/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2165 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 190> <Delay = 2.32>
ST_291 : Operation 2166 [5/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2166 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 191> <Delay = 2.32>
ST_292 : Operation 2167 [4/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2167 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 192> <Delay = 2.32>
ST_293 : Operation 2168 [3/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2168 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 193> <Delay = 2.32>
ST_294 : Operation 2169 [2/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2169 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 194> <Delay = 2.32>
ST_295 : Operation 2170 [1/8] (2.32ns)   --->   "%mul10_i = dmul i64 %conv9_i, i64" [kernel.cpp:334]   --->   Operation 2170 'dmul' 'mul10_i' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "DMul_maxdsp">   --->   Core 97 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 195> <Delay = 1.82>
ST_296 : Operation 2171 [2/2] (1.82ns)   --->   "%v211 = fptrunc i64 %mul10_i" [kernel.cpp:334]   --->   Operation 2171 'fptrunc' 'v211' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 297 <SV = 196> <Delay = 1.82>
ST_297 : Operation 2172 [1/2] (1.82ns)   --->   "%v211 = fptrunc i64 %mul10_i" [kernel.cpp:334]   --->   Operation 2172 'fptrunc' 'v211' <Predicate = (!icmp_ln326)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 298 <SV = 197> <Delay = 2.34>
ST_298 : Operation 2173 [76/76] (2.34ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2173 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 299 <SV = 198> <Delay = 2.42>
ST_299 : Operation 2174 [75/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2174 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 300 <SV = 199> <Delay = 2.42>
ST_300 : Operation 2175 [74/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2175 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 301 <SV = 200> <Delay = 2.42>
ST_301 : Operation 2176 [73/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2176 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 302 <SV = 201> <Delay = 2.42>
ST_302 : Operation 2177 [72/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2177 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 303 <SV = 202> <Delay = 2.42>
ST_303 : Operation 2178 [71/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2178 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 304 <SV = 203> <Delay = 2.42>
ST_304 : Operation 2179 [70/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2179 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 305 <SV = 204> <Delay = 2.42>
ST_305 : Operation 2180 [69/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2180 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 306 <SV = 205> <Delay = 2.42>
ST_306 : Operation 2181 [68/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2181 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 307 <SV = 206> <Delay = 2.42>
ST_307 : Operation 2182 [67/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2182 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 308 <SV = 207> <Delay = 2.42>
ST_308 : Operation 2183 [66/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2183 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 309 <SV = 208> <Delay = 2.42>
ST_309 : Operation 2184 [65/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2184 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 310 <SV = 209> <Delay = 2.42>
ST_310 : Operation 2185 [64/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2185 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 311 <SV = 210> <Delay = 2.42>
ST_311 : Operation 2186 [63/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2186 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 312 <SV = 211> <Delay = 2.42>
ST_312 : Operation 2187 [62/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2187 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 313 <SV = 212> <Delay = 2.42>
ST_313 : Operation 2188 [61/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2188 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 314 <SV = 213> <Delay = 2.42>
ST_314 : Operation 2189 [60/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2189 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 315 <SV = 214> <Delay = 2.42>
ST_315 : Operation 2190 [59/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2190 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 316 <SV = 215> <Delay = 2.42>
ST_316 : Operation 2191 [58/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2191 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 317 <SV = 216> <Delay = 2.42>
ST_317 : Operation 2192 [57/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2192 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 318 <SV = 217> <Delay = 2.42>
ST_318 : Operation 2193 [56/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2193 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 319 <SV = 218> <Delay = 2.42>
ST_319 : Operation 2194 [55/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2194 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 320 <SV = 219> <Delay = 2.42>
ST_320 : Operation 2195 [54/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2195 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 321 <SV = 220> <Delay = 2.42>
ST_321 : Operation 2196 [53/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2196 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 322 <SV = 221> <Delay = 2.42>
ST_322 : Operation 2197 [52/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2197 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 323 <SV = 222> <Delay = 2.42>
ST_323 : Operation 2198 [51/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2198 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 324 <SV = 223> <Delay = 2.42>
ST_324 : Operation 2199 [50/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2199 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 325 <SV = 224> <Delay = 2.42>
ST_325 : Operation 2200 [49/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2200 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 326 <SV = 225> <Delay = 2.42>
ST_326 : Operation 2201 [48/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2201 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 327 <SV = 226> <Delay = 2.42>
ST_327 : Operation 2202 [47/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2202 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 328 <SV = 227> <Delay = 2.42>
ST_328 : Operation 2203 [46/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2203 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 329 <SV = 228> <Delay = 2.42>
ST_329 : Operation 2204 [45/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2204 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 330 <SV = 229> <Delay = 2.42>
ST_330 : Operation 2205 [44/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2205 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 331 <SV = 230> <Delay = 2.42>
ST_331 : Operation 2206 [43/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2206 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 332 <SV = 231> <Delay = 2.42>
ST_332 : Operation 2207 [42/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2207 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 333 <SV = 232> <Delay = 2.42>
ST_333 : Operation 2208 [41/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2208 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 334 <SV = 233> <Delay = 2.42>
ST_334 : Operation 2209 [40/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2209 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 335 <SV = 234> <Delay = 2.42>
ST_335 : Operation 2210 [39/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2210 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 336 <SV = 235> <Delay = 2.42>
ST_336 : Operation 2211 [38/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2211 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 337 <SV = 236> <Delay = 2.42>
ST_337 : Operation 2212 [37/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2212 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 338 <SV = 237> <Delay = 2.42>
ST_338 : Operation 2213 [36/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2213 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 339 <SV = 238> <Delay = 2.42>
ST_339 : Operation 2214 [35/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2214 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 340 <SV = 239> <Delay = 2.42>
ST_340 : Operation 2215 [34/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2215 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 341 <SV = 240> <Delay = 2.42>
ST_341 : Operation 2216 [33/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2216 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 342 <SV = 241> <Delay = 2.42>
ST_342 : Operation 2217 [32/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2217 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 343 <SV = 242> <Delay = 2.42>
ST_343 : Operation 2218 [31/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2218 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 344 <SV = 243> <Delay = 2.42>
ST_344 : Operation 2219 [30/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2219 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 345 <SV = 244> <Delay = 2.42>
ST_345 : Operation 2220 [29/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2220 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 346 <SV = 245> <Delay = 2.42>
ST_346 : Operation 2221 [28/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2221 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 347 <SV = 246> <Delay = 2.42>
ST_347 : Operation 2222 [27/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2222 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 348 <SV = 247> <Delay = 2.42>
ST_348 : Operation 2223 [26/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2223 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 349 <SV = 248> <Delay = 2.42>
ST_349 : Operation 2224 [25/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2224 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 350 <SV = 249> <Delay = 2.42>
ST_350 : Operation 2225 [24/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2225 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 351 <SV = 250> <Delay = 2.42>
ST_351 : Operation 2226 [23/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2226 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 352 <SV = 251> <Delay = 2.42>
ST_352 : Operation 2227 [22/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2227 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 353 <SV = 252> <Delay = 2.42>
ST_353 : Operation 2228 [21/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2228 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 354 <SV = 253> <Delay = 2.42>
ST_354 : Operation 2229 [20/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2229 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 355 <SV = 254> <Delay = 2.42>
ST_355 : Operation 2230 [19/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2230 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 356 <SV = 255> <Delay = 2.42>
ST_356 : Operation 2231 [18/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2231 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 357 <SV = 256> <Delay = 2.42>
ST_357 : Operation 2232 [17/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2232 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 358 <SV = 257> <Delay = 2.42>
ST_358 : Operation 2233 [16/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2233 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 359 <SV = 258> <Delay = 2.42>
ST_359 : Operation 2234 [15/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2234 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 360 <SV = 259> <Delay = 2.42>
ST_360 : Operation 2235 [14/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2235 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 361 <SV = 260> <Delay = 2.42>
ST_361 : Operation 2236 [13/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2236 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 362 <SV = 261> <Delay = 2.42>
ST_362 : Operation 2237 [12/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2237 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 363 <SV = 262> <Delay = 2.42>
ST_363 : Operation 2238 [11/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2238 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 364 <SV = 263> <Delay = 2.42>
ST_364 : Operation 2239 [10/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2239 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 365 <SV = 264> <Delay = 2.42>
ST_365 : Operation 2240 [9/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2240 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 366 <SV = 265> <Delay = 2.42>
ST_366 : Operation 2241 [8/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2241 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 367 <SV = 266> <Delay = 2.42>
ST_367 : Operation 2242 [7/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2242 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 368 <SV = 267> <Delay = 2.42>
ST_368 : Operation 2243 [6/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2243 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 369 <SV = 268> <Delay = 2.42>
ST_369 : Operation 2244 [5/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2244 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 370 <SV = 269> <Delay = 2.42>
ST_370 : Operation 2245 [4/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2245 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 371 <SV = 270> <Delay = 2.42>
ST_371 : Operation 2246 [3/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2246 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 372 <SV = 271> <Delay = 2.42>
ST_372 : Operation 2247 [2/76] (2.42ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2247 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 373 <SV = 272> <Delay = 0.87>
ST_373 : Operation 2248 [1/76] (0.87ns)   --->   "%v212 = call i32 @generic_tanh<float>, i32 %v211, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [kernel.cpp:336]   --->   Operation 2248 'call' 'v212' <Predicate = (!icmp_ln326)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 374 <SV = 273> <Delay = 2.34>
ST_374 : Operation 2249 [7/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2249 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 274> <Delay = 2.34>
ST_375 : Operation 2250 [6/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2250 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 275> <Delay = 2.34>
ST_376 : Operation 2251 [5/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2251 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 276> <Delay = 2.34>
ST_377 : Operation 2252 [4/4] (2.32ns)   --->   "%v207 = fmul i32 %v206, i32" [kernel.cpp:330]   --->   Operation 2252 'fmul' 'v207' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 2253 [4/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2253 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 277> <Delay = 2.34>
ST_378 : Operation 2254 [3/4] (2.32ns)   --->   "%v207 = fmul i32 %v206, i32" [kernel.cpp:330]   --->   Operation 2254 'fmul' 'v207' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 2255 [3/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2255 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 278> <Delay = 2.34>
ST_379 : Operation 2256 [2/4] (2.32ns)   --->   "%v207 = fmul i32 %v206, i32" [kernel.cpp:330]   --->   Operation 2256 'fmul' 'v207' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 2257 [2/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2257 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 279> <Delay = 2.34>
ST_380 : Operation 2258 [1/4] (2.32ns)   --->   "%v207 = fmul i32 %v206, i32" [kernel.cpp:330]   --->   Operation 2258 'fmul' 'v207' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 2259 [1/7] (2.34ns)   --->   "%v213 = fadd i32 %v212, i32" [kernel.cpp:336]   --->   Operation 2259 'fadd' 'v213' <Predicate = (!icmp_ln326)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 280> <Delay = 2.32>
ST_381 : Operation 2260 [4/4] (2.32ns)   --->   "%v214 = fmul i32 %v207, i32 %v213" [kernel.cpp:337]   --->   Operation 2260 'fmul' 'v214' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 281> <Delay = 2.32>
ST_382 : Operation 2261 [3/4] (2.32ns)   --->   "%v214 = fmul i32 %v207, i32 %v213" [kernel.cpp:337]   --->   Operation 2261 'fmul' 'v214' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 282> <Delay = 2.32>
ST_383 : Operation 2262 [2/4] (2.32ns)   --->   "%v214 = fmul i32 %v207, i32 %v213" [kernel.cpp:337]   --->   Operation 2262 'fmul' 'v214' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 283> <Delay = 2.32>
ST_384 : Operation 2263 [1/4] (2.32ns)   --->   "%v214 = fmul i32 %v207, i32 %v213" [kernel.cpp:337]   --->   Operation 2263 'fmul' 'v214' <Predicate = (!icmp_ln326)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 284> <Delay = 1.54>
ST_385 : Operation 2264 [2/2] (1.54ns)   --->   "%d_assign_12 = fpext i32 %v214"   --->   Operation 2264 'fpext' 'd_assign_12' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 386 <SV = 285> <Delay = 1.54>
ST_386 : Operation 2265 [1/2] (1.54ns)   --->   "%d_assign_12 = fpext i32 %v214"   --->   Operation 2265 'fpext' 'd_assign_12' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_386 : Operation 2266 [1/1] (0.00ns)   --->   "%p_Val2_60 = bitcast i64 %d_assign_12"   --->   Operation 2266 'bitcast' 'p_Val2_60' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_386 : Operation 2267 [1/1] (0.00ns)   --->   "%trunc_ln511_14 = trunc i64 %p_Val2_60"   --->   Operation 2267 'trunc' 'trunc_ln511_14' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_386 : Operation 2268 [1/1] (0.00ns)   --->   "%p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_60, i32"   --->   Operation 2268 'bitselect' 'p_Result_99' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_386 : Operation 2269 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_60, i32, i32"   --->   Operation 2269 'partselect' 'p_Result_26' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_386 : Operation 2270 [1/1] (0.00ns)   --->   "%trunc_ln519_13 = trunc i64 %p_Val2_60"   --->   Operation 2270 'trunc' 'trunc_ln519_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>

State 387 <SV = 286> <Delay = 2.20>
ST_387 : Operation 2271 [1/1] (0.00ns)   --->   "%zext_ln409_13 = zext i11 %p_Result_26"   --->   Operation 2271 'zext' 'zext_ln409_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_387 : Operation 2272 [1/1] (0.00ns)   --->   "%p_Result_27 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519_13"   --->   Operation 2272 'bitconcatenate' 'p_Result_27' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_387 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln523_13 = zext i53 %p_Result_27"   --->   Operation 2273 'zext' 'zext_ln523_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_387 : Operation 2274 [1/1] (0.74ns)   --->   "%sub_ln409_13 = sub i54, i54 %zext_ln523_13"   --->   Operation 2274 'sub' 'sub_ln409_13' <Predicate = (!icmp_ln326 & p_Result_99)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2275 [1/1] (0.26ns)   --->   "%select_ln524_13 = select i1 %p_Result_99, i54 %sub_ln409_13, i54 %zext_ln523_13"   --->   Operation 2275 'select' 'select_ln524_13' <Predicate = (!icmp_ln326)> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_387 : Operation 2276 [1/1] (1.05ns)   --->   "%icmp_ln525_13 = icmp_eq  i63 %trunc_ln511_14, i63"   --->   Operation 2276 'icmp' 'icmp_ln525_13' <Predicate = (!icmp_ln326)> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2277 [1/1] (0.52ns)   --->   "%F2_13 = sub i12, i12 %zext_ln409_13"   --->   Operation 2277 'sub' 'F2_13' <Predicate = (!icmp_ln326)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2278 [1/1] (0.62ns)   --->   "%icmp_ln535_14 = icmp_sgt  i12 %F2_13, i12"   --->   Operation 2278 'icmp' 'icmp_ln535_14' <Predicate = (!icmp_ln326)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2279 [1/1] (0.52ns)   --->   "%add_ln535_14 = add i12, i12 %F2_13"   --->   Operation 2279 'add' 'add_ln535_14' <Predicate = (!icmp_ln326)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2280 [1/1] (0.52ns)   --->   "%sub_ln535_13 = sub i12, i12 %F2_13"   --->   Operation 2280 'sub' 'sub_ln535_13' <Predicate = (!icmp_ln326)> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2281 [1/1] (0.29ns)   --->   "%sh_amt_13 = select i1 %icmp_ln535_14, i12 %add_ln535_14, i12 %sub_ln535_13"   --->   Operation 2281 'select' 'sh_amt_13' <Predicate = (!icmp_ln326)> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_387 : Operation 2282 [1/1] (0.62ns)   --->   "%icmp_ln536_13 = icmp_eq  i12 %F2_13, i12"   --->   Operation 2282 'icmp' 'icmp_ln536_13' <Predicate = (!icmp_ln326)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2283 [1/1] (0.00ns)   --->   "%trunc_ln537_13 = trunc i54 %select_ln524_13"   --->   Operation 2283 'trunc' 'trunc_ln537_13' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_387 : Operation 2284 [1/1] (0.62ns)   --->   "%icmp_ln557_13 = icmp_ult  i12 %sh_amt_13, i12"   --->   Operation 2284 'icmp' 'icmp_ln557_13' <Predicate = (!icmp_ln326)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2285 [1/1] (0.12ns)   --->   "%or_ln536_13 = or i1 %icmp_ln525_13, i1 %icmp_ln536_13"   --->   Operation 2285 'or' 'or_ln536_13' <Predicate = (!icmp_ln326)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node and_ln535_13)   --->   "%xor_ln536_13 = xor i1 %or_ln536_13, i1"   --->   Operation 2286 'xor' 'xor_ln536_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535_13 = and i1 %icmp_ln535_14, i1 %xor_ln536_13"   --->   Operation 2287 'and' 'and_ln535_13' <Predicate = (!icmp_ln326)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2288 [1/1] (0.62ns)   --->   "%icmp_ln539_13 = icmp_ugt  i12 %sh_amt_13, i12"   --->   Operation 2288 'icmp' 'icmp_ln539_13' <Predicate = (!icmp_ln326)> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%or_ln535_13 = or i1 %or_ln536_13, i1 %icmp_ln535_14"   --->   Operation 2289 'or' 'or_ln535_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%xor_ln535_13 = xor i1 %or_ln535_13, i1"   --->   Operation 2290 'xor' 'xor_ln535_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%and_ln557_13 = and i1 %icmp_ln557_13, i1 %xor_ln535_13"   --->   Operation 2291 'and' 'and_ln557_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 2292 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln525 = or i1 %icmp_ln525_13, i1 %and_ln557_13"   --->   Operation 2292 'or' 'or_ln525' <Predicate = (!icmp_ln326)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 287> <Delay = 2.41>
ST_388 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_18)   --->   "%sext_ln535_13 = sext i12 %sh_amt_13"   --->   Operation 2293 'sext' 'sext_ln535_13' <Predicate = (!icmp_ln326 & !icmp_ln525_13 & or_ln525)> <Delay = 0.00>
ST_388 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%trunc_ln540_29 = trunc i12 %sh_amt_13"   --->   Operation 2294 'trunc' 'trunc_ln540_29' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00>
ST_388 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%zext_ln540_14 = zext i6 %trunc_ln540_29"   --->   Operation 2295 'zext' 'zext_ln540_14' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00>
ST_388 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%ashr_ln540_13 = ashr i54 %select_ln524_13, i54 %zext_ln540_14"   --->   Operation 2296 'ashr' 'ashr_ln540_13' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%trunc_ln540_30 = trunc i54 %ashr_ln540_13"   --->   Operation 2297 'trunc' 'trunc_ln540_30' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00>
ST_388 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%bitcast_ln651 = bitcast i32 %v214"   --->   Operation 2298 'bitcast' 'bitcast_ln651' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00>
ST_388 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln651, i32"   --->   Operation 2299 'bitselect' 'tmp_79' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00>
ST_388 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%select_ln542_7 = select i1 %tmp_79, i24, i24"   --->   Operation 2300 'select' 'select_ln542_7' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_388 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_18)   --->   "%sext_ln535_13cast = trunc i32 %sext_ln535_13"   --->   Operation 2301 'trunc' 'sext_ln535_13cast' <Predicate = (!icmp_ln326 & !icmp_ln525_13 & or_ln525)> <Delay = 0.00>
ST_388 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_18)   --->   "%shl_ln558_13 = shl i24 %trunc_ln537_13, i24 %sext_ln535_13cast"   --->   Operation 2302 'shl' 'shl_ln558_13' <Predicate = (!icmp_ln326 & !icmp_ln525_13 & or_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_17)   --->   "%xor_ln525_13 = xor i1 %icmp_ln525_13, i1"   --->   Operation 2303 'xor' 'xor_ln525_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_17)   --->   "%and_ln536_13 = and i1 %icmp_ln536_13, i1 %xor_ln525_13"   --->   Operation 2304 'and' 'and_ln536_13' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_16)   --->   "%and_ln539_33 = and i1 %and_ln535_13, i1 %icmp_ln539_13"   --->   Operation 2305 'and' 'and_ln539_33' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_18)   --->   "%select_ln525_15 = select i1 %icmp_ln525_13, i24, i24 %shl_ln558_13"   --->   Operation 2306 'select' 'select_ln525_15' <Predicate = (!icmp_ln326 & or_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_388 : Operation 2307 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln525_16 = select i1 %and_ln539_33, i24 %select_ln542_7, i24 %trunc_ln540_30"   --->   Operation 2307 'select' 'select_ln525_16' <Predicate = (!icmp_ln326 & !or_ln525)> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_388 : Operation 2308 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_17 = select i1 %and_ln536_13, i24 %trunc_ln537_13, i24"   --->   Operation 2308 'select' 'select_ln525_17' <Predicate = (!icmp_ln326)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_388 : Operation 2309 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_18 = select i1 %or_ln525, i24 %select_ln525_15, i24 %select_ln525_16"   --->   Operation 2309 'select' 'select_ln525_18' <Predicate = (!icmp_ln326)> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_388 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_19)   --->   "%or_ln525_3 = or i1 %or_ln525, i1 %and_ln535_13"   --->   Operation 2310 'or' 'or_ln525_3' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 2311 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_19 = select i1 %or_ln525_3, i24 %select_ln525_18, i24 %select_ln525_17"   --->   Operation 2311 'select' 'select_ln525_19' <Predicate = (!icmp_ln326)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 389 <SV = 288> <Delay = 1.15>
ST_389 : Operation 2312 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i13_l_j10_str" [kernel.cpp:326]   --->   Operation 2312 'specloopname' 'specloopname_ln326' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_389 : Operation 2313 [1/1] (0.00ns)   --->   "%empty_1914 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2313 'speclooptripcount' 'empty_1914' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_389 : Operation 2314 [1/1] (0.00ns)   --->   "%specpipeline_ln327 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:327]   --->   Operation 2314 'specpipeline' 'specpipeline_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_389 : Operation 2315 [1/1] (0.00ns)   --->   "%v326_V_addr = getelementptr i24 %v326_V, i64, i64 %zext_ln329_2"   --->   Operation 2315 'getelementptr' 'v326_V_addr' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_389 : Operation 2316 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525_19, i16 %v326_V_addr"   --->   Operation 2316 'store' 'store_ln158' <Predicate = (!icmp_ln326)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_389 : Operation 2317 [1/1] (0.00ns)   --->   "%br_ln327 = br void %.preheader11" [kernel.cpp:327]   --->   Operation 2317 'br' 'br_ln327' <Predicate = (!icmp_ln326)> <Delay = 0.00>

State 390 <SV = 76> <Delay = 0.00>
ST_390 : Operation 2318 [2/2] (0.00ns)   --->   "%call_ln564 = call void @Linear_layer_ds2, i24 %v326_V, i24 %buf11_0_V, i24 %buf11_1_V, i24 %buf11_2_V, i24 %buf11_3_V, i24 %buf11_4_V, i24 %buf11_5_V, i24 %buf11_6_V, i24 %buf11_7_V, i24 %buf11_8_V, i24 %buf11_9_V, i24 %buf11_10_V, i24 %buf11_11_V, i24 %buf12_V, i24 %v327" [kernel.cpp:564]   --->   Operation 2318 'call' 'call_ln564' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 391 <SV = 77> <Delay = 0.60>
ST_391 : Operation 2319 [1/2] (0.00ns)   --->   "%call_ln564 = call void @Linear_layer_ds2, i24 %v326_V, i24 %buf11_0_V, i24 %buf11_1_V, i24 %buf11_2_V, i24 %buf11_3_V, i24 %buf11_4_V, i24 %buf11_5_V, i24 %buf11_6_V, i24 %buf11_7_V, i24 %buf11_8_V, i24 %buf11_9_V, i24 %buf11_10_V, i24 %buf11_11_V, i24 %buf12_V, i24 %v327" [kernel.cpp:564]   --->   Operation 2319 'call' 'call_ln564' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_391 : Operation 2320 [1/1] (0.60ns)   --->   "%br_ln377 = br void %.preheader10" [kernel.cpp:377]   --->   Operation 2320 'br' 'br_ln377' <Predicate = true> <Delay = 0.60>

State 392 <SV = 78> <Delay = 1.45>
ST_392 : Operation 2321 [1/1] (0.00ns)   --->   "%indvar_flatten62 = phi i14, void %Gelu_layer.exit, i14 %add_ln377_1, void %.preheader10.preheader" [kernel.cpp:377]   --->   Operation 2321 'phi' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2322 [1/1] (0.00ns)   --->   "%i16 = phi i4, void %Gelu_layer.exit, i4 %select_ln377_1, void %.preheader10.preheader" [kernel.cpp:377]   --->   Operation 2322 'phi' 'i16' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2323 [1/1] (0.00ns)   --->   "%j12 = phi i10, void %Gelu_layer.exit, i10 %add_ln378, void %.preheader10.preheader" [kernel.cpp:378]   --->   Operation 2323 'phi' 'j12' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2324 [1/1] (0.00ns)   --->   "%specpipeline_ln378 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:378]   --->   Operation 2324 'specpipeline' 'specpipeline_ln378' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2325 [1/1] (0.65ns)   --->   "%icmp_ln377 = icmp_eq  i14 %indvar_flatten62, i14" [kernel.cpp:377]   --->   Operation 2325 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2326 [1/1] (0.55ns)   --->   "%add_ln377_1 = add i14 %indvar_flatten62, i14" [kernel.cpp:377]   --->   Operation 2326 'add' 'add_ln377_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2327 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %.preheader10.preheader, void %Res_layer1.exit" [kernel.cpp:377]   --->   Operation 2327 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_392 : Operation 2328 [1/1] (0.33ns)   --->   "%add_ln377 = add i4, i4 %i16" [kernel.cpp:377]   --->   Operation 2328 'add' 'add_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2329 [1/1] (0.60ns)   --->   "%icmp_ln378 = icmp_eq  i10 %j12, i10" [kernel.cpp:378]   --->   Operation 2329 'icmp' 'icmp_ln378' <Predicate = (!icmp_ln377)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 2330 [1/1] (0.30ns)   --->   "%select_ln377 = select i1 %icmp_ln378, i10, i10 %j12" [kernel.cpp:377]   --->   Operation 2330 'select' 'select_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_392 : Operation 2331 [1/1] (0.35ns)   --->   "%select_ln377_1 = select i1 %icmp_ln378, i4 %add_ln377, i4 %i16" [kernel.cpp:377]   --->   Operation 2331 'select' 'select_ln377_1' <Predicate = (!icmp_ln377)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_392 : Operation 2332 [1/1] (0.54ns)   --->   "%add_ln378 = add i10, i10 %select_ln377" [kernel.cpp:378]   --->   Operation 2332 'add' 'add_ln378' <Predicate = (!icmp_ln377)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 79> <Delay = 1.87>
ST_393 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln377_1, i10" [kernel.cpp:381]   --->   Operation 2333 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln377_1, i8" [kernel.cpp:381]   --->   Operation 2334 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2335 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i12 %tmp_67" [kernel.cpp:381]   --->   Operation 2335 'zext' 'zext_ln381' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln381 = sub i14 %tmp_62, i14 %zext_ln381" [kernel.cpp:381]   --->   Operation 2336 'sub' 'sub_ln381' <Predicate = (!icmp_ln377)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_393 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln381_1 = zext i10 %select_ln377" [kernel.cpp:381]   --->   Operation 2337 'zext' 'zext_ln381_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2338 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln381 = add i14 %sub_ln381, i14 %zext_ln381_1" [kernel.cpp:381]   --->   Operation 2338 'add' 'add_ln381' <Predicate = (!icmp_ln377)> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_393 : Operation 2339 [1/1] (0.00ns)   --->   "%zext_ln381_2 = zext i14 %add_ln381" [kernel.cpp:381]   --->   Operation 2339 'zext' 'zext_ln381_2' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2340 [1/1] (0.00ns)   --->   "%v324_V_addr = getelementptr i24 %v324_V, i64, i64 %zext_ln381_2" [kernel.cpp:381]   --->   Operation 2340 'getelementptr' 'v324_V_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2341 [1/1] (0.00ns)   --->   "%v327_addr = getelementptr i24 %v327, i64, i64 %zext_ln381_2" [kernel.cpp:380]   --->   Operation 2341 'getelementptr' 'v327_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_393 : Operation 2342 [2/2] (1.15ns)   --->   "%v327_load = load i14 %v327_addr" [kernel.cpp:380]   --->   Operation 2342 'load' 'v327_load' <Predicate = (!icmp_ln377)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_393 : Operation 2343 [2/2] (1.15ns)   --->   "%v324_V_load = load i14 %v324_V_addr" [kernel.cpp:381]   --->   Operation 2343 'load' 'v324_V_load' <Predicate = (!icmp_ln377)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>

State 394 <SV = 80> <Delay = 1.77>
ST_394 : Operation 2344 [1/2] (1.15ns)   --->   "%v327_load = load i14 %v327_addr" [kernel.cpp:380]   --->   Operation 2344 'load' 'v327_load' <Predicate = (!icmp_ln377)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_394 : Operation 2345 [1/2] (1.15ns)   --->   "%v324_V_load = load i14 %v324_V_addr" [kernel.cpp:381]   --->   Operation 2345 'load' 'v324_V_load' <Predicate = (!icmp_ln377)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_394 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln657_3 = sext i24 %v327_load"   --->   Operation 2346 'sext' 'sext_ln657_3' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_394 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln657_4 = sext i24 %v324_V_load"   --->   Operation 2347 'sext' 'sext_ln657_4' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_394 : Operation 2348 [1/1] (0.61ns)   --->   "%p_Val2_61 = add i25 %sext_ln657_3, i25 %sext_ln657_4"   --->   Operation 2348 'add' 'p_Val2_61' <Predicate = (!icmp_ln377)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 2349 [1/1] (0.00ns)   --->   "%p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %p_Val2_61, i32"   --->   Operation 2349 'bitselect' 'p_Result_100' <Predicate = (!icmp_ln377)> <Delay = 0.00>

State 395 <SV = 81> <Delay = 1.81>
ST_395 : Operation 2350 [1/1] (0.77ns)   --->   "%icmp_ln889_1 = icmp_eq  i25 %p_Val2_61, i25"   --->   Operation 2350 'icmp' 'icmp_ln889_1' <Predicate = (!icmp_ln377)> <Delay = 0.77> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 2351 [1/1] (0.62ns)   --->   "%sub_ln893_1 = sub i25, i25 %p_Val2_61"   --->   Operation 2351 'sub' 'sub_ln893_1' <Predicate = (!icmp_ln377 & p_Result_100)> <Delay = 0.62> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 2352 [1/1] (0.35ns)   --->   "%m_21 = select i1 %p_Result_100, i25 %sub_ln893_1, i25 %p_Val2_61"   --->   Operation 2352 'select' 'm_21' <Predicate = (!icmp_ln377)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_395 : Operation 2353 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i25 @llvm.part.select.i25, i25 %m_21, i32, i32"   --->   Operation 2353 'partselect' 'p_Result_28' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_395 : Operation 2354 [1/1] (0.00ns)   --->   "%p_Result_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7, i25 %p_Result_28"   --->   Operation 2354 'bitconcatenate' 'p_Result_29' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_395 : Operation 2355 [1/1] (0.84ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_29, i1"   --->   Operation 2355 'cttz' 'l_1' <Predicate = (!icmp_ln377)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 50 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_395 : Operation 2356 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %l_1"   --->   Operation 2356 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>

State 396 <SV = 82> <Delay = 2.30>
ST_396 : Operation 2357 [1/1] (0.66ns)   --->   "%sub_ln898_1 = sub i32, i32 %l_1"   --->   Operation 2357 'sub' 'sub_ln898_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln898_1 = trunc i32 %sub_ln898_1"   --->   Operation 2358 'trunc' 'trunc_ln898_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2359 [1/1] (0.66ns)   --->   "%lsb_index_1 = add i32, i32 %sub_ln898_1"   --->   Operation 2359 'add' 'lsb_index_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32, i32"   --->   Operation 2360 'partselect' 'tmp_81' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2361 [1/1] (0.84ns)   --->   "%icmp_ln900_1 = icmp_sgt  i31 %tmp_81, i31"   --->   Operation 2361 'icmp' 'icmp_ln900_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2362 [1/1] (0.00ns)   --->   "%trunc_ln901_1 = trunc i32 %sub_ln898_1"   --->   Operation 2362 'trunc' 'trunc_ln901_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2363 [1/1] (0.34ns)   --->   "%sub_ln901_1 = sub i5, i5 %trunc_ln901_1"   --->   Operation 2363 'sub' 'sub_ln901_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_1)   --->   "%zext_ln901_1 = zext i5 %sub_ln901_1"   --->   Operation 2364 'zext' 'zext_ln901_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_1)   --->   "%lshr_ln901_1 = lshr i25, i25 %zext_ln901_1"   --->   Operation 2365 'lshr' 'lshr_ln901_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_1)   --->   "%p_Result_79 = and i25 %m_21, i25 %lshr_ln901_1"   --->   Operation 2366 'and' 'p_Result_79' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2367 [1/1] (0.77ns) (out node of the LUT)   --->   "%icmp_ln901_1 = icmp_ne  i25 %p_Result_79, i25"   --->   Operation 2367 'icmp' 'icmp_ln901_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.77> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i153342)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32"   --->   Operation 2368 'bitselect' 'tmp_82' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i153342)   --->   "%xor_ln903_1 = xor i1 %tmp_82, i1"   --->   Operation 2369 'xor' 'xor_ln903_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i153342)   --->   "%and_ln900_1 = and i1 %icmp_ln900_1, i1 %icmp_ln901_1"   --->   Operation 2370 'and' 'and_ln900_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2371 [1/1] (0.62ns)   --->   "%add_ln903_1 = add i25, i25 %trunc_ln898_1"   --->   Operation 2371 'add' 'add_ln903_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.62> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i153342)   --->   "%p_Result_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i25, i25 %m_21, i25 %add_ln903_1"   --->   Operation 2372 'bitselect' 'p_Result_30' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_396 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i153342)   --->   "%a_1 = or i1 %and_ln900_1, i1 %p_Result_30"   --->   Operation 2373 'or' 'a_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2374 [1/1] (0.85ns)   --->   "%icmp_ln912_1 = icmp_sgt  i32 %lsb_index_1, i32"   --->   Operation 2374 'icmp' 'icmp_ln912_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2375 [1/1] (0.66ns)   --->   "%add_ln912_1 = add i32, i32 %sub_ln898_1"   --->   Operation 2375 'add' 'add_ln912_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 2376 [1/1] (0.12ns) (out node of the LUT)   --->   "%tobool34_i_i_i153342 = and i1 %a_1, i1 %xor_ln903_1"   --->   Operation 2376 'and' 'tobool34_i_i_i153342' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 83> <Delay = 2.42>
ST_397 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln911_1 = zext i25 %m_21"   --->   Operation 2377 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln913_1 = zext i32 %l_1"   --->   Operation 2378 'zext' 'zext_ln913_1' <Predicate = (!icmp_ln377 & !icmp_ln912_1 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln913_1 = shl i64 %zext_ln911_1, i64 %zext_ln913_1"   --->   Operation 2379 'shl' 'shl_ln913_1' <Predicate = (!icmp_ln377 & !icmp_ln912_1 & !icmp_ln889_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln912_1 = zext i32 %add_ln912_1"   --->   Operation 2380 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln377 & icmp_ln912_1 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln912_1 = lshr i64 %zext_ln911_1, i64 %zext_ln912_1"   --->   Operation 2381 'lshr' 'lshr_ln912_1' <Predicate = (!icmp_ln377 & icmp_ln912_1 & !icmp_ln889_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_10 = select i1 %icmp_ln912_1, i64 %lshr_ln912_1, i64 %shl_ln913_1"   --->   Operation 2382 'select' 'm_10' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln915_1 = zext i1 %tobool34_i_i_i153342"   --->   Operation 2383 'zext' 'zext_ln915_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2384 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln915_1, i64 %m_10"   --->   Operation 2384 'add' 'm_13' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 1.05> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 2385 [1/1] (0.00ns)   --->   "%m_22 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32, i32"   --->   Operation 2385 'partselect' 'm_22' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln916_1 = zext i63 %m_22"   --->   Operation 2386 'zext' 'zext_ln916_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2387 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32"   --->   Operation 2387 'bitselect' 'p_Result_80' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2388 [1/1] (0.30ns)   --->   "%select_ln897_1 = select i1 %p_Result_80, i8, i8"   --->   Operation 2388 'select' 'select_ln897_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 2389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918_1 = sub i8, i8 %trunc_ln897_1"   --->   Operation 2389 'sub' 'sub_ln918_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_397 : Operation 2390 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918_1 = add i8 %sub_ln918_1, i8 %select_ln897_1"   --->   Operation 2390 'add' 'add_ln918_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_397 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_100, i8 %add_ln918_1"   --->   Operation 2391 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2392 [1/1] (0.00ns)   --->   "%p_Result_101 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln916_1, i9 %tmp_3, i32, i32"   --->   Operation 2392 'partset' 'p_Result_101' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2393 [1/1] (0.00ns)   --->   "%trunc_ln692_1 = trunc i64 %p_Result_101"   --->   Operation 2393 'trunc' 'trunc_ln692_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2394 [1/1] (0.00ns)   --->   "%bitcast_ln693_1 = bitcast i32 %trunc_ln692_1"   --->   Operation 2394 'bitcast' 'bitcast_ln693_1' <Predicate = (!icmp_ln377 & !icmp_ln889_1)> <Delay = 0.00>
ST_397 : Operation 2395 [1/1] (0.22ns)   --->   "%v246_1 = select i1 %icmp_ln889_1, i32, i32 %bitcast_ln693_1"   --->   Operation 2395 'select' 'v246_1' <Predicate = (!icmp_ln377)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 398 <SV = 84> <Delay = 1.15>
ST_398 : Operation 2396 [1/1] (0.00ns)   --->   "%specloopname_ln377 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i16_l_j12_str" [kernel.cpp:377]   --->   Operation 2396 'specloopname' 'specloopname_ln377' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_398 : Operation 2397 [1/1] (0.00ns)   --->   "%empty_1915 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2397 'speclooptripcount' 'empty_1915' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_398 : Operation 2398 [1/1] (0.00ns)   --->   "%specpipeline_ln378 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:378]   --->   Operation 2398 'specpipeline' 'specpipeline_ln378' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_398 : Operation 2399 [1/1] (0.00ns)   --->   "%v328_addr = getelementptr i32 %v328, i64, i64 %zext_ln381_2" [kernel.cpp:386]   --->   Operation 2399 'getelementptr' 'v328_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_398 : Operation 2400 [1/1] (1.15ns)   --->   "%store_ln386 = store i32 %v246_1, i14 %v328_addr" [kernel.cpp:386]   --->   Operation 2400 'store' 'store_ln386' <Predicate = (!icmp_ln377)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_398 : Operation 2401 [1/1] (0.00ns)   --->   "%br_ln378 = br void %.preheader10" [kernel.cpp:378]   --->   Operation 2401 'br' 'br_ln378' <Predicate = (!icmp_ln377)> <Delay = 0.00>

State 399 <SV = 79> <Delay = 0.00>
ST_399 : Operation 2402 [2/2] (0.00ns)   --->   "%call_ln566 = call void @Layer_norm.1, i32 %v328, i32 %buf15, i32 %buf16, i24 %v329_0, i24 %v329_1, i24 %v329_2, i24 %v329_3, i24 %v329_4, i24 %v329_5, i24 %v329_6, i24 %v329_7, i24 %v329_8, i24 %v329_9, i24 %v329_10, i24 %v329_11" [kernel.cpp:566]   --->   Operation 2402 'call' 'call_ln566' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 400 <SV = 80> <Delay = 0.60>
ST_400 : Operation 2403 [1/2] (0.00ns)   --->   "%call_ln566 = call void @Layer_norm.1, i32 %v328, i32 %buf15, i32 %buf16, i24 %v329_0, i24 %v329_1, i24 %v329_2, i24 %v329_3, i24 %v329_4, i24 %v329_5, i24 %v329_6, i24 %v329_7, i24 %v329_8, i24 %v329_9, i24 %v329_10, i24 %v329_11" [kernel.cpp:566]   --->   Operation 2403 'call' 'call_ln566' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_400 : Operation 2404 [1/1] (0.60ns)   --->   "%br_ln567 = br void %.preheader" [kernel.cpp:567]   --->   Operation 2404 'br' 'br_ln567' <Predicate = true> <Delay = 0.60>

State 401 <SV = 81> <Delay = 2.06>
ST_401 : Operation 2405 [1/1] (0.00ns)   --->   "%indvar_flatten69 = phi i14, void %Res_layer1.exit, i14 %add_ln567_1, void %.preheader.preheader" [kernel.cpp:567]   --->   Operation 2405 'phi' 'indvar_flatten69' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2406 [1/1] (0.00ns)   --->   "%result17_l_0 = phi i4, void %Res_layer1.exit, i4 %select_ln567_1, void %.preheader.preheader" [kernel.cpp:570]   --->   Operation 2406 'phi' 'result17_l_0' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2407 [1/1] (0.00ns)   --->   "%result17_l_1 = phi i10, void %Res_layer1.exit, i10 %add_ln568, void %.preheader.preheader" [kernel.cpp:568]   --->   Operation 2407 'phi' 'result17_l_1' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2408 [1/1] (0.00ns)   --->   "%specpipeline_ln568 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:568]   --->   Operation 2408 'specpipeline' 'specpipeline_ln568' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2409 [1/1] (0.65ns)   --->   "%icmp_ln567 = icmp_eq  i14 %indvar_flatten69, i14" [kernel.cpp:567]   --->   Operation 2409 'icmp' 'icmp_ln567' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2410 [1/1] (0.55ns)   --->   "%add_ln567_1 = add i14 %indvar_flatten69, i14" [kernel.cpp:567]   --->   Operation 2410 'add' 'add_ln567_1' <Predicate = true> <Delay = 0.55> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2411 [1/1] (0.00ns)   --->   "%br_ln567 = br i1 %icmp_ln567, void %.preheader.preheader, void" [kernel.cpp:567]   --->   Operation 2411 'br' 'br_ln567' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 2412 [1/1] (0.33ns)   --->   "%add_ln567 = add i4, i4 %result17_l_0" [kernel.cpp:567]   --->   Operation 2412 'add' 'add_ln567' <Predicate = (!icmp_ln567)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2413 [1/1] (0.60ns)   --->   "%icmp_ln568 = icmp_eq  i10 %result17_l_1, i10" [kernel.cpp:568]   --->   Operation 2413 'icmp' 'icmp_ln568' <Predicate = (!icmp_ln567)> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 2414 [1/1] (0.30ns)   --->   "%select_ln567 = select i1 %icmp_ln568, i10, i10 %result17_l_1" [kernel.cpp:567]   --->   Operation 2414 'select' 'select_ln567' <Predicate = (!icmp_ln567)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_401 : Operation 2415 [1/1] (0.35ns)   --->   "%select_ln567_1 = select i1 %icmp_ln568, i4 %add_ln567, i4 %result17_l_0" [kernel.cpp:567]   --->   Operation 2415 'select' 'select_ln567_1' <Predicate = (!icmp_ln567)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_401 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln568 = zext i10 %select_ln567" [kernel.cpp:568]   --->   Operation 2416 'zext' 'zext_ln568' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2417 [1/1] (0.00ns)   --->   "%v329_0_addr = getelementptr i24 %v329_0, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2417 'getelementptr' 'v329_0_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2418 [2/2] (1.15ns)   --->   "%v329_0_load = load i10 %v329_0_addr" [kernel.cpp:570]   --->   Operation 2418 'load' 'v329_0_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2419 [1/1] (0.00ns)   --->   "%v329_1_addr = getelementptr i24 %v329_1, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2419 'getelementptr' 'v329_1_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2420 [2/2] (1.15ns)   --->   "%v329_1_load = load i10 %v329_1_addr" [kernel.cpp:570]   --->   Operation 2420 'load' 'v329_1_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2421 [1/1] (0.00ns)   --->   "%v329_2_addr = getelementptr i24 %v329_2, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2421 'getelementptr' 'v329_2_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2422 [2/2] (1.15ns)   --->   "%v329_2_load = load i10 %v329_2_addr" [kernel.cpp:570]   --->   Operation 2422 'load' 'v329_2_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2423 [1/1] (0.00ns)   --->   "%v329_3_addr = getelementptr i24 %v329_3, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2423 'getelementptr' 'v329_3_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2424 [2/2] (1.15ns)   --->   "%v329_3_load = load i10 %v329_3_addr" [kernel.cpp:570]   --->   Operation 2424 'load' 'v329_3_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2425 [1/1] (0.00ns)   --->   "%v329_4_addr = getelementptr i24 %v329_4, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2425 'getelementptr' 'v329_4_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2426 [2/2] (1.15ns)   --->   "%v329_4_load = load i10 %v329_4_addr" [kernel.cpp:570]   --->   Operation 2426 'load' 'v329_4_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2427 [1/1] (0.00ns)   --->   "%v329_5_addr = getelementptr i24 %v329_5, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2427 'getelementptr' 'v329_5_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2428 [2/2] (1.15ns)   --->   "%v329_5_load = load i10 %v329_5_addr" [kernel.cpp:570]   --->   Operation 2428 'load' 'v329_5_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2429 [1/1] (0.00ns)   --->   "%v329_6_addr = getelementptr i24 %v329_6, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2429 'getelementptr' 'v329_6_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2430 [2/2] (1.15ns)   --->   "%v329_6_load = load i10 %v329_6_addr" [kernel.cpp:570]   --->   Operation 2430 'load' 'v329_6_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2431 [1/1] (0.00ns)   --->   "%v329_7_addr = getelementptr i24 %v329_7, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2431 'getelementptr' 'v329_7_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2432 [2/2] (1.15ns)   --->   "%v329_7_load = load i10 %v329_7_addr" [kernel.cpp:570]   --->   Operation 2432 'load' 'v329_7_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2433 [1/1] (0.00ns)   --->   "%v329_8_addr = getelementptr i24 %v329_8, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2433 'getelementptr' 'v329_8_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2434 [2/2] (1.15ns)   --->   "%v329_8_load = load i10 %v329_8_addr" [kernel.cpp:570]   --->   Operation 2434 'load' 'v329_8_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2435 [1/1] (0.00ns)   --->   "%v329_9_addr = getelementptr i24 %v329_9, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2435 'getelementptr' 'v329_9_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2436 [2/2] (1.15ns)   --->   "%v329_9_load = load i10 %v329_9_addr" [kernel.cpp:570]   --->   Operation 2436 'load' 'v329_9_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2437 [1/1] (0.00ns)   --->   "%v329_10_addr = getelementptr i24 %v329_10, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2437 'getelementptr' 'v329_10_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2438 [2/2] (1.15ns)   --->   "%v329_10_load = load i10 %v329_10_addr" [kernel.cpp:570]   --->   Operation 2438 'load' 'v329_10_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2439 [1/1] (0.00ns)   --->   "%v329_11_addr = getelementptr i24 %v329_11, i64, i64 %zext_ln568" [kernel.cpp:570]   --->   Operation 2439 'getelementptr' 'v329_11_addr' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_401 : Operation 2440 [2/2] (1.15ns)   --->   "%v329_11_load = load i10 %v329_11_addr" [kernel.cpp:570]   --->   Operation 2440 'load' 'v329_11_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_401 : Operation 2441 [1/1] (0.54ns)   --->   "%add_ln568 = add i10, i10 %select_ln567" [kernel.cpp:568]   --->   Operation 2441 'add' 'add_ln568' <Predicate = (!icmp_ln567)> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 82> <Delay = 1.77>
ST_402 : Operation 2442 [1/2] (1.15ns)   --->   "%v329_0_load = load i10 %v329_0_addr" [kernel.cpp:570]   --->   Operation 2442 'load' 'v329_0_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2443 [1/2] (1.15ns)   --->   "%v329_1_load = load i10 %v329_1_addr" [kernel.cpp:570]   --->   Operation 2443 'load' 'v329_1_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2444 [1/2] (1.15ns)   --->   "%v329_2_load = load i10 %v329_2_addr" [kernel.cpp:570]   --->   Operation 2444 'load' 'v329_2_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2445 [1/2] (1.15ns)   --->   "%v329_3_load = load i10 %v329_3_addr" [kernel.cpp:570]   --->   Operation 2445 'load' 'v329_3_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2446 [1/2] (1.15ns)   --->   "%v329_4_load = load i10 %v329_4_addr" [kernel.cpp:570]   --->   Operation 2446 'load' 'v329_4_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2447 [1/2] (1.15ns)   --->   "%v329_5_load = load i10 %v329_5_addr" [kernel.cpp:570]   --->   Operation 2447 'load' 'v329_5_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2448 [1/2] (1.15ns)   --->   "%v329_6_load = load i10 %v329_6_addr" [kernel.cpp:570]   --->   Operation 2448 'load' 'v329_6_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2449 [1/2] (1.15ns)   --->   "%v329_7_load = load i10 %v329_7_addr" [kernel.cpp:570]   --->   Operation 2449 'load' 'v329_7_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2450 [1/2] (1.15ns)   --->   "%v329_8_load = load i10 %v329_8_addr" [kernel.cpp:570]   --->   Operation 2450 'load' 'v329_8_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2451 [1/2] (1.15ns)   --->   "%v329_9_load = load i10 %v329_9_addr" [kernel.cpp:570]   --->   Operation 2451 'load' 'v329_9_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2452 [1/2] (1.15ns)   --->   "%v329_10_load = load i10 %v329_10_addr" [kernel.cpp:570]   --->   Operation 2452 'load' 'v329_10_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2453 [1/2] (1.15ns)   --->   "%v329_11_load = load i10 %v329_11_addr" [kernel.cpp:570]   --->   Operation 2453 'load' 'v329_11_load' <Predicate = (!icmp_ln567)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_402 : Operation 2454 [1/1] (0.61ns)   --->   "%p_Val2_64 = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %v329_0_load, i24 %v329_1_load, i24 %v329_2_load, i24 %v329_3_load, i24 %v329_4_load, i24 %v329_5_load, i24 %v329_6_load, i24 %v329_7_load, i24 %v329_8_load, i24 %v329_9_load, i24 %v329_10_load, i24 %v329_11_load, i4 %select_ln567_1" [kernel.cpp:570]   --->   Operation 2454 'mux' 'p_Val2_64' <Predicate = (!icmp_ln567)> <Delay = 0.61> <Core = "MuxnS">   --->   Core 17 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 2455 [1/1] (0.00ns)   --->   "%p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_64, i32"   --->   Operation 2455 'bitselect' 'p_Result_102' <Predicate = (!icmp_ln567)> <Delay = 0.00>

State 403 <SV = 83> <Delay = 1.81>
ST_403 : Operation 2456 [1/1] (0.76ns)   --->   "%icmp_ln889_2 = icmp_eq  i24 %p_Val2_64, i24"   --->   Operation 2456 'icmp' 'icmp_ln889_2' <Predicate = (!icmp_ln567)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2457 [1/1] (0.61ns)   --->   "%sub_ln893_2 = sub i24, i24 %p_Val2_64"   --->   Operation 2457 'sub' 'sub_ln893_2' <Predicate = (!icmp_ln567 & p_Result_102)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 2458 [1/1] (0.36ns)   --->   "%m_23 = select i1 %p_Result_102, i24 %sub_ln893_2, i24 %p_Val2_64"   --->   Operation 2458 'select' 'm_23' <Predicate = (!icmp_ln567)> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_403 : Operation 2459 [1/1] (0.00ns)   --->   "%p_Result_32 = partselect i24 @llvm.part.select.i24, i24 %m_23, i32, i32"   --->   Operation 2459 'partselect' 'p_Result_32' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_403 : Operation 2460 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8, i24 %p_Result_32"   --->   Operation 2460 'bitconcatenate' 'p_Result_33' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_403 : Operation 2461 [1/1] (0.84ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_33, i1"   --->   Operation 2461 'cttz' 'l_2' <Predicate = (!icmp_ln567)> <Delay = 0.84> <Core = "CTTZ">   --->   Core 50 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_403 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln897_2 = trunc i32 %l_2"   --->   Operation 2462 'trunc' 'trunc_ln897_2' <Predicate = (!icmp_ln567)> <Delay = 0.00>

State 404 <SV = 84> <Delay = 2.30>
ST_404 : Operation 2463 [1/1] (0.66ns)   --->   "%sub_ln898_2 = sub i32, i32 %l_2"   --->   Operation 2463 'sub' 'sub_ln898_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2464 [1/1] (0.00ns)   --->   "%trunc_ln898_2 = trunc i32 %sub_ln898_2"   --->   Operation 2464 'trunc' 'trunc_ln898_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2465 [1/1] (0.66ns)   --->   "%lsb_index_2 = add i32, i32 %sub_ln898_2"   --->   Operation 2465 'add' 'lsb_index_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32, i32"   --->   Operation 2466 'partselect' 'tmp_85' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2467 [1/1] (0.84ns)   --->   "%icmp_ln900_2 = icmp_sgt  i31 %tmp_85, i31"   --->   Operation 2467 'icmp' 'icmp_ln900_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.84> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln901_2 = trunc i32 %sub_ln898_2"   --->   Operation 2468 'trunc' 'trunc_ln901_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2469 [1/1] (0.34ns)   --->   "%sub_ln901_2 = sub i5, i5 %trunc_ln901_2"   --->   Operation 2469 'sub' 'sub_ln901_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_2)   --->   "%zext_ln901_2 = zext i5 %sub_ln901_2"   --->   Operation 2470 'zext' 'zext_ln901_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_2)   --->   "%lshr_ln901_2 = lshr i24, i24 %zext_ln901_2"   --->   Operation 2471 'lshr' 'lshr_ln901_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln901_2)   --->   "%p_Result_82 = and i24 %m_23, i24 %lshr_ln901_2"   --->   Operation 2472 'and' 'p_Result_82' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2473 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln901_2 = icmp_ne  i24 %p_Result_82, i24"   --->   Operation 2473 'icmp' 'icmp_ln901_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.76> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i356)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32"   --->   Operation 2474 'bitselect' 'tmp_86' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i356)   --->   "%xor_ln903_2 = xor i1 %tmp_86, i1"   --->   Operation 2475 'xor' 'xor_ln903_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i356)   --->   "%and_ln900_2 = and i1 %icmp_ln900_2, i1 %icmp_ln901_2"   --->   Operation 2476 'and' 'and_ln900_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2477 [1/1] (0.61ns)   --->   "%add_ln903_2 = add i24, i24 %trunc_ln898_2"   --->   Operation 2477 'add' 'add_ln903_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i356)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %m_23, i24 %add_ln903_2"   --->   Operation 2478 'bitselect' 'p_Result_34' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_404 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i356)   --->   "%a_2 = or i1 %and_ln900_2, i1 %p_Result_34"   --->   Operation 2479 'or' 'a_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2480 [1/1] (0.85ns)   --->   "%icmp_ln912_2 = icmp_sgt  i32 %lsb_index_2, i32"   --->   Operation 2480 'icmp' 'icmp_ln912_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.85> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2481 [1/1] (0.66ns)   --->   "%sub_ln913 = sub i32, i32 %sub_ln898_2"   --->   Operation 2481 'sub' 'sub_ln913' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2482 [1/1] (0.66ns)   --->   "%add_ln912_2 = add i32, i32 %sub_ln898_2"   --->   Operation 2482 'add' 'add_ln912_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.66> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 2483 [1/1] (0.12ns) (out node of the LUT)   --->   "%tobool34_i_i356 = and i1 %a_2, i1 %xor_ln903_2"   --->   Operation 2483 'and' 'tobool34_i_i356' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 85> <Delay = 2.42>
ST_405 : Operation 2484 [1/1] (0.00ns)   --->   "%specloopname_ln567 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_result17_result17_l_0_l_result17_l_1_str" [kernel.cpp:567]   --->   Operation 2484 'specloopname' 'specloopname_ln567' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_405 : Operation 2485 [1/1] (0.00ns)   --->   "%empty_1916 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 2485 'speclooptripcount' 'empty_1916' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_405 : Operation 2486 [1/1] (0.00ns)   --->   "%specpipeline_ln568 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [kernel.cpp:568]   --->   Operation 2486 'specpipeline' 'specpipeline_ln568' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_405 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln911_2 = zext i24 %m_23"   --->   Operation 2487 'zext' 'zext_ln911_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln913_2 = zext i32 %sub_ln913"   --->   Operation 2488 'zext' 'zext_ln913_2' <Predicate = (!icmp_ln567 & !icmp_ln912_2 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%shl_ln913_2 = shl i64 %zext_ln911_2, i64 %zext_ln913_2"   --->   Operation 2489 'shl' 'shl_ln913_2' <Predicate = (!icmp_ln567 & !icmp_ln912_2 & !icmp_ln889_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln912_2 = zext i32 %add_ln912_2"   --->   Operation 2490 'zext' 'zext_ln912_2' <Predicate = (!icmp_ln567 & icmp_ln912_2 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%lshr_ln912_2 = lshr i64 %zext_ln911_2, i64 %zext_ln912_2"   --->   Operation 2491 'lshr' 'lshr_ln912_2' <Predicate = (!icmp_ln567 & icmp_ln912_2 & !icmp_ln889_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%m_15 = select i1 %icmp_ln912_2, i64 %lshr_ln912_2, i64 %shl_ln913_2"   --->   Operation 2492 'select' 'm_15' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_405 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node m_17)   --->   "%zext_ln915_2 = zext i1 %tobool34_i_i356"   --->   Operation 2493 'zext' 'zext_ln915_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2494 [1/1] (1.05ns) (out node of the LUT)   --->   "%m_17 = add i64 %zext_ln915_2, i64 %m_15"   --->   Operation 2494 'add' 'm_17' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 1.05> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 2495 [1/1] (0.00ns)   --->   "%m_24 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_17, i32, i32"   --->   Operation 2495 'partselect' 'm_24' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln916_2 = zext i63 %m_24"   --->   Operation 2496 'zext' 'zext_ln916_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2497 [1/1] (0.00ns)   --->   "%p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_17, i32"   --->   Operation 2497 'bitselect' 'p_Result_83' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2498 [1/1] (0.30ns)   --->   "%select_ln897_2 = select i1 %p_Result_83, i8, i8"   --->   Operation 2498 'select' 'select_ln897_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_405 : Operation 2499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln918_2 = sub i8, i8 %trunc_ln897_2"   --->   Operation 2499 'sub' 'sub_ln918_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_405 : Operation 2500 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln918_2 = add i8 %sub_ln918_2, i8 %select_ln897_2"   --->   Operation 2500 'add' 'add_ln918_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_405 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_102, i8 %add_ln918_2"   --->   Operation 2501 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2502 [1/1] (0.00ns)   --->   "%p_Result_103 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln916_2, i9 %tmp_4, i32, i32"   --->   Operation 2502 'partset' 'p_Result_103' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln692_2 = trunc i64 %p_Result_103"   --->   Operation 2503 'trunc' 'trunc_ln692_2' <Predicate = (!icmp_ln567 & !icmp_ln889_2)> <Delay = 0.00>
ST_405 : Operation 2504 [1/1] (0.22ns)   --->   "%select_ln571 = select i1 %icmp_ln889_2, i32, i32 %trunc_ln692_2" [kernel.cpp:571]   --->   Operation 2504 'select' 'select_ln571' <Predicate = (!icmp_ln567)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_405 : Operation 2505 [1/1] (0.00ns)   --->   "%write_ln571 = write void @_ssdm_op_Write.ap_auto.i32P, i32 %v259, i32 %select_ln571" [kernel.cpp:571]   --->   Operation 2505 'write' 'write_ln571' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_405 : Operation 2506 [1/1] (0.00ns)   --->   "%br_ln568 = br void %.preheader" [kernel.cpp:568]   --->   Operation 2506 'br' 'br_ln568' <Predicate = (!icmp_ln567)> <Delay = 0.00>

State 406 <SV = 82> <Delay = 0.00>
ST_406 : Operation 2507 [1/1] (0.00ns)   --->   "%ret_ln574 = ret" [kernel.cpp:574]   --->   Operation 2507 'ret' 'ret_ln574' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.54ns
The critical path consists of the following:
	wire read on port 'v242' (kernel.cpp:459) [200]  (0 ns)
	'fpext' operation ('d') [202]  (1.54 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [202]  (1.54 ns)

 <State 3>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525') [206]  (1.06 ns)
	'xor' operation ('xor_ln525') [209]  (0.122 ns)

 <State 4>: 2.08ns
The critical path consists of the following:
	'sub' operation ('F2') [235]  (0.526 ns)
	'icmp' operation ('icmp_ln535') [236]  (0.629 ns)
	'select' operation ('sh_amt') [239]  (0.299 ns)
	'icmp' operation ('icmp_ln539') [243]  (0.629 ns)

 <State 5>: 2.42ns
The critical path consists of the following:
	'and' operation ('and_ln536') [251]  (0 ns)
	'select' operation ('select_ln536') [252]  (0.362 ns)
	'select' operation ('select_ln539') [257]  (1.13 ns)
	'select' operation ('select_ln557') [261]  (0 ns)
	'select' operation ('select_ln525') [262]  (0.928 ns)

 <State 6>: 1.52ns
The critical path consists of the following:
	'xor' operation ('xor_ln539') [263]  (0 ns)
	'and' operation ('and_ln539_2') [264]  (0 ns)
	'select' operation ('select_ln539_2') [265]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_2' on array 'buf0[1].V', kernel.cpp:411 [307]  (1.16 ns)

 <State 7>: 1.54ns
The critical path consists of the following:
	wire read on port 'v243' (kernel.cpp:466) [319]  (0 ns)
	'fpext' operation ('d') [321]  (1.54 ns)

 <State 8>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [321]  (1.54 ns)

 <State 9>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_2') [325]  (1.06 ns)
	'xor' operation ('xor_ln525_2') [328]  (0.122 ns)

 <State 10>: 1.82ns
The critical path consists of the following:
	'phi' operation ('buf1_l_1', kernel.cpp:464) with incoming values : ('add_ln464', kernel.cpp:464) [333]  (0 ns)
	'icmp' operation ('icmp_ln464', kernel.cpp:464) [342]  (0.605 ns)
	'select' operation ('select_ln463_1', kernel.cpp:463) [344]  (0.303 ns)
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 11>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 12>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 13>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 14>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 15>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 16>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 17>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 18>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 19>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)

 <State 20>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [378]  (0.526 ns)
	'icmp' operation ('icmp_ln535_2') [379]  (0.629 ns)

 <State 21>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [382]  (0.299 ns)
	'icmp' operation ('icmp_ln539_2') [386]  (0.629 ns)
	'and' operation ('and_ln539_6') [399]  (0 ns)
	'select' operation ('select_ln539_7') [400]  (1.13 ns)

 <State 22>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_2') [393]  (0 ns)
	'select' operation ('select_ln557_1') [404]  (0 ns)
	'select' operation ('select_ln525_9') [405]  (0.928 ns)
	'select' operation ('select_ln539_8') [408]  (0.362 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln463', kernel.cpp:463) [345]  (0.917 ns)
	blocking operation 0.637 ns on control path)

 <State 24>: 1.54ns
The critical path consists of the following:
	wire read on port 'v244' (kernel.cpp:472) [450]  (0 ns)
	'fpext' operation ('d') [452]  (1.54 ns)

 <State 25>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [452]  (1.54 ns)

 <State 26>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_1') [456]  (1.06 ns)
	'xor' operation ('xor_ln525_1') [458]  (0.122 ns)

 <State 27>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [477]  (0.526 ns)
	'icmp' operation ('icmp_ln535_1') [478]  (0.629 ns)

 <State 28>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [481]  (0.299 ns)
	'icmp' operation ('icmp_ln557_1') [486]  (0.629 ns)
	'and' operation ('and_ln557_1') [500]  (0.122 ns)
	'select' operation ('select_ln539_3') [506]  (1.13 ns)

 <State 29>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_1') [501]  (0 ns)
	'and' operation ('and_ln539_4') [502]  (0.122 ns)
	'or' operation ('or_ln539') [505]  (0.122 ns)
	'select' operation ('select_ln539_5') [509]  (0.362 ns)
	'select' operation ('select_ln539_6') [511]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_6' on array 'buf2.V', kernel.cpp:413 [513]  (1.16 ns)

 <State 30>: 1.54ns
The critical path consists of the following:
	wire read on port 'v245' (kernel.cpp:478) [516]  (0 ns)
	'fpext' operation ('d') [518]  (1.54 ns)

 <State 31>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [518]  (1.54 ns)

 <State 32>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_4') [522]  (1.06 ns)
	'xor' operation ('xor_ln525_4') [525]  (0.122 ns)

 <State 33>: 1.82ns
The critical path consists of the following:
	'phi' operation ('buf3_l_1', kernel.cpp:476) with incoming values : ('add_ln476', kernel.cpp:476) [530]  (0 ns)
	'icmp' operation ('icmp_ln476', kernel.cpp:476) [539]  (0.605 ns)
	'select' operation ('select_ln475_1', kernel.cpp:475) [541]  (0.303 ns)
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 34>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 35>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 36>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 37>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 38>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 39>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 40>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 41>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 42>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)

 <State 43>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [575]  (0.526 ns)
	'icmp' operation ('icmp_ln535_4') [576]  (0.629 ns)

 <State 44>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [579]  (0.299 ns)
	'icmp' operation ('icmp_ln539_4') [583]  (0.629 ns)
	'and' operation ('and_ln539_11') [596]  (0 ns)
	'select' operation ('select_ln539_13') [597]  (1.13 ns)

 <State 45>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_4') [590]  (0 ns)
	'select' operation ('select_ln557_2') [601]  (0 ns)
	'select' operation ('select_ln525_10') [602]  (0.928 ns)
	'select' operation ('select_ln539_14') [605]  (0.362 ns)

 <State 46>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln475', kernel.cpp:475) [542]  (0.917 ns)
	blocking operation 0.637 ns on control path)

 <State 47>: 1.54ns
The critical path consists of the following:
	wire read on port 'v246' (kernel.cpp:484) [647]  (0 ns)
	'fpext' operation ('d') [649]  (1.54 ns)

 <State 48>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [649]  (1.54 ns)

 <State 49>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_3') [653]  (1.06 ns)
	'xor' operation ('xor_ln525_3') [655]  (0.122 ns)

 <State 50>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [674]  (0.526 ns)
	'icmp' operation ('icmp_ln535_3') [675]  (0.629 ns)

 <State 51>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [678]  (0.299 ns)
	'icmp' operation ('icmp_ln557_3') [683]  (0.629 ns)
	'and' operation ('and_ln557_3') [697]  (0.122 ns)
	'select' operation ('select_ln539_9') [703]  (1.13 ns)

 <State 52>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_3') [698]  (0 ns)
	'and' operation ('and_ln539_9') [699]  (0.122 ns)
	'or' operation ('or_ln539_3') [702]  (0.122 ns)
	'select' operation ('select_ln539_11') [706]  (0.362 ns)
	'select' operation ('select_ln539_12') [708]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_12' on array 'buf4.V', kernel.cpp:415 [710]  (1.16 ns)

 <State 53>: 1.54ns
The critical path consists of the following:
	wire read on port 'v247' (kernel.cpp:490) [713]  (0 ns)
	'fpext' operation ('d') [715]  (1.54 ns)

 <State 54>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [715]  (1.54 ns)

 <State 55>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_6') [719]  (1.06 ns)
	'xor' operation ('xor_ln525_6') [722]  (0.122 ns)

 <State 56>: 1.82ns
The critical path consists of the following:
	'phi' operation ('buf5_l_1', kernel.cpp:488) with incoming values : ('add_ln488', kernel.cpp:488) [727]  (0 ns)
	'icmp' operation ('icmp_ln488', kernel.cpp:488) [736]  (0.605 ns)
	'select' operation ('select_ln487_1', kernel.cpp:487) [738]  (0.303 ns)
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 57>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 58>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 59>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 60>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 61>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 62>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 63>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 64>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 65>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)

 <State 66>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [772]  (0.526 ns)
	'icmp' operation ('icmp_ln535_6') [773]  (0.629 ns)

 <State 67>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [776]  (0.299 ns)
	'icmp' operation ('icmp_ln539_6') [780]  (0.629 ns)
	'and' operation ('and_ln539_16') [793]  (0 ns)
	'select' operation ('select_ln539_19') [794]  (1.13 ns)

 <State 68>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_6') [787]  (0 ns)
	'select' operation ('select_ln557_3') [798]  (0 ns)
	'select' operation ('select_ln525_11') [799]  (0.928 ns)
	'select' operation ('select_ln539_20') [802]  (0.362 ns)

 <State 69>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln487', kernel.cpp:487) [739]  (0.917 ns)
	blocking operation 0.637 ns on control path)

 <State 70>: 1.54ns
The critical path consists of the following:
	wire read on port 'v248' (kernel.cpp:496) [844]  (0 ns)
	'fpext' operation ('d') [846]  (1.54 ns)

 <State 71>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [846]  (1.54 ns)

 <State 72>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_5') [850]  (1.06 ns)
	'xor' operation ('xor_ln525_5') [852]  (0.122 ns)

 <State 73>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [871]  (0.526 ns)
	'icmp' operation ('icmp_ln535_5') [872]  (0.629 ns)

 <State 74>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [875]  (0.299 ns)
	'icmp' operation ('icmp_ln557_5') [880]  (0.629 ns)
	'and' operation ('and_ln557_5') [894]  (0.122 ns)
	'select' operation ('select_ln539_15') [900]  (1.13 ns)

 <State 75>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_5') [895]  (0 ns)
	'and' operation ('and_ln539_14') [896]  (0.122 ns)
	'or' operation ('or_ln539_6') [899]  (0.122 ns)
	'select' operation ('select_ln539_17') [903]  (0.362 ns)
	'select' operation ('select_ln539_18') [905]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_18' on array 'buf6.V', kernel.cpp:417 [907]  (1.16 ns)

 <State 76>: 1.54ns
The critical path consists of the following:
	wire read on port 'v249' (kernel.cpp:502) [910]  (0 ns)
	'fpext' operation ('d') [912]  (1.54 ns)

 <State 77>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [912]  (1.54 ns)

 <State 78>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_8') [916]  (1.06 ns)
	'xor' operation ('xor_ln525_8') [919]  (0.122 ns)

 <State 79>: 1.82ns
The critical path consists of the following:
	'phi' operation ('buf7_l_1', kernel.cpp:500) with incoming values : ('add_ln500', kernel.cpp:500) [924]  (0 ns)
	'icmp' operation ('icmp_ln500', kernel.cpp:500) [933]  (0.605 ns)
	'select' operation ('select_ln499_1', kernel.cpp:499) [935]  (0.303 ns)
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 80>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 81>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 82>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 83>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 84>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 85>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 86>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 87>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 88>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)

 <State 89>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [969]  (0.526 ns)
	'icmp' operation ('icmp_ln535_8') [970]  (0.629 ns)

 <State 90>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [973]  (0.299 ns)
	'icmp' operation ('icmp_ln539_8') [977]  (0.629 ns)
	'and' operation ('and_ln539_21') [990]  (0 ns)
	'select' operation ('select_ln539_25') [991]  (1.13 ns)

 <State 91>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_8') [984]  (0 ns)
	'select' operation ('select_ln557_4') [995]  (0 ns)
	'select' operation ('select_ln525_12') [996]  (0.928 ns)
	'select' operation ('select_ln539_26') [999]  (0.362 ns)

 <State 92>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln499', kernel.cpp:499) [936]  (0.917 ns)
	blocking operation 0.637 ns on control path)

 <State 93>: 1.54ns
The critical path consists of the following:
	wire read on port 'v250' (kernel.cpp:508) [1041]  (0 ns)
	'fpext' operation ('d') [1043]  (1.54 ns)

 <State 94>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1043]  (1.54 ns)

 <State 95>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_7') [1047]  (1.06 ns)
	'xor' operation ('xor_ln525_7') [1049]  (0.122 ns)

 <State 96>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [1068]  (0.526 ns)
	'icmp' operation ('icmp_ln535_7') [1069]  (0.629 ns)

 <State 97>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [1072]  (0.299 ns)
	'icmp' operation ('icmp_ln557_7') [1077]  (0.629 ns)
	'and' operation ('and_ln557_7') [1091]  (0.122 ns)
	'select' operation ('select_ln539_21') [1097]  (1.13 ns)

 <State 98>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_7') [1092]  (0 ns)
	'and' operation ('and_ln539_19') [1093]  (0.122 ns)
	'or' operation ('or_ln539_9') [1096]  (0.122 ns)
	'select' operation ('select_ln539_23') [1100]  (0.362 ns)
	'select' operation ('select_ln539_24') [1102]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_24' on array 'buf8.V', kernel.cpp:419 [1104]  (1.16 ns)

 <State 99>: 1.54ns
The critical path consists of the following:
	wire read on port 'v251' (kernel.cpp:514) [1107]  (0 ns)
	'fpext' operation ('d') [1109]  (1.54 ns)

 <State 100>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1109]  (1.54 ns)

 <State 101>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_10') [1113]  (1.06 ns)
	'xor' operation ('xor_ln525_10') [1116]  (0.122 ns)

 <State 102>: 1.9ns
The critical path consists of the following:
	'phi' operation ('buf9_l_1', kernel.cpp:512) with incoming values : ('add_ln512', kernel.cpp:512) [1121]  (0 ns)
	'icmp' operation ('icmp_ln512', kernel.cpp:512) [1130]  (0.605 ns)
	'select' operation ('select_ln511_1', kernel.cpp:511) [1132]  (0.299 ns)
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 103>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 104>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 105>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 106>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 107>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 108>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 109>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 110>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 111>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 112>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 113>: 1ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)

 <State 114>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [1166]  (0.526 ns)
	'icmp' operation ('icmp_ln535_10') [1167]  (0.629 ns)

 <State 115>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [1170]  (0.299 ns)
	'icmp' operation ('icmp_ln539_10') [1174]  (0.629 ns)
	'and' operation ('and_ln539_26') [1187]  (0 ns)
	'select' operation ('select_ln539_31') [1188]  (1.13 ns)

 <State 116>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_10') [1181]  (0 ns)
	'select' operation ('select_ln557_5') [1192]  (0 ns)
	'select' operation ('select_ln525_13') [1193]  (0.928 ns)
	'select' operation ('select_ln539_32') [1196]  (0.362 ns)

 <State 117>: 1.64ns
The critical path consists of the following:
	'urem' operation ('urem_ln511', kernel.cpp:511) [1133]  (1 ns)
	blocking operation 0.637 ns on control path)

 <State 118>: 1.54ns
The critical path consists of the following:
	wire read on port 'v252' (kernel.cpp:520) [1238]  (0 ns)
	'fpext' operation ('d') [1240]  (1.54 ns)

 <State 119>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1240]  (1.54 ns)

 <State 120>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_9') [1244]  (1.06 ns)
	'xor' operation ('xor_ln525_9') [1246]  (0.122 ns)

 <State 121>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [1265]  (0.526 ns)
	'icmp' operation ('icmp_ln535_9') [1266]  (0.629 ns)

 <State 122>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [1269]  (0.299 ns)
	'icmp' operation ('icmp_ln557_9') [1274]  (0.629 ns)
	'and' operation ('and_ln557_9') [1288]  (0.122 ns)
	'select' operation ('select_ln539_27') [1294]  (1.13 ns)

 <State 123>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_9') [1289]  (0 ns)
	'and' operation ('and_ln539_24') [1290]  (0.122 ns)
	'or' operation ('or_ln539_12') [1293]  (0.122 ns)
	'select' operation ('select_ln539_29') [1297]  (0.362 ns)
	'select' operation ('select_ln539_30') [1299]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_30' on array 'buf10.V', kernel.cpp:421 [1301]  (1.16 ns)

 <State 124>: 1.54ns
The critical path consists of the following:
	wire read on port 'v253' (kernel.cpp:526) [1304]  (0 ns)
	'fpext' operation ('d') [1306]  (1.54 ns)

 <State 125>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1306]  (1.54 ns)

 <State 126>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_12') [1310]  (1.06 ns)
	'xor' operation ('xor_ln525_12') [1313]  (0.122 ns)

 <State 127>: 1.85ns
The critical path consists of the following:
	'phi' operation ('buf11_l_1', kernel.cpp:524) with incoming values : ('add_ln524', kernel.cpp:524) [1318]  (0 ns)
	'icmp' operation ('icmp_ln524', kernel.cpp:524) [1327]  (0.629 ns)
	'select' operation ('select_ln523_1', kernel.cpp:523) [1329]  (0.303 ns)
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 128>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 129>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 130>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 131>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 132>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 133>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 134>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 135>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 136>: 0.917ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)

 <State 137>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [1363]  (0.526 ns)
	'icmp' operation ('icmp_ln535_13') [1364]  (0.629 ns)

 <State 138>: 2.05ns
The critical path consists of the following:
	'select' operation ('sh_amt') [1367]  (0.299 ns)
	'icmp' operation ('icmp_ln539_12') [1371]  (0.629 ns)
	'and' operation ('and_ln539_31') [1384]  (0 ns)
	'select' operation ('select_ln539_37') [1385]  (1.13 ns)

 <State 139>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558_12') [1378]  (0 ns)
	'select' operation ('select_ln557_6') [1389]  (0 ns)
	'select' operation ('select_ln525_14') [1390]  (0.928 ns)
	'select' operation ('select_ln539_38') [1393]  (0.362 ns)

 <State 140>: 1.55ns
The critical path consists of the following:
	'urem' operation ('urem_ln523', kernel.cpp:523) [1330]  (0.917 ns)
	blocking operation 0.637 ns on control path)

 <State 141>: 1.54ns
The critical path consists of the following:
	wire read on port 'v254' (kernel.cpp:532) [1435]  (0 ns)
	'fpext' operation ('d') [1437]  (1.54 ns)

 <State 142>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1437]  (1.54 ns)

 <State 143>: 1.18ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln525_11') [1441]  (1.06 ns)
	'xor' operation ('xor_ln525_11') [1443]  (0.122 ns)

 <State 144>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [1462]  (0.526 ns)
	'icmp' operation ('icmp_ln535_12') [1463]  (0.629 ns)

 <State 145>: 2.18ns
The critical path consists of the following:
	'select' operation ('sh_amt') [1466]  (0.299 ns)
	'icmp' operation ('icmp_ln557_11') [1471]  (0.629 ns)
	'and' operation ('and_ln557_11') [1485]  (0.122 ns)
	'select' operation ('select_ln539_33') [1491]  (1.13 ns)

 <State 146>: 2.13ns
The critical path consists of the following:
	'xor' operation ('xor_ln539_11') [1486]  (0 ns)
	'and' operation ('and_ln539_29') [1487]  (0.122 ns)
	'or' operation ('or_ln539_15') [1490]  (0.122 ns)
	'select' operation ('select_ln539_35') [1494]  (0.362 ns)
	'select' operation ('select_ln539_36') [1496]  (0.362 ns)
	'store' operation ('store_ln158') of variable 'select_ln539_36' on array 'buf12.V', kernel.cpp:423 [1498]  (1.16 ns)

 <State 147>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf13_l_0', kernel.cpp:535) with incoming values : ('add_ln535_13', kernel.cpp:535) [1505]  (0.603 ns)

 <State 148>: 1.16ns
The critical path consists of the following:
	'phi' operation ('buf13_l_0', kernel.cpp:535) with incoming values : ('add_ln535_13', kernel.cpp:535) [1505]  (0 ns)
	'getelementptr' operation ('buf13_addr', kernel.cpp:538) [1514]  (0 ns)
	'store' operation ('store_ln538', kernel.cpp:538) of variable 'v308', kernel.cpp:537 on array 'buf13', kernel.cpp:424 [1515]  (1.16 ns)

 <State 149>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf14_l_0', kernel.cpp:540) with incoming values : ('add_ln540', kernel.cpp:540) [1522]  (0.603 ns)

 <State 150>: 1.16ns
The critical path consists of the following:
	'phi' operation ('buf14_l_0', kernel.cpp:540) with incoming values : ('add_ln540', kernel.cpp:540) [1522]  (0 ns)
	'getelementptr' operation ('buf14_addr', kernel.cpp:543) [1531]  (0 ns)
	'store' operation ('store_ln543', kernel.cpp:543) of variable 'v311', kernel.cpp:542 on array 'buf14', kernel.cpp:425 [1532]  (1.16 ns)

 <State 151>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf15_l_0', kernel.cpp:545) with incoming values : ('add_ln545', kernel.cpp:545) [1539]  (0.603 ns)

 <State 152>: 1.16ns
The critical path consists of the following:
	'phi' operation ('buf15_l_0', kernel.cpp:545) with incoming values : ('add_ln545', kernel.cpp:545) [1539]  (0 ns)
	'getelementptr' operation ('buf15_addr', kernel.cpp:548) [1548]  (0 ns)
	'store' operation ('store_ln548', kernel.cpp:548) of variable 'v314', kernel.cpp:547 on array 'buf15', kernel.cpp:426 [1549]  (1.16 ns)

 <State 153>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf16_l_0', kernel.cpp:550) with incoming values : ('add_ln550', kernel.cpp:550) [1556]  (0.603 ns)

 <State 154>: 1.16ns
The critical path consists of the following:
	'phi' operation ('buf16_l_0', kernel.cpp:550) with incoming values : ('add_ln550', kernel.cpp:550) [1556]  (0 ns)
	'getelementptr' operation ('buf16_addr', kernel.cpp:553) [1565]  (0 ns)
	'store' operation ('store_ln553', kernel.cpp:553) of variable 'v317', kernel.cpp:552 on array 'buf16', kernel.cpp:427 [1566]  (1.16 ns)

 <State 155>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln555', kernel.cpp:555) to 'Linear_layer_qkv' [1569]  (0.617 ns)

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln556', kernel.cpp:556) to 'Linear_layer_qkv' [1570]  (0.617 ns)

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0.617ns
The critical path consists of the following:
	'call' operation ('call_ln557', kernel.cpp:557) to 'Linear_layer_qkv' [1571]  (0.617 ns)

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten48', kernel.cpp:207) with incoming values : ('add_ln207_1', kernel.cpp:207) [1576]  (0.603 ns)

 <State 165>: 1.45ns
The critical path consists of the following:
	'phi' operation ('j5', kernel.cpp:208) with incoming values : ('add_ln208', kernel.cpp:208) [1578]  (0 ns)
	'icmp' operation ('icmp_ln208', kernel.cpp:208) [1587]  (0.605 ns)
	'select' operation ('select_ln207', kernel.cpp:207) [1588]  (0.303 ns)
	'add' operation ('add_ln208', kernel.cpp:208) [1678]  (0.543 ns)

 <State 166>: 1.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln210', kernel.cpp:210) [1593]  (0 ns)
	'add' operation ('add_ln210', kernel.cpp:210) [1597]  (0.716 ns)
	'getelementptr' operation ('v322_addr', kernel.cpp:210) [1599]  (0 ns)
	'load' operation ('v322_load', kernel.cpp:210) on array 'v322' [1601]  (1.16 ns)

 <State 167>: 2.39ns
The critical path consists of the following:
	'load' operation ('buf0_0_V_load', kernel.cpp:211) on array 'buf0[0].V', kernel.cpp:411 [1603]  (1.16 ns)
	'mux' operation ('tmp', kernel.cpp:211) [1626]  (0.618 ns)
	'add' operation ('__Val2__') [1629]  (0.613 ns)

 <State 168>: 1.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln893') [1632]  (0.62 ns)
	'select' operation ('m') [1633]  (0.352 ns)
	'cttz' operation ('l') [1636]  (0.84 ns)

 <State 169>: 2.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln898') [1637]  (0.669 ns)
	'add' operation ('lsb_index') [1639]  (0.669 ns)
	'icmp' operation ('icmp_ln900') [1641]  (0.848 ns)
	'and' operation ('and_ln900') [1650]  (0 ns)
	'or' operation ('a') [1653]  (0 ns)
	'and' operation ('tobool34_i_i_i328') [1661]  (0.122 ns)

 <State 170>: 2.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln913') [1657]  (0 ns)
	'select' operation ('m') [1662]  (0 ns)
	'add' operation ('m') [1664]  (1.05 ns)
	'select' operation ('select_ln897') [1668]  (0.303 ns)
	'add' operation ('add_ln918') [1671]  (0.838 ns)
	'select' operation ('v136') [1676]  (0.227 ns)

 <State 171>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v323_addr', kernel.cpp:216) [1600]  (0 ns)
	'store' operation ('store_ln216', kernel.cpp:216) of variable 'v136' on array 'v323', kernel.cpp:433 [1677]  (1.16 ns)

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten55', kernel.cpp:326) with incoming values : ('add_ln326_1', kernel.cpp:326) [1685]  (0.603 ns)

 <State 176>: 1.45ns
The critical path consists of the following:
	'phi' operation ('j10', kernel.cpp:327) with incoming values : ('add_ln327', kernel.cpp:327) [1687]  (0 ns)
	'icmp' operation ('icmp_ln327', kernel.cpp:327) [1696]  (0.629 ns)
	'select' operation ('select_ln326', kernel.cpp:326) [1697]  (0.299 ns)
	'add' operation ('add_ln327', kernel.cpp:327) [1772]  (0.526 ns)

 <State 177>: 1.83ns
The critical path consists of the following:
	'sub' operation ('sub_ln329', kernel.cpp:329) [1702]  (0 ns)
	'add' operation ('add_ln329', kernel.cpp:329) [1705]  (0.675 ns)
	'getelementptr' operation ('v325_addr', kernel.cpp:329) [1707]  (0 ns)
	'load' operation ('v206', kernel.cpp:330) on array 'v325', kernel.cpp:435 [1709]  (1.16 ns)

 <State 178>: 1.16ns
The critical path consists of the following:
	'load' operation ('v206', kernel.cpp:330) on array 'v325', kernel.cpp:435 [1709]  (1.16 ns)

 <State 179>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('x', kernel.cpp:330) [1710]  (1.54 ns)

 <State 180>: 2.13ns
The critical path consists of the following:
	'fpext' operation ('x', kernel.cpp:330) [1710]  (1.54 ns)
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (0.594 ns)

 <State 181>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 182>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 183>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 184>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 185>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 186>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 187>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 188>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 189>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 190>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 191>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 192>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 193>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 194>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 195>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 196>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 197>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 198>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 199>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 200>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 201>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 202>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 203>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 204>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 205>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 206>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 207>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 208>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 209>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 210>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 211>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 212>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 213>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 214>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 215>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 216>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 217>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 218>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 219>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 220>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 221>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 222>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 223>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 224>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 225>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 226>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 227>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 228>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 229>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 230>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 231>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 232>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 233>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 234>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 235>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 236>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 237>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 238>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 239>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 240>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 241>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 242>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 243>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 244>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 245>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 246>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 247>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 248>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 249>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 250>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 251>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 252>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 253>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 254>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 255>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 256>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 257>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 258>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 259>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 260>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 261>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 262>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 263>: 2.42ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (2.42 ns)

 <State 264>: 0.822ns
The critical path consists of the following:
	'call' operation ('call_i_i_i', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [1712]  (0.822 ns)

 <State 265>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v208', kernel.cpp:331) [1713]  (1.82 ns)

 <State 266>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v208', kernel.cpp:331) [1713]  (1.82 ns)

 <State 267>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('conv6_i', kernel.cpp:332) [1714]  (1.54 ns)

 <State 268>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('conv6_i', kernel.cpp:332) [1714]  (1.54 ns)

 <State 269>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 270>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 271>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 272>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 273>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 274>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 275>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 276>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', kernel.cpp:332) [1715]  (2.32 ns)

 <State 277>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v209', kernel.cpp:332) [1716]  (1.82 ns)

 <State 278>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v209', kernel.cpp:332) [1716]  (1.82 ns)

 <State 279>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 280>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 281>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 282>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 283>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 284>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 285>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v210', kernel.cpp:333) [1717]  (2.34 ns)

 <State 286>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('conv9_i', kernel.cpp:334) [1718]  (1.54 ns)

 <State 287>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('conv9_i', kernel.cpp:334) [1718]  (1.54 ns)

 <State 288>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 289>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 290>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 291>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 292>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 293>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 294>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 295>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul10_i', kernel.cpp:334) [1719]  (2.32 ns)

 <State 296>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v211', kernel.cpp:334) [1720]  (1.82 ns)

 <State 297>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('v211', kernel.cpp:334) [1720]  (1.82 ns)

 <State 298>: 2.34ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.34 ns)

 <State 299>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 300>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 301>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 302>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 303>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 304>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 305>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 306>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 307>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 308>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 309>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 310>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 311>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 312>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 313>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 314>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 315>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 316>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 317>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 318>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 319>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 320>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 321>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 322>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 323>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 324>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 325>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 326>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 327>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 328>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 329>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 330>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 331>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 332>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 333>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 334>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 335>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 336>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 337>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 338>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 339>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 340>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 341>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 342>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 343>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 344>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 345>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 346>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 347>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 348>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 349>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 350>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 351>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 352>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 353>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 354>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 355>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 356>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 357>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 358>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 359>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 360>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 361>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 362>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 363>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 364>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 365>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 366>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 367>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 368>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 369>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 370>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 371>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 372>: 2.43ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (2.43 ns)

 <State 373>: 0.873ns
The critical path consists of the following:
	'call' operation ('v212', kernel.cpp:336) to 'generic_tanh<float>' [1721]  (0.873 ns)

 <State 374>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 375>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 376>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 377>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 378>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 379>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 380>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v213', kernel.cpp:336) [1722]  (2.34 ns)

 <State 381>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v214', kernel.cpp:337) [1723]  (2.32 ns)

 <State 382>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v214', kernel.cpp:337) [1723]  (2.32 ns)

 <State 383>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v214', kernel.cpp:337) [1723]  (2.32 ns)

 <State 384>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('v214', kernel.cpp:337) [1723]  (2.32 ns)

 <State 385>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1724]  (1.54 ns)

 <State 386>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [1724]  (1.54 ns)

 <State 387>: 2.2ns
The critical path consists of the following:
	'sub' operation ('F2') [1736]  (0.526 ns)
	'icmp' operation ('icmp_ln535_14') [1737]  (0.629 ns)
	'select' operation ('sh_amt') [1740]  (0.299 ns)
	'icmp' operation ('icmp_ln557_13') [1744]  (0.629 ns)
	'and' operation ('and_ln557_13') [1763]  (0 ns)
	'or' operation ('or_ln525') [1765]  (0.122 ns)

 <State 388>: 2.42ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln540_13') [1747]  (0 ns)
	'select' operation ('select_ln525_16') [1766]  (1.13 ns)
	'select' operation ('select_ln525_18') [1768]  (0.928 ns)
	'select' operation ('select_ln525_19') [1770]  (0.362 ns)

 <State 389>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v326_V_addr') [1708]  (0 ns)
	'store' operation ('store_ln158') of variable 'select_ln525_19' on array 'v326.V', kernel.cpp:436 [1771]  (1.16 ns)

 <State 390>: 0ns
The critical path consists of the following:

 <State 391>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten62', kernel.cpp:377) with incoming values : ('add_ln377_1', kernel.cpp:377) [1778]  (0.603 ns)

 <State 392>: 1.45ns
The critical path consists of the following:
	'phi' operation ('j12', kernel.cpp:378) with incoming values : ('add_ln378', kernel.cpp:378) [1780]  (0 ns)
	'icmp' operation ('icmp_ln378', kernel.cpp:378) [1789]  (0.605 ns)
	'select' operation ('select_ln377', kernel.cpp:377) [1790]  (0.303 ns)
	'add' operation ('add_ln378', kernel.cpp:378) [1856]  (0.543 ns)

 <State 393>: 1.87ns
The critical path consists of the following:
	'sub' operation ('sub_ln381', kernel.cpp:381) [1795]  (0 ns)
	'add' operation ('add_ln381', kernel.cpp:381) [1798]  (0.716 ns)
	'getelementptr' operation ('v327_addr', kernel.cpp:380) [1801]  (0 ns)
	'load' operation ('v327_load', kernel.cpp:380) on array 'v327' [1803]  (1.16 ns)

 <State 394>: 1.77ns
The critical path consists of the following:
	'load' operation ('v327_load', kernel.cpp:380) on array 'v327' [1803]  (1.16 ns)
	'add' operation ('__Val2__') [1807]  (0.613 ns)

 <State 395>: 1.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln893_1') [1810]  (0.62 ns)
	'select' operation ('m') [1811]  (0.352 ns)
	'cttz' operation ('l') [1814]  (0.84 ns)

 <State 396>: 2.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln898_1') [1815]  (0.669 ns)
	'add' operation ('lsb_index') [1817]  (0.669 ns)
	'icmp' operation ('icmp_ln900_1') [1819]  (0.848 ns)
	'and' operation ('and_ln900_1') [1828]  (0 ns)
	'or' operation ('a') [1831]  (0 ns)
	'and' operation ('tobool34_i_i_i153342') [1839]  (0.122 ns)

 <State 397>: 2.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln913_1') [1835]  (0 ns)
	'select' operation ('m') [1840]  (0 ns)
	'add' operation ('m') [1842]  (1.05 ns)
	'select' operation ('select_ln897_1') [1846]  (0.303 ns)
	'add' operation ('add_ln918_1') [1849]  (0.838 ns)
	'select' operation ('v246') [1854]  (0.227 ns)

 <State 398>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v328_addr', kernel.cpp:386) [1802]  (0 ns)
	'store' operation ('store_ln386', kernel.cpp:386) of variable 'v246' on array 'v328', kernel.cpp:438 [1855]  (1.16 ns)

 <State 399>: 0ns
The critical path consists of the following:

 <State 400>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten69', kernel.cpp:567) with incoming values : ('add_ln567_1', kernel.cpp:567) [1862]  (0.603 ns)

 <State 401>: 2.07ns
The critical path consists of the following:
	'phi' operation ('result17_l_1', kernel.cpp:568) with incoming values : ('add_ln568', kernel.cpp:568) [1864]  (0 ns)
	'icmp' operation ('icmp_ln568', kernel.cpp:568) [1873]  (0.605 ns)
	'select' operation ('select_ln567', kernel.cpp:567) [1874]  (0.303 ns)
	'getelementptr' operation ('v329_0_addr', kernel.cpp:570) [1878]  (0 ns)
	'load' operation ('v329_0_load', kernel.cpp:570) on array 'v329_0' [1879]  (1.16 ns)

 <State 402>: 1.78ns
The critical path consists of the following:
	'load' operation ('v329_0_load', kernel.cpp:570) on array 'v329_0' [1879]  (1.16 ns)
	'mux' operation ('__Val2__', kernel.cpp:570) [1902]  (0.618 ns)

 <State 403>: 1.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln893_2') [1905]  (0.613 ns)
	'select' operation ('m') [1906]  (0.362 ns)
	'cttz' operation ('l') [1909]  (0.84 ns)

 <State 404>: 2.31ns
The critical path consists of the following:
	'sub' operation ('sub_ln898_2') [1910]  (0.669 ns)
	'add' operation ('lsb_index') [1912]  (0.669 ns)
	'icmp' operation ('icmp_ln900_2') [1914]  (0.848 ns)
	'and' operation ('and_ln900_2') [1923]  (0 ns)
	'or' operation ('a') [1926]  (0 ns)
	'and' operation ('tobool34_i_i356') [1935]  (0.122 ns)

 <State 405>: 2.42ns
The critical path consists of the following:
	'shl' operation ('shl_ln913_2') [1931]  (0 ns)
	'select' operation ('m') [1936]  (0 ns)
	'add' operation ('m') [1938]  (1.05 ns)
	'select' operation ('select_ln897_2') [1942]  (0.303 ns)
	'add' operation ('add_ln918_2') [1945]  (0.838 ns)
	'select' operation ('select_ln571', kernel.cpp:571) [1949]  (0.227 ns)

 <State 406>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
