$date
  Thu Aug 12 21:01:47 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_vectors $end
$var reg 2 ! a_in[1:0] $end
$var reg 6 " y_out[5:0] $end
$scope module mv1 $end
$var reg 2 # a[1:0] $end
$var reg 6 $ y[5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bXX !
bXXXXXX "
bXX #
bXXXXXX $
#1000000
b00 !
b101010 "
b00 #
b101010 $
#2000000
b01 !
b010110 "
b01 #
b010110 $
#3000000
b10 !
b10 #
#4000000
b11 !
b100101 "
b11 #
b100101 $
#5000000
b00 !
b101010 "
b00 #
b101010 $
