// Seed: 4223180154
module module_0;
  assign id_1 = -1;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri id_9, id_10 = 1;
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output uwire id_6,
    output tri id_7,
    output tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input wor id_13,
    output supply1 id_14,
    output tri id_15,
    output supply1 id_16,
    output supply0 id_17,
    input tri0 id_18,
    input tri id_19
);
  assign id_17 = (id_5);
  or primCall (id_1, id_10, id_11, id_13, id_18, id_19, id_2, id_3, id_4, id_5);
  module_0 modCall_1 ();
endmodule
