$date
	Sun Oct 23 04:53:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#363298
b10 &
b10 %
1$
b10 !
1"
#363299
0"
#363302
b1 &
1#
b1 %
#363306
b0 &
b0 %
0#
0$
#1433877
b1001 !
1"
#1433878
b1001 &
b1001 %
1$
#1433879
0"
#1433882
b11100 &
b11100 %
#1433886
b1110 &
b1110 %
#1433890
b111 &
b111 %
#1433894
b10110 &
b10110 %
#1433898
b1011 &
b1011 %
#1433902
b100010 &
b100010 %
#1433906
b10001 &
b10001 %
#1433910
b110100 &
b110100 %
#1433914
b11010 &
b11010 %
#1433918
b1101 &
b1101 %
#1433922
b101000 &
b101000 %
#1433926
b10100 &
b10100 %
#1433930
b1010 &
b1010 %
#1433934
b101 &
b101 %
#1433938
b10000 &
b10000 %
#1433942
b1000 &
b1000 %
#1433946
b100 &
b100 %
#1433950
b10 &
b10 %
#1433954
b1 &
b1 %
1#
#1433958
b0 &
0#
b0 %
0$
#2431188
b101 !
1"
#2431190
b101 &
b101 %
1$
#2431191
0"
#2431194
b10000 &
b10000 %
#2431198
b1000 &
b1000 %
#2431202
b100 &
b100 %
#2431206
b10 &
b10 %
#2431210
b1 &
b1 %
1#
#2431214
b0 &
0#
b0 %
0$
#4500012
