# Combinational-Logic-Design-Using-Verilog-HDL
Basic combinational logic design using Verilog hardware description language (HDL). A step-by-step basic combinational logic design using built-in primitives. Used Vivado 2018.3 as a text editor and simulator.
Always use the name same file name and module name.
Keep the .v files in a same folder or in a same project file.
